<stg><name>nnlayer</name>


<trans_list>

<trans id="4251" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4252" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4254" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4255" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4388" from="3" to="250">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4389" from="3" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4610" from="3" to="219">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4773" from="3" to="251">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4257" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4258" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4259" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4260" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4261" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4262" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4263" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4264" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4265" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4266" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4267" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4268" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4269" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4270" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4271" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4272" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4273" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4274" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4275" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4276" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4277" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4278" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4279" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4280" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4281" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4282" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4283" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4284" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4285" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4286" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4287" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4288" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4289" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4290" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4291" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4292" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4293" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4294" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4295" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4296" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4297" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4298" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4299" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4300" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4301" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4302" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4303" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4304" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4305" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4306" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4307" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4308" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4309" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4310" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4311" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4312" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4313" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4314" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4315" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4316" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4317" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4318" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4319" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4320" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4321" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4322" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4323" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4324" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4325" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4326" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4327" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4328" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4329" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4330" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4331" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4332" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4333" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4334" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4335" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4336" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4337" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4338" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4339" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4340" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4341" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4342" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4343" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4344" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4345" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4346" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4347" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4348" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4349" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4350" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4351" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4352" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4353" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4354" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4355" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4356" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4357" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4358" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4359" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4360" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4361" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4362" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4363" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4364" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4365" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4366" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4367" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4368" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4369" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4370" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4371" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4372" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4373" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4374" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4375" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4376" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4377" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4378" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4379" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4380" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4381" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4382" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4383" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4384" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4385" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4386" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4387" from="134" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4390" from="135" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4426" from="135" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4392" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4393" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4394" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4395" from="139" to="163">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4396" from="139" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4399" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4400" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4401" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4402" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4403" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4404" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4405" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4406" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4407" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4408" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4409" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4410" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4411" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4412" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4413" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4414" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4415" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4416" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4417" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4418" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4419" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4420" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4421" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4422" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4425" from="164" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4428" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4430" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4431" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4432" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4433" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4434" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4435" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4436" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4437" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4438" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4439" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4440" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4441" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4442" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4443" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4444" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4445" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4446" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4447" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4448" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4449" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4450" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4451" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4452" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4453" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4454" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4455" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4456" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4457" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4458" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4459" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4460" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4461" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4462" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4463" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4464" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4465" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4466" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4467" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4468" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4469" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4470" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4471" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4472" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4473" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4474" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4475" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4476" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4477" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4478" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4479" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4480" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4481" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4609" from="218" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4611" from="219" to="220">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4770" from="219" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4613" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4614" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4615" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4616" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4617" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4618" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4619" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4620" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4621" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4622" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4623" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4624" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4625" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4626" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4627" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4628" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4629" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4630" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4631" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4632" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4633" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4634" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4635" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4636" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4637" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4638" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4639" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4640" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4641" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4769" from="249" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4772" from="250" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4774" from="251" to="252">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4905" from="251" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4776" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4904" from="253" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="254" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:0 %activation_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %activation

]]></Node>
<StgValue><ssdm name="activation_read"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1 %numOfOutputNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfOutputNeurons

]]></Node>
<StgValue><ssdm name="numOfOutputNeurons_read"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge:2 %empty = trunc i16 %numOfOutputNeurons_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:3 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_388

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_1, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_2, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_3, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_4, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_5, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_6, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_7, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_8, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_9, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_10, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_11, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_12, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_13, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_14, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_15, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_16, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_17, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:58 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_18, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_18, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_18, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_19, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_19, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_19, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:64 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_20, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_20, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_20, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:67 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_21, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_21, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_21, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:70 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_22, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_22, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_22, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_23, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_23, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_23, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:76 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_24, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_24, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_24, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:79 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_25, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_25, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_25, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:82 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_26, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_26, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_26, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:85 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_27, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_27, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_27, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:88 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_28, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_28, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_28, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:91 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_29, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_29, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_29, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:94 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_30

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:95 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_30, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_30, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_30, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:97 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_31, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_31, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_31, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:100 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_32, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_32, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_32, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:103 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_33, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_33, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_33, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:106 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_34

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_34, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_34, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_34, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:109 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_35, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_35, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:111 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_35, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:112 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_36, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_36, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_36, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:115 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:116 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_37, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_37, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_37, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:118 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:119 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_38, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_38, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:120 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_38, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:121 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_39, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_39, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:123 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_39, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:124 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_40

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_40, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_40, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_40, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:127 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_41

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:128 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_41, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_41, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_41, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:130 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_42

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:131 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_42, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_42, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:132 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_42, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:133 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_43, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_43, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:135 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_43, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:136 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_44

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_44, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_44, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_44, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:139 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:140 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_45, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_95, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:141 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_45, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:142 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_46

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:143 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_46, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_46, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:144 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_46, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:145 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_47

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_47, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_398, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:147 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_47, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:148 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_48

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:149 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_48, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_48, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_48, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:151 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:152 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_49, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_49, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:153 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_49, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:154 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:155 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_50, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_50, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:156 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_50, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:157 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_51, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_51, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:159 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_51, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:160 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:161 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_52, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_52, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:162 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_52, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:163 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_53

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:164 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_53, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_53, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:165 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_53, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:166 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_54

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:167 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_54, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_54, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:168 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_54, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:169 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_55, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_55, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:171 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_55, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:172 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:173 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_56, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_56, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:174 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_56, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:175 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:176 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_57, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_57, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:177 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_57, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:178 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_58

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:179 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_58, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_58, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:180 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_58, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:181 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_59

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_59, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_59, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:183 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_59, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:184 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_60

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:185 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_60, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_60, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:186 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_60, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:187 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_61

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:188 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_61, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_61, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:189 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_61, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:190 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:191 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_62, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_62, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:192 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_62, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:193 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_63

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_63, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_63, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:195 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_63, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:196 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_64

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:197 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_64, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_64, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:198 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_64, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:199 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_65

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:200 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_65, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_65, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:201 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_65, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:202 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_66

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:203 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_66, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_66, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:204 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_66, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:205 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_67

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:206 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_67, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_67, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:207 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_67, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:208 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:209 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_68, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_68, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:210 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_68, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:211 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_69

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:212 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_69, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_69, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:213 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_69, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:214 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_70

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:215 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_70, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_70, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:216 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_70, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:217 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_71

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:218 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_71, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_71, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:219 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_71, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:220 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_72

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:221 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_72, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_72, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:222 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_72, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:223 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_73

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:224 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_73, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_73, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:225 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_73, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:226 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:227 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_74, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_74, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:228 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_74, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:229 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_75

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:230 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_75, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_75, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:231 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_75, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:232 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_76

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:233 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_76, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_76, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:234 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_76, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:235 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_77

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:236 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_77, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_77, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:237 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_77, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:238 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_78

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:239 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_78, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_78, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:240 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_78, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:241 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_79

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:242 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_79, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_79, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:243 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_79, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:244 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:245 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_80, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_80, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:246 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_80, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:247 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_81

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:248 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_81, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_81, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:249 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_81, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:250 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_82

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:251 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_82, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_82, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:252 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_82, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:253 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_83

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:254 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_83, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_83, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:255 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_83, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:256 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:257 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_84, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_84, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:258 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_84, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:259 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_85

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:260 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_85, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_85, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:261 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_85, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:262 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:263 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_86, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_86, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:264 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_86, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:265 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_87

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:266 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_87, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_87, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:267 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_87, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:268 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:269 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_88, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_88, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:270 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_88, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:271 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:272 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_89, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_89, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:273 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_89, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:274 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_90

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:275 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_90, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_90, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:276 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_90, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:277 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_91

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:278 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_91, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_91, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:279 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_91, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:280 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:281 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_92, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_92, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:282 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_92, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:283 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_93

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:284 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_93, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_93, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:285 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_93, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:286 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_94

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:287 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_94, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_94, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:288 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_94, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:289 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_95

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:290 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_95, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_346, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:291 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_95, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:292 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:293 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_96, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_96, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:294 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_96, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:295 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_97

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:296 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_97, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_348, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:297 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_97, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:298 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_98

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:299 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_98, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_98, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:300 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_98, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:301 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_99

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:302 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_99, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_99, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:303 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_99, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:304 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:305 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_100, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_100, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:306 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_100, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:307 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_101

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:308 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_101, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_101, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:309 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_101, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:310 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_102

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:311 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_102, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_102, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:312 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_102, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:313 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:314 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_103, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_103, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:315 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_103, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:316 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:317 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_104, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_104, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:318 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_104, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:319 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_105

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:320 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_105, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_105, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:321 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_105, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:322 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_106

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:323 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_106, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_106, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:324 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_106, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:325 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:326 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_107, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_107, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:327 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_107, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:328 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:329 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_108, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_108, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:330 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_108, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:331 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:332 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_109, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_109, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:333 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_109, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:334 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_110

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:335 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_110, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_110, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:336 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_110, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:337 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_111

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:338 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_111, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_111, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:339 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_111, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:340 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:341 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_112, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_112, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:342 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_112, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:343 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_113

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:344 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_113, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_113, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:345 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_113, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:346 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_114

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:347 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_114, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_114, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:348 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_114, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:349 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:350 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_115, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_115, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:351 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_115, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:352 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:353 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_116, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_116, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:354 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_116, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:355 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_117

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:356 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_117, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_117, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:357 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_117, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:358 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_118

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:359 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_118, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_118, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:360 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_118, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:361 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:362 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_119, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_119, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:363 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_119, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:364 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_120

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:365 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_120, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_120, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:366 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_120, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:367 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_121

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:368 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_121, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_121, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:369 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_121, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:370 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:371 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_122, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_122, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:372 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_122, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:373 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:374 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_123, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_123, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:375 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_123, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:376 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:377 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_124, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_124, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:378 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_124, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:379 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_125

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:380 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_125, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_125, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:381 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_125, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:382 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:383 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_126, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_126, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:384 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_126, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:385 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:386 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_127, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_127, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:387 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_127, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:388 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:389 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_128, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:390 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:391 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:392 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_129, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:393 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:394 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:395 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_130, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:396 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:397 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:398 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_131, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:399 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:400 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:401 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_132, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:402 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:403 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:404 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_5, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_133, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:405 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_5, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:406 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:407 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_6, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_134, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:408 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_6, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:409 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:410 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_7, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_135, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:411 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_7, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:412 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:413 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_8, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_136, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:414 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_8, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:415 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:416 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_9, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_137, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:417 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_9, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:418 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:419 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_10, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_138, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:420 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_10, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:421 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:422 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_11, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_139, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:423 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_11, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:424 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:425 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_12, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_140, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:426 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_12, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:427 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:428 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_13, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_141, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:429 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_13, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:430 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:431 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_14, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_142, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:432 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_14, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:433 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:434 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_15, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_143, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:435 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_15, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:436 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:437 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_16, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_144, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:438 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_16, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:439 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:440 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_17, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_145, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:441 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_17, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:442 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:443 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_18, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_146, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:444 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_18, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:445 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:446 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_19, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_147, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:447 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_19, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:448 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:449 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_20, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_148, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:450 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_20, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:451 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:452 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_21, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_149, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:453 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_21, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:454 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:455 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_22, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_150, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:456 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_22, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:457 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:458 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_23, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_151, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:459 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_23, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:460 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:461 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_24, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_152, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:462 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_24, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:463 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:464 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_25, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_153, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:465 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_25, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:466 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:467 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_26, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_154, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:468 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_26, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:469 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:470 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_27, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_155, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:471 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_27, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:472 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:473 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_28, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_156, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:474 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_28, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:475 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:476 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_29, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_157, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:477 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_29, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:478 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_30

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:479 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_30, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_158, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:480 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_30, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:481 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:482 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_31, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_159, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:483 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_31, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:484 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:485 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_32, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_160, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:486 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_32, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:487 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:488 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_33, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_161, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:489 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_33, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:490 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_34

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:491 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_34, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_162, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:492 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_34, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:493 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:494 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_35, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_163, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:495 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_35, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:496 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:497 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_36, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_164, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:498 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_36, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:499 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:500 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_37, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_165, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:501 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_37, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:502 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:503 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_38, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_166, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:504 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_38, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:505 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:506 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_39, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_167, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:507 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_39, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:508 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_40

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:509 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_40, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_168, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:510 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_40, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:511 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_41

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:512 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_41, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_169, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:513 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_41, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:514 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_42

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:515 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_42, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_170, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:516 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_42, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:517 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:518 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_43, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_171, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:519 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_43, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:520 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_44

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:521 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_44, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_172, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:522 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_44, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:523 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:524 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_45, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_173, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:525 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_45, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:526 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_46

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:527 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_46, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_174, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:528 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_46, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:529 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_47

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:530 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_47, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_175, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:531 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_47, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:532 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_48

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:533 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_48, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_176, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:534 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_48, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:535 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:536 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_49, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_177, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:537 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_49, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:538 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:539 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_50, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_178, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:540 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_50, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:541 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:542 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_51, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_179, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:543 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_51, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:544 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:545 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_52, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_180, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:546 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_52, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:547 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_53

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:548 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_53, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_181, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:549 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_53, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:550 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_54

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:551 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_54, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_182, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:552 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_54, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:553 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:554 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_55, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_183, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:555 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_55, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:556 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:557 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_56, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_184, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:558 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_56, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:559 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:560 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_57, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_185, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:561 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_57, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:562 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_58

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:563 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_58, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_186, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:564 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_58, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:565 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_59

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:566 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_59, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_187, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:567 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_59, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:568 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_60

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:569 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_60, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_188, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:570 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_60, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:571 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_61

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:572 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_61, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_189, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:573 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_61, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:574 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:575 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_62, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_190, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:576 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_62, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:577 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_63

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:578 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_63, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_191, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:579 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_63, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:580 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_64

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:581 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_64, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_192, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:582 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_64, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:583 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_65

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:584 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_65, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_193, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:585 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_65, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:586 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_66

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:587 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_66, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_194, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:588 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_66, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:589 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_67

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:590 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_67, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_195, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:591 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_67, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:592 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:593 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_68, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_196, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:594 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_68, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:595 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_69

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:596 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_69, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_197, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:597 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_69, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:598 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_70

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:599 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_70, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_198, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:600 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_70, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:601 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_71

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:602 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_71, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_199, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:603 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_71, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:604 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_72

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:605 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_72, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_200, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:606 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_72, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:607 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_73

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:608 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_73, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_201, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:609 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_73, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:610 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:611 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_74, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_202, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:612 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_74, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:613 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_75

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:614 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_75, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_203, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:615 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_75, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:616 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_76

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:617 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_76, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_204, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:618 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_76, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:619 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_77

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:620 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_77, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_205, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:621 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_77, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:622 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_78

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:623 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_78, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_206, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:624 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_78, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:625 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_79

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:626 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_79, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_207, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:627 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_79, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:628 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:629 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_80, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_208, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:630 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_80, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:631 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_81

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:632 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_81, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_209, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:633 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_81, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:634 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_82

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:635 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_82, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_210, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:636 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_82, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:637 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_83

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:638 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_83, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_211, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:639 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_83, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:640 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:641 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_84, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_212, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:642 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_84, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:643 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_85

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:644 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_85, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_213, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:645 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_85, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:646 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:647 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_86, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_214, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:648 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_86, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:649 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_87

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:650 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_87, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_215, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:651 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_87, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:652 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:653 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_88, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_216, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:654 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_88, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:655 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:656 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_89, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_217, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:657 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_89, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:658 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_90

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:659 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_90, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_218, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:660 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_90, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:661 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_91

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:662 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_91, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_219, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:663 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_91, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:664 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:665 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_92, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_220, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:666 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_92, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:667 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_93

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:668 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_93, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_221, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:669 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_93, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:670 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_94

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:671 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_94, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_222, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:672 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_94, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:673 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_95

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:674 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_95, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_223, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:675 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_95, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:676 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:677 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_96, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_224, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:678 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_96, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:679 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_97

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:680 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_97, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_225, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:681 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_97, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:682 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_98

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:683 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_98, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_226, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:684 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_98, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:685 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_99

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:686 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_99, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_227, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:687 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_99, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:688 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:689 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_100, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_228, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:690 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_100, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:691 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_101

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:692 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_101, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_229, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:693 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_101, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:694 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_102

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:695 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_102, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_230, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:696 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_102, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:697 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:698 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_103, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_231, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:699 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_103, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:700 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:701 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_104, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_232, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:702 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_104, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:703 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_105

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:704 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_105, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_233, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:705 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_105, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:706 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_106

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:707 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_106, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_234, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:708 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_106, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:709 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:710 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_107, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_235, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:711 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_107, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:712 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:713 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_108, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_236, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:714 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_108, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:715 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:716 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_109, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_237, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:717 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_109, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:718 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_110

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:719 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_110, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_238, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:720 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_110, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:721 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_111

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:722 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_111, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_239, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:723 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_111, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:724 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:725 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_112, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_240, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:726 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_112, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:727 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_113

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:728 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_113, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_241, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:729 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_113, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:730 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_114

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:731 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_114, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_242, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:732 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_114, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:733 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:734 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_115, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_243, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:735 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_115, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:736 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:737 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_116, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_244, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:738 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_116, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:739 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_117

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:740 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_117, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_245, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:741 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_117, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:742 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_118

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:743 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_118, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_246, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:744 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_118, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:745 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:746 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_119, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_247, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:747 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_119, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:748 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_120

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:749 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_120, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_248, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:750 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_120, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:751 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_121

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:752 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_121, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_249, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:753 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_121, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:754 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:755 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_122, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_250, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:756 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_122, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:757 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:758 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_123, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_251, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:759 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_123, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:760 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:761 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_124, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_252, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:762 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_124, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:763 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_125

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:764 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_125, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_253, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:765 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_125, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:766 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:767 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_126, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_254, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:768 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_126, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:769 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:770 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_127, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_255, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:771 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_127, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:772 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_256, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:773 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:774 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:775 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:776 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_0, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_258, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:777 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_0, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:778 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_0, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:779 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:780 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_1, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_259, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:781 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_1, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:782 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_1, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:783 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:784 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_2, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_260, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:785 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_2, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:786 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_2, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:787 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:788 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_3, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_261, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:789 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_3, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1044" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:790 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_3, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:791 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:792 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_4, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_262, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1047" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:793 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_4, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:794 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_4, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:795 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1050" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:796 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_5, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_263, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1051" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:797 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_5, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:798 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_5, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1053" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:799 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:800 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_6, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_264, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1055" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:801 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_6, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1056" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:802 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_6, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1057" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:803 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1058" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:804 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_7, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_265, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1059" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:805 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_7, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:806 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_7, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1061" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:807 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:808 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_8, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_266, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1063" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:809 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_8, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:810 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_8, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1065" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:811 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1066" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:812 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_9, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_267, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:813 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_9, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:814 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_9, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1069" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:815 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:816 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_10, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_268, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1071" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:817 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_10, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:818 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_10, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:819 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:820 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_11, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_269, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1075" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:821 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_11, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:822 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_11, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:823 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:824 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_12, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_270, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:825 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_12, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1080" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:826 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_12, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:827 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:828 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_13, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_271, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:829 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_13, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:830 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_13, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1085" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:831 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1086" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:832 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_14, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_272, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1087" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:833 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_14, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:834 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_14, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:835 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1090" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:836 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_15, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_273, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1091" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:837 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_15, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1092" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:838 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_15, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1093" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:839 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1094" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:840 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_16, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_274, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1095" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:841 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_16, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1096" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:842 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_16, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1097" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:843 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1098" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:844 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_17, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_275, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1099" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:845 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_17, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:846 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_17, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:847 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:848 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_18, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_276, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:849 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_18, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:850 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_18, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:851 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:852 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_19, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_277, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:853 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_19, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:854 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_19, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:855 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:856 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_20, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_278, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:857 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_20, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:858 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_20, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:859 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:860 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_21, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_279, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:861 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_21, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:862 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_21, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:863 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:864 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_22, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_280, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:865 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_22, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:866 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_22, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:867 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:868 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_23, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_281, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:869 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_23, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:870 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_23, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:871 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:872 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_24, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_282, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:873 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_24, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:874 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_24, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:875 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:876 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_25, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_283, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:877 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_25, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:878 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_25, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:879 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:880 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_26, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_284, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:881 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_26, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:882 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_26, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:883 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:884 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_27, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_285, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:885 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_27, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:886 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_27, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:887 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:888 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_28, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_286, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:889 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_28, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:890 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_28, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:891 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:892 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_29, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_287, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:893 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_29, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:894 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_29, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:895 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:896 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_30, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_288, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:897 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_30, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:898 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_30, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:899 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_30

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:900 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_31, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_289, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:901 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_31, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:902 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_31, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:903 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:904 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_32, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_290, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:905 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_32, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:906 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_32, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:907 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:908 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_33, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_291, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:909 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_33, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:910 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_33, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:911 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:912 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_34, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_292, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:913 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_34, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:914 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_34, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:915 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_34

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:916 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_35, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_293, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:917 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_35, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:918 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_35, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:919 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:920 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_36, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_294, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:921 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_36, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:922 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_36, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:923 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:924 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_37, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_295, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:925 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_37, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:926 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_37, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:927 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:928 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_38, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_45, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:929 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_38, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:930 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_38, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:931 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:932 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_39, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_297, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:933 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_39, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:934 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_39, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:935 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:936 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_40, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_47, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:937 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_40, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:938 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_40, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:939 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_40

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:940 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_41, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_299, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:941 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_41, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:942 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_41, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:943 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_41

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:944 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_42, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_300, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:945 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_42, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:946 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_42, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:947 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_42

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:948 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_43, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_301, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:949 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_43, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:950 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_43, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:951 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:952 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_44, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_302, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:953 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_44, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:954 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_44, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:955 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_44

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:956 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_45, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_303, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:957 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_45, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:958 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_45, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:959 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:960 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_46, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_304, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:961 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_46, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:962 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_46, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:963 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_46

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:964 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_47, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_305, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:965 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_47, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:966 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_47, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:967 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_47

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:968 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_48, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_306, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:969 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_48, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:970 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_48, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:971 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_48

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:972 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_49, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_307, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:973 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_49, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:974 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_49, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:975 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:976 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_50, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_308, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:977 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_50, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:978 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_50, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:979 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:980 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_51, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_309, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:981 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_51, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:982 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_51, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:983 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:984 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_52, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_310, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:985 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_52, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:986 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_52, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:987 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_52

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:988 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_53, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_311, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:989 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_53, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:990 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_53, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:991 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_53

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:992 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_54, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_312, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:993 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_54, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:994 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_54, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:995 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_54

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:996 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_55, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_313, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:997 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_55, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:998 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_55, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:999 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1000 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_56, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_314, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1001 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_56, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1002 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_56, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1003 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1004 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_57, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_315, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1005 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_57, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1006 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_57, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1007 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1008 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_58, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_316, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1009 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_58, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1010 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_58, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1011 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_58

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1012 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_59, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_317, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1013 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_59, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1014 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_59, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1015 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_59

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1016 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_60, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_318, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1017 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_60, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1018 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_60, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1019 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_60

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1020 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_61, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_319, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1021 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_61, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1022 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_61, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1023 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_61

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1024 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_62, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_320, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1025 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_62, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1026 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_62, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1027 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1028 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_63, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_321, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1029 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_63, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1030 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_63, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1031 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_63

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1032 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_64, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_322, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1033 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_64, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1034 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_64, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1035 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_64

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1036 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_65, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_323, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1037 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_65, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1038 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_65, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1039 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_65

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1040 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_66, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_324, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1041 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_66, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1042 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_66, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1043 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_66

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1044 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_67, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_325, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1045 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_67, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1046 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_67, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1047 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_67

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1048 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_68, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_326, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1049 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_68, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1050 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_68, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1051 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1052 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_69, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_327, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1053 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_69, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1054 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_69, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1055 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_69

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1056 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_70, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_328, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1057 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_70, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1058 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_70, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1059 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_70

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1060 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_71, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_329, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1061 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_71, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1062 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_71, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1063 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_71

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1064 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_72, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_330, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1065 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_72, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1066 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_72, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1067 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_72

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1068 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_73, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_331, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1069 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_73, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1070 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_73, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1071 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_73

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1072 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_74, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_332, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1073 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_74, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1074 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_74, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1075 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1076 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_75, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_333, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1077 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_75, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1078 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_75, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1079 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_75

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1080 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_76, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_334, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1081 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_76, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1082 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_76, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1083 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_76

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1084 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_77, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_335, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1085 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_77, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1086 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_77, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1087 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_77

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1088 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_78, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_336, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1089 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_78, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1090 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_78, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1091 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_78

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1092 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_79, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_337, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1093 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_79, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1094 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_79, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1095 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_79

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1096 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_80, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_338, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1097 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_80, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1098 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_80, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1099 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_81, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_339, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_81, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1102 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_81, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1103 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_81

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_82, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_340, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_82, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1106 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_82, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1107 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_82

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_83, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_341, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_83, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1110 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_83, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1111 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_83

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_84, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_342, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_84, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1114 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_84, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1115 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1116 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_85, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_343, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_85, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1118 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_85, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1119 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_85

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1120 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_86, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_344, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_86, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1122 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_86, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1123 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1124 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_87, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_345, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_87, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1126 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_87, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1127 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_87

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1128 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_88, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_97, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_88, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1130 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_88, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1131 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1132 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_89, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_347, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1133 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_89, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1134 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_89, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1135 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_90, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_298, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_90, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1138 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_90, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1139 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_90

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1140 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_91, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_349, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1141 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_91, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1142 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_91, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1143 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_91

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1144 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_92, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_350, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1145 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_92, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1146 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_92, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1147 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1148 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_93, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_351, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1149 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_93, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1150 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_93, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1151 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_93

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1152 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_94, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_352, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1153 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_94, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1154 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_94, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1155 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_94

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1156 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_95, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_353, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1157 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_95, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1158 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_95, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1159 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_95

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1160 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_96, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_354, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1161 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_96, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1162 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_96, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1163 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1164 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_97, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_355, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1165 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_97, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1166 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_97, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1167 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_97

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1168 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_98, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_356, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1169 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_98, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1170 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_98, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1171 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_98

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1172 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_99, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_357, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1173 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_99, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1174 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_99, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1175 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_99

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1176 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_100, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_358, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1177 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_100, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1178 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_100, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1179 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1180 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_101, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_359, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1181 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_101, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1182 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_101, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1183 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_101

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1184 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_102, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_360, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1185 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_102, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1186 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_102, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1187 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_102

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1188 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_103, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_361, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1189 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_103, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1190 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_103, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1191 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1192 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_104, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_362, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1193 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_104, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1194 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_104, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1195 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1196 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_105, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_363, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1197 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_105, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1198 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_105, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1199 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_105

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1200 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_106, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_364, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1201 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_106, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1202 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_106, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1203 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_106

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1204 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_107, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_365, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1205 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_107, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1206 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_107, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1207 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1208 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_108, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_366, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1209 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_108, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1210 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_108, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1211 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1212 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_109, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_367, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1213 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_109, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1214 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_109, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1215 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_109

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1216 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_110, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_368, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1217 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_110, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1218 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_110, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1219 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_110

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1220 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_111, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_369, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1221 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_111, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1222 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_111, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1223 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_111

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1224 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_112, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_370, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1225 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_112, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1226 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_112, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1227 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1228 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_113, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_371, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1229 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_113, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1230 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_113, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1231 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_113

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1232 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_114, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_372, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1233 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_114, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1234 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_114, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1235 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_114

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1236 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_115, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_373, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1237 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_115, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1238 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_115, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1239 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1240 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_116, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_374, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1241 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_116, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1242 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_116, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1243 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1244 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_117, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_375, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1245 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_117, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1246 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_117, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1247 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_117

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1248 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_118, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_376, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1249 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_118, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1250 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_118, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1251 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_118

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1252 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_119, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_377, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1253 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_119, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1254 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_119, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1255 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1256 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_120, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_378, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1257 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_120, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1258 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_120, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1259 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_120

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1260 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_121, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_379, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1261 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_121, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1262 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_121, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1263 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_121

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1264 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_122, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_380, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1265 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_122, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1266 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_122, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1267 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1268 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_123, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_381, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1269 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_123, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1270 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_123, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1271 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1272 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_124, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_382, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1273 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_124, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1274 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_124, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1275 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1276 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_125, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_383, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1277 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_125, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1278 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_125, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1279 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_125

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1280 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_126, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_384, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1281 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_126, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1282 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_126, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1283 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1284 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_127, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_385, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1285 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_127, void @empty_257, i32 0, i32 0, void @empty_396, i32 1, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
._crit_edge:1286 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_127, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1287 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:1288 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfOutputNeurons

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1289 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_386, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1290 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:1291 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %activation

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1292 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_387, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1293 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty_0, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_396, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:1294 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_395, i32 0, i32 0, void @empty_396, i32 0, i32 0, void @empty_397, void @empty_396, void @empty_396, i32 0, i32 0, i32 0, i32 0, void @empty_396, void @empty_396

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1549" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:1295 %resArray_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="resArray_V"/></StgValue>
</operation>

<operation id="1550" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:1296 %icmp_ln77 = icmp_eq  i16 %numOfOutputNeurons_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="1551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1297 %br_ln77 = br i1 %icmp_ln77, void %.lr.ph674.preheader, void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_t.exit

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="1552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph674.preheader:0 %outNeurons = alloca i32 1

]]></Node>
<StgValue><ssdm name="outNeurons"/></StgValue>
</operation>

<operation id="1553" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.lr.ph674.preheader:1 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_77_1, i16 %numOfOutputNeurons_read, i16 %bias, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="1554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph674.preheader:258 %store_ln84 = store i8 0, i8 %outNeurons

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1555" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.lr.ph674.preheader:1 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_77_1, i16 %numOfOutputNeurons_read, i16 %bias, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="1556" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:2 %input_0_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_0

]]></Node>
<StgValue><ssdm name="input_0_read"/></StgValue>
</operation>

<operation id="1557" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:3 %input_1_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_1

]]></Node>
<StgValue><ssdm name="input_1_read"/></StgValue>
</operation>

<operation id="1558" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:4 %input_2_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_2

]]></Node>
<StgValue><ssdm name="input_2_read"/></StgValue>
</operation>

<operation id="1559" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:5 %input_3_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_3

]]></Node>
<StgValue><ssdm name="input_3_read"/></StgValue>
</operation>

<operation id="1560" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:6 %input_4_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_4

]]></Node>
<StgValue><ssdm name="input_4_read"/></StgValue>
</operation>

<operation id="1561" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:7 %input_5_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_5

]]></Node>
<StgValue><ssdm name="input_5_read"/></StgValue>
</operation>

<operation id="1562" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:8 %input_6_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_6

]]></Node>
<StgValue><ssdm name="input_6_read"/></StgValue>
</operation>

<operation id="1563" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:9 %input_7_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_7

]]></Node>
<StgValue><ssdm name="input_7_read"/></StgValue>
</operation>

<operation id="1564" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:10 %input_8_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_8

]]></Node>
<StgValue><ssdm name="input_8_read"/></StgValue>
</operation>

<operation id="1565" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:11 %input_9_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_9

]]></Node>
<StgValue><ssdm name="input_9_read"/></StgValue>
</operation>

<operation id="1566" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:12 %input_10_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_10

]]></Node>
<StgValue><ssdm name="input_10_read"/></StgValue>
</operation>

<operation id="1567" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:13 %input_11_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_11

]]></Node>
<StgValue><ssdm name="input_11_read"/></StgValue>
</operation>

<operation id="1568" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:14 %input_12_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_12

]]></Node>
<StgValue><ssdm name="input_12_read"/></StgValue>
</operation>

<operation id="1569" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:15 %input_13_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_13

]]></Node>
<StgValue><ssdm name="input_13_read"/></StgValue>
</operation>

<operation id="1570" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:16 %input_14_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_14

]]></Node>
<StgValue><ssdm name="input_14_read"/></StgValue>
</operation>

<operation id="1571" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:17 %input_15_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_15

]]></Node>
<StgValue><ssdm name="input_15_read"/></StgValue>
</operation>

<operation id="1572" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:18 %input_16_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_16

]]></Node>
<StgValue><ssdm name="input_16_read"/></StgValue>
</operation>

<operation id="1573" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:19 %input_17_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_17

]]></Node>
<StgValue><ssdm name="input_17_read"/></StgValue>
</operation>

<operation id="1574" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:20 %input_18_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_18

]]></Node>
<StgValue><ssdm name="input_18_read"/></StgValue>
</operation>

<operation id="1575" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:21 %input_19_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_19

]]></Node>
<StgValue><ssdm name="input_19_read"/></StgValue>
</operation>

<operation id="1576" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:22 %input_20_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_20

]]></Node>
<StgValue><ssdm name="input_20_read"/></StgValue>
</operation>

<operation id="1577" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:23 %input_21_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_21

]]></Node>
<StgValue><ssdm name="input_21_read"/></StgValue>
</operation>

<operation id="1578" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:24 %input_22_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_22

]]></Node>
<StgValue><ssdm name="input_22_read"/></StgValue>
</operation>

<operation id="1579" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:25 %input_23_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_23

]]></Node>
<StgValue><ssdm name="input_23_read"/></StgValue>
</operation>

<operation id="1580" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:26 %input_24_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_24

]]></Node>
<StgValue><ssdm name="input_24_read"/></StgValue>
</operation>

<operation id="1581" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:27 %input_25_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_25

]]></Node>
<StgValue><ssdm name="input_25_read"/></StgValue>
</operation>

<operation id="1582" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:28 %input_26_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_26

]]></Node>
<StgValue><ssdm name="input_26_read"/></StgValue>
</operation>

<operation id="1583" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:29 %input_27_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_27

]]></Node>
<StgValue><ssdm name="input_27_read"/></StgValue>
</operation>

<operation id="1584" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:30 %input_28_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_28

]]></Node>
<StgValue><ssdm name="input_28_read"/></StgValue>
</operation>

<operation id="1585" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:31 %input_29_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_29

]]></Node>
<StgValue><ssdm name="input_29_read"/></StgValue>
</operation>

<operation id="1586" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:32 %input_30_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_30

]]></Node>
<StgValue><ssdm name="input_30_read"/></StgValue>
</operation>

<operation id="1587" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:33 %input_31_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_31

]]></Node>
<StgValue><ssdm name="input_31_read"/></StgValue>
</operation>

<operation id="1588" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:34 %input_32_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_32

]]></Node>
<StgValue><ssdm name="input_32_read"/></StgValue>
</operation>

<operation id="1589" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:35 %input_33_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_33

]]></Node>
<StgValue><ssdm name="input_33_read"/></StgValue>
</operation>

<operation id="1590" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:36 %input_34_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_34

]]></Node>
<StgValue><ssdm name="input_34_read"/></StgValue>
</operation>

<operation id="1591" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:37 %input_35_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_35

]]></Node>
<StgValue><ssdm name="input_35_read"/></StgValue>
</operation>

<operation id="1592" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:38 %input_36_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_36

]]></Node>
<StgValue><ssdm name="input_36_read"/></StgValue>
</operation>

<operation id="1593" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:39 %input_37_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_37

]]></Node>
<StgValue><ssdm name="input_37_read"/></StgValue>
</operation>

<operation id="1594" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:40 %input_38_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_38

]]></Node>
<StgValue><ssdm name="input_38_read"/></StgValue>
</operation>

<operation id="1595" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:41 %input_39_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_39

]]></Node>
<StgValue><ssdm name="input_39_read"/></StgValue>
</operation>

<operation id="1596" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:42 %input_40_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_40

]]></Node>
<StgValue><ssdm name="input_40_read"/></StgValue>
</operation>

<operation id="1597" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:43 %input_41_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_41

]]></Node>
<StgValue><ssdm name="input_41_read"/></StgValue>
</operation>

<operation id="1598" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:44 %input_42_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_42

]]></Node>
<StgValue><ssdm name="input_42_read"/></StgValue>
</operation>

<operation id="1599" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:45 %input_43_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_43

]]></Node>
<StgValue><ssdm name="input_43_read"/></StgValue>
</operation>

<operation id="1600" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:46 %input_44_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_44

]]></Node>
<StgValue><ssdm name="input_44_read"/></StgValue>
</operation>

<operation id="1601" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:47 %input_45_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_45

]]></Node>
<StgValue><ssdm name="input_45_read"/></StgValue>
</operation>

<operation id="1602" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:48 %input_46_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_46

]]></Node>
<StgValue><ssdm name="input_46_read"/></StgValue>
</operation>

<operation id="1603" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:49 %input_47_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_47

]]></Node>
<StgValue><ssdm name="input_47_read"/></StgValue>
</operation>

<operation id="1604" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:50 %input_48_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_48

]]></Node>
<StgValue><ssdm name="input_48_read"/></StgValue>
</operation>

<operation id="1605" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:51 %input_49_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_49

]]></Node>
<StgValue><ssdm name="input_49_read"/></StgValue>
</operation>

<operation id="1606" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:52 %input_50_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_50

]]></Node>
<StgValue><ssdm name="input_50_read"/></StgValue>
</operation>

<operation id="1607" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:53 %input_51_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_51

]]></Node>
<StgValue><ssdm name="input_51_read"/></StgValue>
</operation>

<operation id="1608" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:54 %input_52_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_52

]]></Node>
<StgValue><ssdm name="input_52_read"/></StgValue>
</operation>

<operation id="1609" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:55 %input_53_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_53

]]></Node>
<StgValue><ssdm name="input_53_read"/></StgValue>
</operation>

<operation id="1610" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:56 %input_54_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_54

]]></Node>
<StgValue><ssdm name="input_54_read"/></StgValue>
</operation>

<operation id="1611" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:57 %input_55_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_55

]]></Node>
<StgValue><ssdm name="input_55_read"/></StgValue>
</operation>

<operation id="1612" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:58 %input_56_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_56

]]></Node>
<StgValue><ssdm name="input_56_read"/></StgValue>
</operation>

<operation id="1613" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:59 %input_57_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_57

]]></Node>
<StgValue><ssdm name="input_57_read"/></StgValue>
</operation>

<operation id="1614" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:60 %input_58_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_58

]]></Node>
<StgValue><ssdm name="input_58_read"/></StgValue>
</operation>

<operation id="1615" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:61 %input_59_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_59

]]></Node>
<StgValue><ssdm name="input_59_read"/></StgValue>
</operation>

<operation id="1616" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:62 %input_60_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_60

]]></Node>
<StgValue><ssdm name="input_60_read"/></StgValue>
</operation>

<operation id="1617" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:63 %input_61_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_61

]]></Node>
<StgValue><ssdm name="input_61_read"/></StgValue>
</operation>

<operation id="1618" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:64 %input_62_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_62

]]></Node>
<StgValue><ssdm name="input_62_read"/></StgValue>
</operation>

<operation id="1619" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:65 %input_63_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_63

]]></Node>
<StgValue><ssdm name="input_63_read"/></StgValue>
</operation>

<operation id="1620" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:66 %input_64_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_64

]]></Node>
<StgValue><ssdm name="input_64_read"/></StgValue>
</operation>

<operation id="1621" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:67 %input_65_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_65

]]></Node>
<StgValue><ssdm name="input_65_read"/></StgValue>
</operation>

<operation id="1622" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:68 %input_66_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_66

]]></Node>
<StgValue><ssdm name="input_66_read"/></StgValue>
</operation>

<operation id="1623" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:69 %input_67_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_67

]]></Node>
<StgValue><ssdm name="input_67_read"/></StgValue>
</operation>

<operation id="1624" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:70 %input_68_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_68

]]></Node>
<StgValue><ssdm name="input_68_read"/></StgValue>
</operation>

<operation id="1625" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:71 %input_69_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_69

]]></Node>
<StgValue><ssdm name="input_69_read"/></StgValue>
</operation>

<operation id="1626" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:72 %input_70_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_70

]]></Node>
<StgValue><ssdm name="input_70_read"/></StgValue>
</operation>

<operation id="1627" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:73 %input_71_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_71

]]></Node>
<StgValue><ssdm name="input_71_read"/></StgValue>
</operation>

<operation id="1628" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:74 %input_72_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_72

]]></Node>
<StgValue><ssdm name="input_72_read"/></StgValue>
</operation>

<operation id="1629" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:75 %input_73_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_73

]]></Node>
<StgValue><ssdm name="input_73_read"/></StgValue>
</operation>

<operation id="1630" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:76 %input_74_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_74

]]></Node>
<StgValue><ssdm name="input_74_read"/></StgValue>
</operation>

<operation id="1631" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:77 %input_75_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_75

]]></Node>
<StgValue><ssdm name="input_75_read"/></StgValue>
</operation>

<operation id="1632" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:78 %input_76_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_76

]]></Node>
<StgValue><ssdm name="input_76_read"/></StgValue>
</operation>

<operation id="1633" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:79 %input_77_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_77

]]></Node>
<StgValue><ssdm name="input_77_read"/></StgValue>
</operation>

<operation id="1634" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:80 %input_78_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_78

]]></Node>
<StgValue><ssdm name="input_78_read"/></StgValue>
</operation>

<operation id="1635" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:81 %input_79_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_79

]]></Node>
<StgValue><ssdm name="input_79_read"/></StgValue>
</operation>

<operation id="1636" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:82 %input_80_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_80

]]></Node>
<StgValue><ssdm name="input_80_read"/></StgValue>
</operation>

<operation id="1637" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:83 %input_81_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_81

]]></Node>
<StgValue><ssdm name="input_81_read"/></StgValue>
</operation>

<operation id="1638" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:84 %input_82_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_82

]]></Node>
<StgValue><ssdm name="input_82_read"/></StgValue>
</operation>

<operation id="1639" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:85 %input_83_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_83

]]></Node>
<StgValue><ssdm name="input_83_read"/></StgValue>
</operation>

<operation id="1640" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:86 %input_84_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_84

]]></Node>
<StgValue><ssdm name="input_84_read"/></StgValue>
</operation>

<operation id="1641" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:87 %input_85_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_85

]]></Node>
<StgValue><ssdm name="input_85_read"/></StgValue>
</operation>

<operation id="1642" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:88 %input_86_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_86

]]></Node>
<StgValue><ssdm name="input_86_read"/></StgValue>
</operation>

<operation id="1643" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:89 %input_87_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_87

]]></Node>
<StgValue><ssdm name="input_87_read"/></StgValue>
</operation>

<operation id="1644" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:90 %input_88_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_88

]]></Node>
<StgValue><ssdm name="input_88_read"/></StgValue>
</operation>

<operation id="1645" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:91 %input_89_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_89

]]></Node>
<StgValue><ssdm name="input_89_read"/></StgValue>
</operation>

<operation id="1646" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:92 %input_90_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_90

]]></Node>
<StgValue><ssdm name="input_90_read"/></StgValue>
</operation>

<operation id="1647" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:93 %input_91_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_91

]]></Node>
<StgValue><ssdm name="input_91_read"/></StgValue>
</operation>

<operation id="1648" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:94 %input_92_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_92

]]></Node>
<StgValue><ssdm name="input_92_read"/></StgValue>
</operation>

<operation id="1649" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:95 %input_93_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_93

]]></Node>
<StgValue><ssdm name="input_93_read"/></StgValue>
</operation>

<operation id="1650" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:96 %input_94_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_94

]]></Node>
<StgValue><ssdm name="input_94_read"/></StgValue>
</operation>

<operation id="1651" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:97 %input_95_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_95

]]></Node>
<StgValue><ssdm name="input_95_read"/></StgValue>
</operation>

<operation id="1652" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:98 %input_96_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_96

]]></Node>
<StgValue><ssdm name="input_96_read"/></StgValue>
</operation>

<operation id="1653" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:99 %input_97_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_97

]]></Node>
<StgValue><ssdm name="input_97_read"/></StgValue>
</operation>

<operation id="1654" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:100 %input_98_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_98

]]></Node>
<StgValue><ssdm name="input_98_read"/></StgValue>
</operation>

<operation id="1655" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:101 %input_99_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_99

]]></Node>
<StgValue><ssdm name="input_99_read"/></StgValue>
</operation>

<operation id="1656" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:102 %input_100_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_100

]]></Node>
<StgValue><ssdm name="input_100_read"/></StgValue>
</operation>

<operation id="1657" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:103 %input_101_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_101

]]></Node>
<StgValue><ssdm name="input_101_read"/></StgValue>
</operation>

<operation id="1658" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:104 %input_102_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_102

]]></Node>
<StgValue><ssdm name="input_102_read"/></StgValue>
</operation>

<operation id="1659" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:105 %input_103_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_103

]]></Node>
<StgValue><ssdm name="input_103_read"/></StgValue>
</operation>

<operation id="1660" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:106 %input_104_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_104

]]></Node>
<StgValue><ssdm name="input_104_read"/></StgValue>
</operation>

<operation id="1661" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:107 %input_105_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_105

]]></Node>
<StgValue><ssdm name="input_105_read"/></StgValue>
</operation>

<operation id="1662" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:108 %input_106_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_106

]]></Node>
<StgValue><ssdm name="input_106_read"/></StgValue>
</operation>

<operation id="1663" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:109 %input_107_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_107

]]></Node>
<StgValue><ssdm name="input_107_read"/></StgValue>
</operation>

<operation id="1664" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:110 %input_108_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_108

]]></Node>
<StgValue><ssdm name="input_108_read"/></StgValue>
</operation>

<operation id="1665" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:111 %input_109_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_109

]]></Node>
<StgValue><ssdm name="input_109_read"/></StgValue>
</operation>

<operation id="1666" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:112 %input_110_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_110

]]></Node>
<StgValue><ssdm name="input_110_read"/></StgValue>
</operation>

<operation id="1667" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:113 %input_111_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_111

]]></Node>
<StgValue><ssdm name="input_111_read"/></StgValue>
</operation>

<operation id="1668" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:114 %input_112_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_112

]]></Node>
<StgValue><ssdm name="input_112_read"/></StgValue>
</operation>

<operation id="1669" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:115 %input_113_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_113

]]></Node>
<StgValue><ssdm name="input_113_read"/></StgValue>
</operation>

<operation id="1670" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:116 %input_114_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_114

]]></Node>
<StgValue><ssdm name="input_114_read"/></StgValue>
</operation>

<operation id="1671" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:117 %input_115_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_115

]]></Node>
<StgValue><ssdm name="input_115_read"/></StgValue>
</operation>

<operation id="1672" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:118 %input_116_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_116

]]></Node>
<StgValue><ssdm name="input_116_read"/></StgValue>
</operation>

<operation id="1673" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:119 %input_117_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_117

]]></Node>
<StgValue><ssdm name="input_117_read"/></StgValue>
</operation>

<operation id="1674" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:120 %input_118_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_118

]]></Node>
<StgValue><ssdm name="input_118_read"/></StgValue>
</operation>

<operation id="1675" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:121 %input_119_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_119

]]></Node>
<StgValue><ssdm name="input_119_read"/></StgValue>
</operation>

<operation id="1676" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:122 %input_120_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_120

]]></Node>
<StgValue><ssdm name="input_120_read"/></StgValue>
</operation>

<operation id="1677" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:123 %input_121_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_121

]]></Node>
<StgValue><ssdm name="input_121_read"/></StgValue>
</operation>

<operation id="1678" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:124 %input_122_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_122

]]></Node>
<StgValue><ssdm name="input_122_read"/></StgValue>
</operation>

<operation id="1679" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:125 %input_123_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_123

]]></Node>
<StgValue><ssdm name="input_123_read"/></StgValue>
</operation>

<operation id="1680" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:126 %input_124_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_124

]]></Node>
<StgValue><ssdm name="input_124_read"/></StgValue>
</operation>

<operation id="1681" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:127 %input_125_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_125

]]></Node>
<StgValue><ssdm name="input_125_read"/></StgValue>
</operation>

<operation id="1682" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:128 %input_126_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_126

]]></Node>
<StgValue><ssdm name="input_126_read"/></StgValue>
</operation>

<operation id="1683" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph674.preheader:129 %input_127_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_127

]]></Node>
<StgValue><ssdm name="input_127_read"/></StgValue>
</operation>

<operation id="1684" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:130 %sext_ln1245 = sext i16 %input_0_read

]]></Node>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</operation>

<operation id="1685" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:131 %sext_ln1245_1 = sext i16 %input_1_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_1"/></StgValue>
</operation>

<operation id="1686" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:132 %sext_ln1245_2 = sext i16 %input_2_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_2"/></StgValue>
</operation>

<operation id="1687" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:133 %sext_ln1245_3 = sext i16 %input_3_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_3"/></StgValue>
</operation>

<operation id="1688" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:134 %sext_ln1245_4 = sext i16 %input_4_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_4"/></StgValue>
</operation>

<operation id="1689" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:135 %sext_ln1245_5 = sext i16 %input_5_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_5"/></StgValue>
</operation>

<operation id="1690" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:136 %sext_ln1245_6 = sext i16 %input_6_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_6"/></StgValue>
</operation>

<operation id="1691" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:137 %sext_ln1245_7 = sext i16 %input_7_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_7"/></StgValue>
</operation>

<operation id="1692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:138 %sext_ln1245_8 = sext i16 %input_8_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_8"/></StgValue>
</operation>

<operation id="1693" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:139 %sext_ln1245_9 = sext i16 %input_9_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_9"/></StgValue>
</operation>

<operation id="1694" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:140 %sext_ln1245_10 = sext i16 %input_10_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_10"/></StgValue>
</operation>

<operation id="1695" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:141 %sext_ln1245_11 = sext i16 %input_11_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_11"/></StgValue>
</operation>

<operation id="1696" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:142 %sext_ln1245_12 = sext i16 %input_12_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_12"/></StgValue>
</operation>

<operation id="1697" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:143 %sext_ln1245_13 = sext i16 %input_13_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_13"/></StgValue>
</operation>

<operation id="1698" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:144 %sext_ln1245_14 = sext i16 %input_14_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_14"/></StgValue>
</operation>

<operation id="1699" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:145 %sext_ln1245_15 = sext i16 %input_15_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_15"/></StgValue>
</operation>

<operation id="1700" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:146 %sext_ln1245_16 = sext i16 %input_16_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_16"/></StgValue>
</operation>

<operation id="1701" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:147 %sext_ln1245_17 = sext i16 %input_17_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_17"/></StgValue>
</operation>

<operation id="1702" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:148 %sext_ln1245_18 = sext i16 %input_18_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_18"/></StgValue>
</operation>

<operation id="1703" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:149 %sext_ln1245_19 = sext i16 %input_19_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_19"/></StgValue>
</operation>

<operation id="1704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:150 %sext_ln1245_20 = sext i16 %input_20_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_20"/></StgValue>
</operation>

<operation id="1705" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:151 %sext_ln1245_21 = sext i16 %input_21_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_21"/></StgValue>
</operation>

<operation id="1706" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:152 %sext_ln1245_22 = sext i16 %input_22_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_22"/></StgValue>
</operation>

<operation id="1707" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:153 %sext_ln1245_23 = sext i16 %input_23_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_23"/></StgValue>
</operation>

<operation id="1708" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:154 %sext_ln1245_24 = sext i16 %input_24_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_24"/></StgValue>
</operation>

<operation id="1709" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:155 %sext_ln1245_25 = sext i16 %input_25_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_25"/></StgValue>
</operation>

<operation id="1710" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:156 %sext_ln1245_26 = sext i16 %input_26_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_26"/></StgValue>
</operation>

<operation id="1711" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:157 %sext_ln1245_27 = sext i16 %input_27_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_27"/></StgValue>
</operation>

<operation id="1712" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:158 %sext_ln1245_28 = sext i16 %input_28_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_28"/></StgValue>
</operation>

<operation id="1713" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:159 %sext_ln1245_29 = sext i16 %input_29_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_29"/></StgValue>
</operation>

<operation id="1714" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:160 %sext_ln1245_30 = sext i16 %input_30_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_30"/></StgValue>
</operation>

<operation id="1715" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:161 %sext_ln1245_31 = sext i16 %input_31_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_31"/></StgValue>
</operation>

<operation id="1716" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:162 %sext_ln1245_32 = sext i16 %input_32_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_32"/></StgValue>
</operation>

<operation id="1717" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:163 %sext_ln1245_33 = sext i16 %input_33_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_33"/></StgValue>
</operation>

<operation id="1718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:164 %sext_ln1245_34 = sext i16 %input_34_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_34"/></StgValue>
</operation>

<operation id="1719" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:165 %sext_ln1245_35 = sext i16 %input_35_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_35"/></StgValue>
</operation>

<operation id="1720" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:166 %sext_ln1245_36 = sext i16 %input_36_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_36"/></StgValue>
</operation>

<operation id="1721" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:167 %sext_ln1245_37 = sext i16 %input_37_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_37"/></StgValue>
</operation>

<operation id="1722" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:168 %sext_ln1245_38 = sext i16 %input_38_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_38"/></StgValue>
</operation>

<operation id="1723" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:169 %sext_ln1245_39 = sext i16 %input_39_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_39"/></StgValue>
</operation>

<operation id="1724" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:170 %sext_ln1245_40 = sext i16 %input_40_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_40"/></StgValue>
</operation>

<operation id="1725" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:171 %sext_ln1245_41 = sext i16 %input_41_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_41"/></StgValue>
</operation>

<operation id="1726" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:172 %sext_ln1245_42 = sext i16 %input_42_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_42"/></StgValue>
</operation>

<operation id="1727" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:173 %sext_ln1245_43 = sext i16 %input_43_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_43"/></StgValue>
</operation>

<operation id="1728" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:174 %sext_ln1245_44 = sext i16 %input_44_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_44"/></StgValue>
</operation>

<operation id="1729" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:175 %sext_ln1245_45 = sext i16 %input_45_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_45"/></StgValue>
</operation>

<operation id="1730" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:176 %sext_ln1245_46 = sext i16 %input_46_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_46"/></StgValue>
</operation>

<operation id="1731" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:177 %sext_ln1245_47 = sext i16 %input_47_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_47"/></StgValue>
</operation>

<operation id="1732" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:178 %sext_ln1245_48 = sext i16 %input_48_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_48"/></StgValue>
</operation>

<operation id="1733" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:179 %sext_ln1245_49 = sext i16 %input_49_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_49"/></StgValue>
</operation>

<operation id="1734" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:180 %sext_ln1245_50 = sext i16 %input_50_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_50"/></StgValue>
</operation>

<operation id="1735" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:181 %sext_ln1245_51 = sext i16 %input_51_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_51"/></StgValue>
</operation>

<operation id="1736" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:182 %sext_ln1245_52 = sext i16 %input_52_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_52"/></StgValue>
</operation>

<operation id="1737" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:183 %sext_ln1245_53 = sext i16 %input_53_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_53"/></StgValue>
</operation>

<operation id="1738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:184 %sext_ln1245_54 = sext i16 %input_54_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_54"/></StgValue>
</operation>

<operation id="1739" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:185 %sext_ln1245_55 = sext i16 %input_55_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_55"/></StgValue>
</operation>

<operation id="1740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:186 %sext_ln1245_56 = sext i16 %input_56_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_56"/></StgValue>
</operation>

<operation id="1741" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:187 %sext_ln1245_57 = sext i16 %input_57_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_57"/></StgValue>
</operation>

<operation id="1742" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:188 %sext_ln1245_58 = sext i16 %input_58_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_58"/></StgValue>
</operation>

<operation id="1743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:189 %sext_ln1245_59 = sext i16 %input_59_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_59"/></StgValue>
</operation>

<operation id="1744" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:190 %sext_ln1245_60 = sext i16 %input_60_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_60"/></StgValue>
</operation>

<operation id="1745" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:191 %sext_ln1245_61 = sext i16 %input_61_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_61"/></StgValue>
</operation>

<operation id="1746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:192 %sext_ln1245_62 = sext i16 %input_62_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_62"/></StgValue>
</operation>

<operation id="1747" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:193 %sext_ln1245_63 = sext i16 %input_63_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_63"/></StgValue>
</operation>

<operation id="1748" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:194 %sext_ln1245_64 = sext i16 %input_64_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_64"/></StgValue>
</operation>

<operation id="1749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:195 %sext_ln1245_65 = sext i16 %input_65_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_65"/></StgValue>
</operation>

<operation id="1750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:196 %sext_ln1245_66 = sext i16 %input_66_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_66"/></StgValue>
</operation>

<operation id="1751" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:197 %sext_ln1245_67 = sext i16 %input_67_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_67"/></StgValue>
</operation>

<operation id="1752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:198 %sext_ln1245_68 = sext i16 %input_68_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_68"/></StgValue>
</operation>

<operation id="1753" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:199 %sext_ln1245_69 = sext i16 %input_69_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_69"/></StgValue>
</operation>

<operation id="1754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:200 %sext_ln1245_70 = sext i16 %input_70_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_70"/></StgValue>
</operation>

<operation id="1755" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:201 %sext_ln1245_71 = sext i16 %input_71_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_71"/></StgValue>
</operation>

<operation id="1756" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:202 %sext_ln1245_72 = sext i16 %input_72_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_72"/></StgValue>
</operation>

<operation id="1757" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:203 %sext_ln1245_73 = sext i16 %input_73_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_73"/></StgValue>
</operation>

<operation id="1758" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:204 %sext_ln1245_74 = sext i16 %input_74_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_74"/></StgValue>
</operation>

<operation id="1759" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:205 %sext_ln1245_75 = sext i16 %input_75_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_75"/></StgValue>
</operation>

<operation id="1760" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:206 %sext_ln1245_76 = sext i16 %input_76_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_76"/></StgValue>
</operation>

<operation id="1761" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:207 %sext_ln1245_77 = sext i16 %input_77_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_77"/></StgValue>
</operation>

<operation id="1762" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:208 %sext_ln1245_78 = sext i16 %input_78_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_78"/></StgValue>
</operation>

<operation id="1763" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:209 %sext_ln1245_79 = sext i16 %input_79_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_79"/></StgValue>
</operation>

<operation id="1764" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:210 %sext_ln1245_80 = sext i16 %input_80_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_80"/></StgValue>
</operation>

<operation id="1765" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:211 %sext_ln1245_81 = sext i16 %input_81_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_81"/></StgValue>
</operation>

<operation id="1766" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:212 %sext_ln1245_82 = sext i16 %input_82_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_82"/></StgValue>
</operation>

<operation id="1767" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:213 %sext_ln1245_83 = sext i16 %input_83_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_83"/></StgValue>
</operation>

<operation id="1768" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:214 %sext_ln1245_84 = sext i16 %input_84_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_84"/></StgValue>
</operation>

<operation id="1769" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:215 %sext_ln1245_85 = sext i16 %input_85_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_85"/></StgValue>
</operation>

<operation id="1770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:216 %sext_ln1245_86 = sext i16 %input_86_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_86"/></StgValue>
</operation>

<operation id="1771" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:217 %sext_ln1245_87 = sext i16 %input_87_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_87"/></StgValue>
</operation>

<operation id="1772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:218 %sext_ln1245_88 = sext i16 %input_88_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_88"/></StgValue>
</operation>

<operation id="1773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:219 %sext_ln1245_89 = sext i16 %input_89_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_89"/></StgValue>
</operation>

<operation id="1774" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:220 %sext_ln1245_90 = sext i16 %input_90_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_90"/></StgValue>
</operation>

<operation id="1775" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:221 %sext_ln1245_91 = sext i16 %input_91_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_91"/></StgValue>
</operation>

<operation id="1776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:222 %sext_ln1245_92 = sext i16 %input_92_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_92"/></StgValue>
</operation>

<operation id="1777" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:223 %sext_ln1245_93 = sext i16 %input_93_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_93"/></StgValue>
</operation>

<operation id="1778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:224 %sext_ln1245_94 = sext i16 %input_94_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_94"/></StgValue>
</operation>

<operation id="1779" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:225 %sext_ln1245_95 = sext i16 %input_95_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_95"/></StgValue>
</operation>

<operation id="1780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:226 %sext_ln1245_96 = sext i16 %input_96_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_96"/></StgValue>
</operation>

<operation id="1781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:227 %sext_ln1245_97 = sext i16 %input_97_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_97"/></StgValue>
</operation>

<operation id="1782" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:228 %sext_ln1245_98 = sext i16 %input_98_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_98"/></StgValue>
</operation>

<operation id="1783" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:229 %sext_ln1245_99 = sext i16 %input_99_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_99"/></StgValue>
</operation>

<operation id="1784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:230 %sext_ln1245_100 = sext i16 %input_100_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_100"/></StgValue>
</operation>

<operation id="1785" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:231 %sext_ln1245_101 = sext i16 %input_101_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_101"/></StgValue>
</operation>

<operation id="1786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:232 %sext_ln1245_102 = sext i16 %input_102_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_102"/></StgValue>
</operation>

<operation id="1787" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:233 %sext_ln1245_103 = sext i16 %input_103_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_103"/></StgValue>
</operation>

<operation id="1788" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:234 %sext_ln1245_104 = sext i16 %input_104_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_104"/></StgValue>
</operation>

<operation id="1789" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:235 %sext_ln1245_105 = sext i16 %input_105_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_105"/></StgValue>
</operation>

<operation id="1790" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:236 %sext_ln1245_106 = sext i16 %input_106_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_106"/></StgValue>
</operation>

<operation id="1791" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:237 %sext_ln1245_107 = sext i16 %input_107_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_107"/></StgValue>
</operation>

<operation id="1792" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:238 %sext_ln1245_108 = sext i16 %input_108_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_108"/></StgValue>
</operation>

<operation id="1793" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:239 %sext_ln1245_109 = sext i16 %input_109_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_109"/></StgValue>
</operation>

<operation id="1794" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:240 %sext_ln1245_110 = sext i16 %input_110_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_110"/></StgValue>
</operation>

<operation id="1795" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:241 %sext_ln1245_111 = sext i16 %input_111_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_111"/></StgValue>
</operation>

<operation id="1796" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:242 %sext_ln1245_112 = sext i16 %input_112_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_112"/></StgValue>
</operation>

<operation id="1797" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:243 %sext_ln1245_113 = sext i16 %input_113_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_113"/></StgValue>
</operation>

<operation id="1798" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:244 %sext_ln1245_114 = sext i16 %input_114_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_114"/></StgValue>
</operation>

<operation id="1799" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:245 %sext_ln1245_115 = sext i16 %input_115_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_115"/></StgValue>
</operation>

<operation id="1800" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:246 %sext_ln1245_116 = sext i16 %input_116_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_116"/></StgValue>
</operation>

<operation id="1801" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:247 %sext_ln1245_117 = sext i16 %input_117_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_117"/></StgValue>
</operation>

<operation id="1802" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:248 %sext_ln1245_118 = sext i16 %input_118_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_118"/></StgValue>
</operation>

<operation id="1803" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:249 %sext_ln1245_119 = sext i16 %input_119_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_119"/></StgValue>
</operation>

<operation id="1804" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:250 %sext_ln1245_120 = sext i16 %input_120_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_120"/></StgValue>
</operation>

<operation id="1805" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:251 %sext_ln1245_121 = sext i16 %input_121_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_121"/></StgValue>
</operation>

<operation id="1806" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:252 %sext_ln1245_122 = sext i16 %input_122_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_122"/></StgValue>
</operation>

<operation id="1807" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:253 %sext_ln1245_123 = sext i16 %input_123_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_123"/></StgValue>
</operation>

<operation id="1808" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:254 %sext_ln1245_124 = sext i16 %input_124_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_124"/></StgValue>
</operation>

<operation id="1809" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:255 %sext_ln1245_125 = sext i16 %input_125_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_125"/></StgValue>
</operation>

<operation id="1810" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:256 %sext_ln1245_126 = sext i16 %input_126_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_126"/></StgValue>
</operation>

<operation id="1811" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph674.preheader:257 %sext_ln1245_127 = sext i16 %input_127_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_127"/></StgValue>
</operation>

<operation id="1812" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph674.preheader:259 %br_ln84 = br void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1813" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %outNeurons_1 = load i8 %outNeurons

]]></Node>
<StgValue><ssdm name="outNeurons_1"/></StgValue>
</operation>

<operation id="1814" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="16" op_0_bw="8">
<![CDATA[
:1 %zext_ln84 = zext i8 %outNeurons_1

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="1815" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %icmp_ln84 = icmp_eq  i16 %zext_ln84, i16 %numOfOutputNeurons_read

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="1816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_412 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="1817" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %outNeurons_2 = add i8 %outNeurons_1, i8 1

]]></Node>
<StgValue><ssdm name="outNeurons_2"/></StgValue>
</operation>

<operation id="1818" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln84 = br i1 %icmp_ln84, void %.split15, void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_t.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="1819" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="8">
<![CDATA[
.split15:1 %idxprom8_i22 = zext i8 %outNeurons_1

]]></Node>
<StgValue><ssdm name="idxprom8_i22"/></StgValue>
</operation>

<operation id="1820" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:4 %weights_0_addr = getelementptr i16 %weights_0, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_0_addr"/></StgValue>
</operation>

<operation id="1821" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="7">
<![CDATA[
.split15:5 %weights_0_load = load i7 %weights_0_addr

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="1822" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split15:901 %store_ln84 = store i8 %outNeurons_2, i8 %outNeurons

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="1823" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
<literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="0" op_0_bw="0">
<![CDATA[
_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_t.exit.loopexit:0 %br_ln0 = br void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_t.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1824" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_t.exit:0 %switch_ln98 = switch i8 %activation_read, void %.lr.ph665.preheader, i8 1, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader, i8 2, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader, i8 3, void %._crit_edge23

]]></Node>
<StgValue><ssdm name="switch_ln98"/></StgValue>
</operation>

<operation id="1825" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge23:0 %sum_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="1826" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge23:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1827" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge23:2 %resArray_V_addr = getelementptr i32 %resArray_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="resArray_V_addr"/></StgValue>
</operation>

<operation id="1828" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
._crit_edge23:3 %store_ln740 = store i32 0, i7 %resArray_V_addr

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="1829" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge23:4 %store_ln46 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1830" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge23:5 %store_ln46 = store i32 0, i32 %sum_V

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1831" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge23:6 %br_ln46 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="1832" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="8" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1833" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader:1 %store_ln30 = store i8 0, i8 %i_3

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="1834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="2"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader:2 %br_ln30 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="1835" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="1"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="0" op_132_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader:0 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_16_1, i8 %empty, i16 %output_0, i16 %output_1, i16 %output_2, i16 %output_3, i16 %output_4, i16 %output_5, i16 %output_6, i16 %output_7, i16 %output_8, i16 %output_9, i16 %output_10, i16 %output_11, i16 %output_12, i16 %output_13, i16 %output_14, i16 %output_15, i16 %output_16, i16 %output_17, i16 %output_18, i16 %output_19, i16 %output_20, i16 %output_21, i16 %output_22, i16 %output_23, i16 %output_24, i16 %output_25, i16 %output_26, i16 %output_27, i16 %output_28, i16 %output_29, i16 %output_30, i16 %output_31, i16 %output_32, i16 %output_33, i16 %output_34, i16 %output_35, i16 %output_36, i16 %output_37, i16 %output_38, i16 %output_39, i16 %output_40, i16 %output_41, i16 %output_42, i16 %output_43, i16 %output_44, i16 %output_45, i16 %output_46, i16 %output_47, i16 %output_48, i16 %output_49, i16 %output_50, i16 %output_51, i16 %output_52, i16 %output_53, i16 %output_54, i16 %output_55, i16 %output_56, i16 %output_57, i16 %output_58, i16 %output_59, i16 %output_60, i16 %output_61, i16 %output_62, i16 %output_63, i16 %output_64, i16 %output_65, i16 %output_66, i16 %output_67, i16 %output_68, i16 %output_69, i16 %output_70, i16 %output_71, i16 %output_72, i16 %output_73, i16 %output_74, i16 %output_75, i16 %output_76, i16 %output_77, i16 %output_78, i16 %output_79, i16 %output_80, i16 %output_81, i16 %output_82, i16 %output_83, i16 %output_84, i16 %output_85, i16 %output_86, i16 %output_87, i16 %output_88, i16 %output_89, i16 %output_90, i16 %output_91, i16 %output_92, i16 %output_93, i16 %output_94, i16 %output_95, i16 %output_96, i16 %output_97, i16 %output_98, i16 %output_99, i16 %output_100, i16 %output_101, i16 %output_102, i16 %output_103, i16 %output_104, i16 %output_105, i16 %output_106, i16 %output_107, i16 %output_108, i16 %output_109, i16 %output_110, i16 %output_111, i16 %output_112, i16 %output_113, i16 %output_114, i16 %output_115, i16 %output_116, i16 %output_117, i16 %output_118, i16 %output_119, i16 %output_120, i16 %output_121, i16 %output_122, i16 %output_123, i16 %output_124, i16 %output_125, i16 %output_126, i16 %output_127, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="1836" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph665.preheader:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1837" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph665.preheader:1 %store_ln108 = store i8 0, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1838" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
<literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp><and_exp><literal name="icmp_ln77" val="1"/>
<literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph665.preheader:2 %br_ln108 = br void %.lr.ph665

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1839" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="7">
<![CDATA[
.split15:5 %weights_0_load = load i7 %weights_0_addr

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="1840" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:6 %weights_1_addr = getelementptr i16 %weights_1, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_1_addr"/></StgValue>
</operation>

<operation id="1841" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="7">
<![CDATA[
.split15:7 %weights_1_load = load i7 %weights_1_addr

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="1842" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="24" op_0_bw="16">
<![CDATA[
.split15:260 %sext_ln1245_128 = sext i16 %weights_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_128"/></StgValue>
</operation>

<operation id="1843" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:261 %mul_ln1245 = mul i24 %sext_ln1245, i24 %sext_ln1245_128

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:2 %output_V_addr = getelementptr i16 %output_V, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="1845" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="7">
<![CDATA[
.split15:3 %output_V_load = load i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="1846" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="7">
<![CDATA[
.split15:7 %weights_1_load = load i7 %weights_1_addr

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="1847" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:8 %weights_2_addr = getelementptr i16 %weights_2, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_2_addr"/></StgValue>
</operation>

<operation id="1848" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="7">
<![CDATA[
.split15:9 %weights_2_load = load i7 %weights_2_addr

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="1849" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:261 %mul_ln1245 = mul i24 %sext_ln1245, i24 %sext_ln1245_128

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="1850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="24" op_0_bw="16">
<![CDATA[
.split15:264 %sext_ln1245_129 = sext i16 %weights_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_129"/></StgValue>
</operation>

<operation id="1851" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:265 %mul_ln1245_1 = mul i24 %sext_ln1245_1, i24 %sext_ln1245_129

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1852" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="7">
<![CDATA[
.split15:3 %output_V_load = load i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="1853" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="16" op_0_bw="7">
<![CDATA[
.split15:9 %weights_2_load = load i7 %weights_2_addr

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="1854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:10 %weights_3_addr = getelementptr i16 %weights_3, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_3_addr"/></StgValue>
</operation>

<operation id="1855" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="16" op_0_bw="7">
<![CDATA[
.split15:11 %weights_3_load = load i7 %weights_3_addr

]]></Node>
<StgValue><ssdm name="weights_3_load"/></StgValue>
</operation>

<operation id="1856" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:261 %mul_ln1245 = mul i24 %sext_ln1245, i24 %sext_ln1245_128

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="1857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:262 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %output_V_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1858" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:263 %add_ln1245 = add i24 %shl_ln, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="1859" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:265 %mul_ln1245_1 = mul i24 %sext_ln1245_1, i24 %sext_ln1245_129

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="1860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="24" op_0_bw="16">
<![CDATA[
.split15:269 %sext_ln1245_130 = sext i16 %weights_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_130"/></StgValue>
</operation>

<operation id="1861" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:270 %mul_ln1245_2 = mul i24 %sext_ln1245_2, i24 %sext_ln1245_130

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1862" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="16" op_0_bw="7">
<![CDATA[
.split15:11 %weights_3_load = load i7 %weights_3_addr

]]></Node>
<StgValue><ssdm name="weights_3_load"/></StgValue>
</operation>

<operation id="1863" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:12 %weights_4_addr = getelementptr i16 %weights_4, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_4_addr"/></StgValue>
</operation>

<operation id="1864" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="16" op_0_bw="7">
<![CDATA[
.split15:13 %weights_4_load = load i7 %weights_4_addr

]]></Node>
<StgValue><ssdm name="weights_4_load"/></StgValue>
</operation>

<operation id="1865" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:263 %add_ln1245 = add i24 %shl_ln, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="1866" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:265 %mul_ln1245_1 = mul i24 %sext_ln1245_1, i24 %sext_ln1245_129

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="1867" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:266 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1868" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:267 %shl_ln737_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_1"/></StgValue>
</operation>

<operation id="1869" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:268 %add_ln1245_1 = add i24 %shl_ln737_1, i24 %mul_ln1245_1

]]></Node>
<StgValue><ssdm name="add_ln1245_1"/></StgValue>
</operation>

<operation id="1870" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:270 %mul_ln1245_2 = mul i24 %sext_ln1245_2, i24 %sext_ln1245_130

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>

<operation id="1871" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="24" op_0_bw="16">
<![CDATA[
.split15:274 %sext_ln1245_131 = sext i16 %weights_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_131"/></StgValue>
</operation>

<operation id="1872" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:275 %mul_ln1245_3 = mul i24 %sext_ln1245_3, i24 %sext_ln1245_131

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1873" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="16" op_0_bw="7">
<![CDATA[
.split15:13 %weights_4_load = load i7 %weights_4_addr

]]></Node>
<StgValue><ssdm name="weights_4_load"/></StgValue>
</operation>

<operation id="1874" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:14 %weights_5_addr = getelementptr i16 %weights_5, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_5_addr"/></StgValue>
</operation>

<operation id="1875" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="7">
<![CDATA[
.split15:15 %weights_5_load = load i7 %weights_5_addr

]]></Node>
<StgValue><ssdm name="weights_5_load"/></StgValue>
</operation>

<operation id="1876" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:268 %add_ln1245_1 = add i24 %shl_ln737_1, i24 %mul_ln1245_1

]]></Node>
<StgValue><ssdm name="add_ln1245_1"/></StgValue>
</operation>

<operation id="1877" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:270 %mul_ln1245_2 = mul i24 %sext_ln1245_2, i24 %sext_ln1245_130

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>

<operation id="1878" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:271 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1879" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:272 %shl_ln737_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_2"/></StgValue>
</operation>

<operation id="1880" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:273 %add_ln1245_2 = add i24 %shl_ln737_2, i24 %mul_ln1245_2

]]></Node>
<StgValue><ssdm name="add_ln1245_2"/></StgValue>
</operation>

<operation id="1881" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:275 %mul_ln1245_3 = mul i24 %sext_ln1245_3, i24 %sext_ln1245_131

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>

<operation id="1882" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="24" op_0_bw="16">
<![CDATA[
.split15:279 %sext_ln1245_132 = sext i16 %weights_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_132"/></StgValue>
</operation>

<operation id="1883" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:280 %mul_ln1245_4 = mul i24 %sext_ln1245_4, i24 %sext_ln1245_132

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1884" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="7">
<![CDATA[
.split15:15 %weights_5_load = load i7 %weights_5_addr

]]></Node>
<StgValue><ssdm name="weights_5_load"/></StgValue>
</operation>

<operation id="1885" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:16 %weights_6_addr = getelementptr i16 %weights_6, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_6_addr"/></StgValue>
</operation>

<operation id="1886" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="7">
<![CDATA[
.split15:17 %weights_6_load = load i7 %weights_6_addr

]]></Node>
<StgValue><ssdm name="weights_6_load"/></StgValue>
</operation>

<operation id="1887" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:273 %add_ln1245_2 = add i24 %shl_ln737_2, i24 %mul_ln1245_2

]]></Node>
<StgValue><ssdm name="add_ln1245_2"/></StgValue>
</operation>

<operation id="1888" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:275 %mul_ln1245_3 = mul i24 %sext_ln1245_3, i24 %sext_ln1245_131

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>

<operation id="1889" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:276 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1890" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:277 %shl_ln737_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_3"/></StgValue>
</operation>

<operation id="1891" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:278 %add_ln1245_3 = add i24 %shl_ln737_3, i24 %mul_ln1245_3

]]></Node>
<StgValue><ssdm name="add_ln1245_3"/></StgValue>
</operation>

<operation id="1892" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:280 %mul_ln1245_4 = mul i24 %sext_ln1245_4, i24 %sext_ln1245_132

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>

<operation id="1893" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="24" op_0_bw="16">
<![CDATA[
.split15:284 %sext_ln1245_133 = sext i16 %weights_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_133"/></StgValue>
</operation>

<operation id="1894" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:285 %mul_ln1245_5 = mul i24 %sext_ln1245_5, i24 %sext_ln1245_133

]]></Node>
<StgValue><ssdm name="mul_ln1245_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1895" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="16" op_0_bw="7">
<![CDATA[
.split15:17 %weights_6_load = load i7 %weights_6_addr

]]></Node>
<StgValue><ssdm name="weights_6_load"/></StgValue>
</operation>

<operation id="1896" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:18 %weights_7_addr = getelementptr i16 %weights_7, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_7_addr"/></StgValue>
</operation>

<operation id="1897" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="7">
<![CDATA[
.split15:19 %weights_7_load = load i7 %weights_7_addr

]]></Node>
<StgValue><ssdm name="weights_7_load"/></StgValue>
</operation>

<operation id="1898" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:278 %add_ln1245_3 = add i24 %shl_ln737_3, i24 %mul_ln1245_3

]]></Node>
<StgValue><ssdm name="add_ln1245_3"/></StgValue>
</operation>

<operation id="1899" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:280 %mul_ln1245_4 = mul i24 %sext_ln1245_4, i24 %sext_ln1245_132

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>

<operation id="1900" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:281 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1901" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:282 %shl_ln737_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_4"/></StgValue>
</operation>

<operation id="1902" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:283 %add_ln1245_4 = add i24 %shl_ln737_4, i24 %mul_ln1245_4

]]></Node>
<StgValue><ssdm name="add_ln1245_4"/></StgValue>
</operation>

<operation id="1903" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:285 %mul_ln1245_5 = mul i24 %sext_ln1245_5, i24 %sext_ln1245_133

]]></Node>
<StgValue><ssdm name="mul_ln1245_5"/></StgValue>
</operation>

<operation id="1904" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="24" op_0_bw="16">
<![CDATA[
.split15:289 %sext_ln1245_134 = sext i16 %weights_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_134"/></StgValue>
</operation>

<operation id="1905" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:290 %mul_ln1245_6 = mul i24 %sext_ln1245_6, i24 %sext_ln1245_134

]]></Node>
<StgValue><ssdm name="mul_ln1245_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1906" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="16" op_0_bw="7">
<![CDATA[
.split15:19 %weights_7_load = load i7 %weights_7_addr

]]></Node>
<StgValue><ssdm name="weights_7_load"/></StgValue>
</operation>

<operation id="1907" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:20 %weights_8_addr = getelementptr i16 %weights_8, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_8_addr"/></StgValue>
</operation>

<operation id="1908" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="7">
<![CDATA[
.split15:21 %weights_8_load = load i7 %weights_8_addr

]]></Node>
<StgValue><ssdm name="weights_8_load"/></StgValue>
</operation>

<operation id="1909" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:283 %add_ln1245_4 = add i24 %shl_ln737_4, i24 %mul_ln1245_4

]]></Node>
<StgValue><ssdm name="add_ln1245_4"/></StgValue>
</operation>

<operation id="1910" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:285 %mul_ln1245_5 = mul i24 %sext_ln1245_5, i24 %sext_ln1245_133

]]></Node>
<StgValue><ssdm name="mul_ln1245_5"/></StgValue>
</operation>

<operation id="1911" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:286 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1912" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:287 %shl_ln737_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_5"/></StgValue>
</operation>

<operation id="1913" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:288 %add_ln1245_5 = add i24 %shl_ln737_5, i24 %mul_ln1245_5

]]></Node>
<StgValue><ssdm name="add_ln1245_5"/></StgValue>
</operation>

<operation id="1914" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:290 %mul_ln1245_6 = mul i24 %sext_ln1245_6, i24 %sext_ln1245_134

]]></Node>
<StgValue><ssdm name="mul_ln1245_6"/></StgValue>
</operation>

<operation id="1915" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="24" op_0_bw="16">
<![CDATA[
.split15:294 %sext_ln1245_135 = sext i16 %weights_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_135"/></StgValue>
</operation>

<operation id="1916" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:295 %mul_ln1245_7 = mul i24 %sext_ln1245_7, i24 %sext_ln1245_135

]]></Node>
<StgValue><ssdm name="mul_ln1245_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1917" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="7">
<![CDATA[
.split15:21 %weights_8_load = load i7 %weights_8_addr

]]></Node>
<StgValue><ssdm name="weights_8_load"/></StgValue>
</operation>

<operation id="1918" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:22 %weights_9_addr = getelementptr i16 %weights_9, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_9_addr"/></StgValue>
</operation>

<operation id="1919" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="7">
<![CDATA[
.split15:23 %weights_9_load = load i7 %weights_9_addr

]]></Node>
<StgValue><ssdm name="weights_9_load"/></StgValue>
</operation>

<operation id="1920" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:288 %add_ln1245_5 = add i24 %shl_ln737_5, i24 %mul_ln1245_5

]]></Node>
<StgValue><ssdm name="add_ln1245_5"/></StgValue>
</operation>

<operation id="1921" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:290 %mul_ln1245_6 = mul i24 %sext_ln1245_6, i24 %sext_ln1245_134

]]></Node>
<StgValue><ssdm name="mul_ln1245_6"/></StgValue>
</operation>

<operation id="1922" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:291 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1923" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:292 %shl_ln737_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_6"/></StgValue>
</operation>

<operation id="1924" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:293 %add_ln1245_6 = add i24 %shl_ln737_6, i24 %mul_ln1245_6

]]></Node>
<StgValue><ssdm name="add_ln1245_6"/></StgValue>
</operation>

<operation id="1925" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:295 %mul_ln1245_7 = mul i24 %sext_ln1245_7, i24 %sext_ln1245_135

]]></Node>
<StgValue><ssdm name="mul_ln1245_7"/></StgValue>
</operation>

<operation id="1926" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="24" op_0_bw="16">
<![CDATA[
.split15:299 %sext_ln1245_136 = sext i16 %weights_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_136"/></StgValue>
</operation>

<operation id="1927" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:300 %mul_ln1245_8 = mul i24 %sext_ln1245_8, i24 %sext_ln1245_136

]]></Node>
<StgValue><ssdm name="mul_ln1245_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1928" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="16" op_0_bw="7">
<![CDATA[
.split15:23 %weights_9_load = load i7 %weights_9_addr

]]></Node>
<StgValue><ssdm name="weights_9_load"/></StgValue>
</operation>

<operation id="1929" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:24 %weights_10_addr = getelementptr i16 %weights_10, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_10_addr"/></StgValue>
</operation>

<operation id="1930" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="7">
<![CDATA[
.split15:25 %weights_10_load = load i7 %weights_10_addr

]]></Node>
<StgValue><ssdm name="weights_10_load"/></StgValue>
</operation>

<operation id="1931" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:293 %add_ln1245_6 = add i24 %shl_ln737_6, i24 %mul_ln1245_6

]]></Node>
<StgValue><ssdm name="add_ln1245_6"/></StgValue>
</operation>

<operation id="1932" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:295 %mul_ln1245_7 = mul i24 %sext_ln1245_7, i24 %sext_ln1245_135

]]></Node>
<StgValue><ssdm name="mul_ln1245_7"/></StgValue>
</operation>

<operation id="1933" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:296 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1934" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:297 %shl_ln737_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_7"/></StgValue>
</operation>

<operation id="1935" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:298 %add_ln1245_7 = add i24 %shl_ln737_7, i24 %mul_ln1245_7

]]></Node>
<StgValue><ssdm name="add_ln1245_7"/></StgValue>
</operation>

<operation id="1936" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:300 %mul_ln1245_8 = mul i24 %sext_ln1245_8, i24 %sext_ln1245_136

]]></Node>
<StgValue><ssdm name="mul_ln1245_8"/></StgValue>
</operation>

<operation id="1937" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="24" op_0_bw="16">
<![CDATA[
.split15:304 %sext_ln1245_137 = sext i16 %weights_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_137"/></StgValue>
</operation>

<operation id="1938" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:305 %mul_ln1245_9 = mul i24 %sext_ln1245_9, i24 %sext_ln1245_137

]]></Node>
<StgValue><ssdm name="mul_ln1245_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1939" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="7">
<![CDATA[
.split15:25 %weights_10_load = load i7 %weights_10_addr

]]></Node>
<StgValue><ssdm name="weights_10_load"/></StgValue>
</operation>

<operation id="1940" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:26 %weights_11_addr = getelementptr i16 %weights_11, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_11_addr"/></StgValue>
</operation>

<operation id="1941" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="7">
<![CDATA[
.split15:27 %weights_11_load = load i7 %weights_11_addr

]]></Node>
<StgValue><ssdm name="weights_11_load"/></StgValue>
</operation>

<operation id="1942" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:298 %add_ln1245_7 = add i24 %shl_ln737_7, i24 %mul_ln1245_7

]]></Node>
<StgValue><ssdm name="add_ln1245_7"/></StgValue>
</operation>

<operation id="1943" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:300 %mul_ln1245_8 = mul i24 %sext_ln1245_8, i24 %sext_ln1245_136

]]></Node>
<StgValue><ssdm name="mul_ln1245_8"/></StgValue>
</operation>

<operation id="1944" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:301 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1945" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:302 %shl_ln737_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_8"/></StgValue>
</operation>

<operation id="1946" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:303 %add_ln1245_8 = add i24 %shl_ln737_8, i24 %mul_ln1245_8

]]></Node>
<StgValue><ssdm name="add_ln1245_8"/></StgValue>
</operation>

<operation id="1947" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:305 %mul_ln1245_9 = mul i24 %sext_ln1245_9, i24 %sext_ln1245_137

]]></Node>
<StgValue><ssdm name="mul_ln1245_9"/></StgValue>
</operation>

<operation id="1948" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="24" op_0_bw="16">
<![CDATA[
.split15:309 %sext_ln1245_138 = sext i16 %weights_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_138"/></StgValue>
</operation>

<operation id="1949" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:310 %mul_ln1245_10 = mul i24 %sext_ln1245_10, i24 %sext_ln1245_138

]]></Node>
<StgValue><ssdm name="mul_ln1245_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1950" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="7">
<![CDATA[
.split15:27 %weights_11_load = load i7 %weights_11_addr

]]></Node>
<StgValue><ssdm name="weights_11_load"/></StgValue>
</operation>

<operation id="1951" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:28 %weights_12_addr = getelementptr i16 %weights_12, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_12_addr"/></StgValue>
</operation>

<operation id="1952" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="7">
<![CDATA[
.split15:29 %weights_12_load = load i7 %weights_12_addr

]]></Node>
<StgValue><ssdm name="weights_12_load"/></StgValue>
</operation>

<operation id="1953" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:303 %add_ln1245_8 = add i24 %shl_ln737_8, i24 %mul_ln1245_8

]]></Node>
<StgValue><ssdm name="add_ln1245_8"/></StgValue>
</operation>

<operation id="1954" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:305 %mul_ln1245_9 = mul i24 %sext_ln1245_9, i24 %sext_ln1245_137

]]></Node>
<StgValue><ssdm name="mul_ln1245_9"/></StgValue>
</operation>

<operation id="1955" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:306 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1956" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:307 %shl_ln737_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_9"/></StgValue>
</operation>

<operation id="1957" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:308 %add_ln1245_9 = add i24 %shl_ln737_9, i24 %mul_ln1245_9

]]></Node>
<StgValue><ssdm name="add_ln1245_9"/></StgValue>
</operation>

<operation id="1958" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:310 %mul_ln1245_10 = mul i24 %sext_ln1245_10, i24 %sext_ln1245_138

]]></Node>
<StgValue><ssdm name="mul_ln1245_10"/></StgValue>
</operation>

<operation id="1959" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="24" op_0_bw="16">
<![CDATA[
.split15:314 %sext_ln1245_139 = sext i16 %weights_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_139"/></StgValue>
</operation>

<operation id="1960" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:315 %mul_ln1245_11 = mul i24 %sext_ln1245_11, i24 %sext_ln1245_139

]]></Node>
<StgValue><ssdm name="mul_ln1245_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1961" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="7">
<![CDATA[
.split15:29 %weights_12_load = load i7 %weights_12_addr

]]></Node>
<StgValue><ssdm name="weights_12_load"/></StgValue>
</operation>

<operation id="1962" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:30 %weights_13_addr = getelementptr i16 %weights_13, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_13_addr"/></StgValue>
</operation>

<operation id="1963" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="16" op_0_bw="7">
<![CDATA[
.split15:31 %weights_13_load = load i7 %weights_13_addr

]]></Node>
<StgValue><ssdm name="weights_13_load"/></StgValue>
</operation>

<operation id="1964" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:308 %add_ln1245_9 = add i24 %shl_ln737_9, i24 %mul_ln1245_9

]]></Node>
<StgValue><ssdm name="add_ln1245_9"/></StgValue>
</operation>

<operation id="1965" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:310 %mul_ln1245_10 = mul i24 %sext_ln1245_10, i24 %sext_ln1245_138

]]></Node>
<StgValue><ssdm name="mul_ln1245_10"/></StgValue>
</operation>

<operation id="1966" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:311 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1967" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:312 %shl_ln737_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_s"/></StgValue>
</operation>

<operation id="1968" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:313 %add_ln1245_10 = add i24 %shl_ln737_s, i24 %mul_ln1245_10

]]></Node>
<StgValue><ssdm name="add_ln1245_10"/></StgValue>
</operation>

<operation id="1969" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:315 %mul_ln1245_11 = mul i24 %sext_ln1245_11, i24 %sext_ln1245_139

]]></Node>
<StgValue><ssdm name="mul_ln1245_11"/></StgValue>
</operation>

<operation id="1970" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="24" op_0_bw="16">
<![CDATA[
.split15:319 %sext_ln1245_140 = sext i16 %weights_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_140"/></StgValue>
</operation>

<operation id="1971" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:320 %mul_ln1245_12 = mul i24 %sext_ln1245_12, i24 %sext_ln1245_140

]]></Node>
<StgValue><ssdm name="mul_ln1245_12"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1972" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="16" op_0_bw="7">
<![CDATA[
.split15:31 %weights_13_load = load i7 %weights_13_addr

]]></Node>
<StgValue><ssdm name="weights_13_load"/></StgValue>
</operation>

<operation id="1973" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:32 %weights_14_addr = getelementptr i16 %weights_14, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_14_addr"/></StgValue>
</operation>

<operation id="1974" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="16" op_0_bw="7">
<![CDATA[
.split15:33 %weights_14_load = load i7 %weights_14_addr

]]></Node>
<StgValue><ssdm name="weights_14_load"/></StgValue>
</operation>

<operation id="1975" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:313 %add_ln1245_10 = add i24 %shl_ln737_s, i24 %mul_ln1245_10

]]></Node>
<StgValue><ssdm name="add_ln1245_10"/></StgValue>
</operation>

<operation id="1976" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:315 %mul_ln1245_11 = mul i24 %sext_ln1245_11, i24 %sext_ln1245_139

]]></Node>
<StgValue><ssdm name="mul_ln1245_11"/></StgValue>
</operation>

<operation id="1977" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:316 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1978" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:317 %shl_ln737_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_10"/></StgValue>
</operation>

<operation id="1979" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:318 %add_ln1245_11 = add i24 %shl_ln737_10, i24 %mul_ln1245_11

]]></Node>
<StgValue><ssdm name="add_ln1245_11"/></StgValue>
</operation>

<operation id="1980" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:320 %mul_ln1245_12 = mul i24 %sext_ln1245_12, i24 %sext_ln1245_140

]]></Node>
<StgValue><ssdm name="mul_ln1245_12"/></StgValue>
</operation>

<operation id="1981" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="24" op_0_bw="16">
<![CDATA[
.split15:324 %sext_ln1245_141 = sext i16 %weights_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_141"/></StgValue>
</operation>

<operation id="1982" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:325 %mul_ln1245_13 = mul i24 %sext_ln1245_13, i24 %sext_ln1245_141

]]></Node>
<StgValue><ssdm name="mul_ln1245_13"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1983" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="16" op_0_bw="7">
<![CDATA[
.split15:33 %weights_14_load = load i7 %weights_14_addr

]]></Node>
<StgValue><ssdm name="weights_14_load"/></StgValue>
</operation>

<operation id="1984" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:34 %weights_15_addr = getelementptr i16 %weights_15, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_15_addr"/></StgValue>
</operation>

<operation id="1985" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="7">
<![CDATA[
.split15:35 %weights_15_load = load i7 %weights_15_addr

]]></Node>
<StgValue><ssdm name="weights_15_load"/></StgValue>
</operation>

<operation id="1986" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:318 %add_ln1245_11 = add i24 %shl_ln737_10, i24 %mul_ln1245_11

]]></Node>
<StgValue><ssdm name="add_ln1245_11"/></StgValue>
</operation>

<operation id="1987" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:320 %mul_ln1245_12 = mul i24 %sext_ln1245_12, i24 %sext_ln1245_140

]]></Node>
<StgValue><ssdm name="mul_ln1245_12"/></StgValue>
</operation>

<operation id="1988" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:321 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1989" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:322 %shl_ln737_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_11"/></StgValue>
</operation>

<operation id="1990" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:323 %add_ln1245_12 = add i24 %shl_ln737_11, i24 %mul_ln1245_12

]]></Node>
<StgValue><ssdm name="add_ln1245_12"/></StgValue>
</operation>

<operation id="1991" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:325 %mul_ln1245_13 = mul i24 %sext_ln1245_13, i24 %sext_ln1245_141

]]></Node>
<StgValue><ssdm name="mul_ln1245_13"/></StgValue>
</operation>

<operation id="1992" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="24" op_0_bw="16">
<![CDATA[
.split15:329 %sext_ln1245_142 = sext i16 %weights_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_142"/></StgValue>
</operation>

<operation id="1993" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:330 %mul_ln1245_14 = mul i24 %sext_ln1245_14, i24 %sext_ln1245_142

]]></Node>
<StgValue><ssdm name="mul_ln1245_14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1994" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="7">
<![CDATA[
.split15:35 %weights_15_load = load i7 %weights_15_addr

]]></Node>
<StgValue><ssdm name="weights_15_load"/></StgValue>
</operation>

<operation id="1995" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:36 %weights_16_addr = getelementptr i16 %weights_16, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_16_addr"/></StgValue>
</operation>

<operation id="1996" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="16" op_0_bw="7">
<![CDATA[
.split15:37 %weights_16_load = load i7 %weights_16_addr

]]></Node>
<StgValue><ssdm name="weights_16_load"/></StgValue>
</operation>

<operation id="1997" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:323 %add_ln1245_12 = add i24 %shl_ln737_11, i24 %mul_ln1245_12

]]></Node>
<StgValue><ssdm name="add_ln1245_12"/></StgValue>
</operation>

<operation id="1998" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:325 %mul_ln1245_13 = mul i24 %sext_ln1245_13, i24 %sext_ln1245_141

]]></Node>
<StgValue><ssdm name="mul_ln1245_13"/></StgValue>
</operation>

<operation id="1999" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:326 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2000" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:327 %shl_ln737_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_12"/></StgValue>
</operation>

<operation id="2001" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:328 %add_ln1245_13 = add i24 %shl_ln737_12, i24 %mul_ln1245_13

]]></Node>
<StgValue><ssdm name="add_ln1245_13"/></StgValue>
</operation>

<operation id="2002" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:330 %mul_ln1245_14 = mul i24 %sext_ln1245_14, i24 %sext_ln1245_142

]]></Node>
<StgValue><ssdm name="mul_ln1245_14"/></StgValue>
</operation>

<operation id="2003" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="24" op_0_bw="16">
<![CDATA[
.split15:334 %sext_ln1245_143 = sext i16 %weights_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_143"/></StgValue>
</operation>

<operation id="2004" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:335 %mul_ln1245_15 = mul i24 %sext_ln1245_15, i24 %sext_ln1245_143

]]></Node>
<StgValue><ssdm name="mul_ln1245_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2005" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="16" op_0_bw="7">
<![CDATA[
.split15:37 %weights_16_load = load i7 %weights_16_addr

]]></Node>
<StgValue><ssdm name="weights_16_load"/></StgValue>
</operation>

<operation id="2006" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:38 %weights_17_addr = getelementptr i16 %weights_17, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_17_addr"/></StgValue>
</operation>

<operation id="2007" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="7">
<![CDATA[
.split15:39 %weights_17_load = load i7 %weights_17_addr

]]></Node>
<StgValue><ssdm name="weights_17_load"/></StgValue>
</operation>

<operation id="2008" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:328 %add_ln1245_13 = add i24 %shl_ln737_12, i24 %mul_ln1245_13

]]></Node>
<StgValue><ssdm name="add_ln1245_13"/></StgValue>
</operation>

<operation id="2009" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:330 %mul_ln1245_14 = mul i24 %sext_ln1245_14, i24 %sext_ln1245_142

]]></Node>
<StgValue><ssdm name="mul_ln1245_14"/></StgValue>
</operation>

<operation id="2010" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:331 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2011" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:332 %shl_ln737_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_13"/></StgValue>
</operation>

<operation id="2012" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:333 %add_ln1245_14 = add i24 %shl_ln737_13, i24 %mul_ln1245_14

]]></Node>
<StgValue><ssdm name="add_ln1245_14"/></StgValue>
</operation>

<operation id="2013" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:335 %mul_ln1245_15 = mul i24 %sext_ln1245_15, i24 %sext_ln1245_143

]]></Node>
<StgValue><ssdm name="mul_ln1245_15"/></StgValue>
</operation>

<operation id="2014" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="24" op_0_bw="16">
<![CDATA[
.split15:339 %sext_ln1245_144 = sext i16 %weights_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_144"/></StgValue>
</operation>

<operation id="2015" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:340 %mul_ln1245_16 = mul i24 %sext_ln1245_16, i24 %sext_ln1245_144

]]></Node>
<StgValue><ssdm name="mul_ln1245_16"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2016" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="16" op_0_bw="7">
<![CDATA[
.split15:39 %weights_17_load = load i7 %weights_17_addr

]]></Node>
<StgValue><ssdm name="weights_17_load"/></StgValue>
</operation>

<operation id="2017" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:40 %weights_18_addr = getelementptr i16 %weights_18, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_18_addr"/></StgValue>
</operation>

<operation id="2018" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="16" op_0_bw="7">
<![CDATA[
.split15:41 %weights_18_load = load i7 %weights_18_addr

]]></Node>
<StgValue><ssdm name="weights_18_load"/></StgValue>
</operation>

<operation id="2019" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:333 %add_ln1245_14 = add i24 %shl_ln737_13, i24 %mul_ln1245_14

]]></Node>
<StgValue><ssdm name="add_ln1245_14"/></StgValue>
</operation>

<operation id="2020" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:335 %mul_ln1245_15 = mul i24 %sext_ln1245_15, i24 %sext_ln1245_143

]]></Node>
<StgValue><ssdm name="mul_ln1245_15"/></StgValue>
</operation>

<operation id="2021" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:336 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="2022" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:337 %shl_ln737_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_14"/></StgValue>
</operation>

<operation id="2023" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:338 %add_ln1245_15 = add i24 %shl_ln737_14, i24 %mul_ln1245_15

]]></Node>
<StgValue><ssdm name="add_ln1245_15"/></StgValue>
</operation>

<operation id="2024" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:340 %mul_ln1245_16 = mul i24 %sext_ln1245_16, i24 %sext_ln1245_144

]]></Node>
<StgValue><ssdm name="mul_ln1245_16"/></StgValue>
</operation>

<operation id="2025" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="24" op_0_bw="16">
<![CDATA[
.split15:344 %sext_ln1245_145 = sext i16 %weights_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_145"/></StgValue>
</operation>

<operation id="2026" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:345 %mul_ln1245_17 = mul i24 %sext_ln1245_17, i24 %sext_ln1245_145

]]></Node>
<StgValue><ssdm name="mul_ln1245_17"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2027" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="16" op_0_bw="7">
<![CDATA[
.split15:41 %weights_18_load = load i7 %weights_18_addr

]]></Node>
<StgValue><ssdm name="weights_18_load"/></StgValue>
</operation>

<operation id="2028" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:42 %weights_19_addr = getelementptr i16 %weights_19, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_19_addr"/></StgValue>
</operation>

<operation id="2029" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="16" op_0_bw="7">
<![CDATA[
.split15:43 %weights_19_load = load i7 %weights_19_addr

]]></Node>
<StgValue><ssdm name="weights_19_load"/></StgValue>
</operation>

<operation id="2030" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:338 %add_ln1245_15 = add i24 %shl_ln737_14, i24 %mul_ln1245_15

]]></Node>
<StgValue><ssdm name="add_ln1245_15"/></StgValue>
</operation>

<operation id="2031" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:340 %mul_ln1245_16 = mul i24 %sext_ln1245_16, i24 %sext_ln1245_144

]]></Node>
<StgValue><ssdm name="mul_ln1245_16"/></StgValue>
</operation>

<operation id="2032" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:341 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="2033" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:342 %shl_ln737_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_15"/></StgValue>
</operation>

<operation id="2034" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:343 %add_ln1245_16 = add i24 %shl_ln737_15, i24 %mul_ln1245_16

]]></Node>
<StgValue><ssdm name="add_ln1245_16"/></StgValue>
</operation>

<operation id="2035" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:345 %mul_ln1245_17 = mul i24 %sext_ln1245_17, i24 %sext_ln1245_145

]]></Node>
<StgValue><ssdm name="mul_ln1245_17"/></StgValue>
</operation>

<operation id="2036" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="24" op_0_bw="16">
<![CDATA[
.split15:349 %sext_ln1245_146 = sext i16 %weights_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_146"/></StgValue>
</operation>

<operation id="2037" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:350 %mul_ln1245_18 = mul i24 %sext_ln1245_18, i24 %sext_ln1245_146

]]></Node>
<StgValue><ssdm name="mul_ln1245_18"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2038" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="16" op_0_bw="7">
<![CDATA[
.split15:43 %weights_19_load = load i7 %weights_19_addr

]]></Node>
<StgValue><ssdm name="weights_19_load"/></StgValue>
</operation>

<operation id="2039" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:44 %weights_20_addr = getelementptr i16 %weights_20, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_20_addr"/></StgValue>
</operation>

<operation id="2040" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="7">
<![CDATA[
.split15:45 %weights_20_load = load i7 %weights_20_addr

]]></Node>
<StgValue><ssdm name="weights_20_load"/></StgValue>
</operation>

<operation id="2041" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:343 %add_ln1245_16 = add i24 %shl_ln737_15, i24 %mul_ln1245_16

]]></Node>
<StgValue><ssdm name="add_ln1245_16"/></StgValue>
</operation>

<operation id="2042" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:345 %mul_ln1245_17 = mul i24 %sext_ln1245_17, i24 %sext_ln1245_145

]]></Node>
<StgValue><ssdm name="mul_ln1245_17"/></StgValue>
</operation>

<operation id="2043" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:346 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="2044" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:347 %shl_ln737_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_16"/></StgValue>
</operation>

<operation id="2045" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:348 %add_ln1245_17 = add i24 %shl_ln737_16, i24 %mul_ln1245_17

]]></Node>
<StgValue><ssdm name="add_ln1245_17"/></StgValue>
</operation>

<operation id="2046" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:350 %mul_ln1245_18 = mul i24 %sext_ln1245_18, i24 %sext_ln1245_146

]]></Node>
<StgValue><ssdm name="mul_ln1245_18"/></StgValue>
</operation>

<operation id="2047" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="24" op_0_bw="16">
<![CDATA[
.split15:354 %sext_ln1245_147 = sext i16 %weights_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_147"/></StgValue>
</operation>

<operation id="2048" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:355 %mul_ln1245_19 = mul i24 %sext_ln1245_19, i24 %sext_ln1245_147

]]></Node>
<StgValue><ssdm name="mul_ln1245_19"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2049" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="7">
<![CDATA[
.split15:45 %weights_20_load = load i7 %weights_20_addr

]]></Node>
<StgValue><ssdm name="weights_20_load"/></StgValue>
</operation>

<operation id="2050" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:46 %weights_21_addr = getelementptr i16 %weights_21, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_21_addr"/></StgValue>
</operation>

<operation id="2051" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="7">
<![CDATA[
.split15:47 %weights_21_load = load i7 %weights_21_addr

]]></Node>
<StgValue><ssdm name="weights_21_load"/></StgValue>
</operation>

<operation id="2052" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:348 %add_ln1245_17 = add i24 %shl_ln737_16, i24 %mul_ln1245_17

]]></Node>
<StgValue><ssdm name="add_ln1245_17"/></StgValue>
</operation>

<operation id="2053" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:350 %mul_ln1245_18 = mul i24 %sext_ln1245_18, i24 %sext_ln1245_146

]]></Node>
<StgValue><ssdm name="mul_ln1245_18"/></StgValue>
</operation>

<operation id="2054" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:351 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="2055" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:352 %shl_ln737_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_17"/></StgValue>
</operation>

<operation id="2056" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:353 %add_ln1245_18 = add i24 %shl_ln737_17, i24 %mul_ln1245_18

]]></Node>
<StgValue><ssdm name="add_ln1245_18"/></StgValue>
</operation>

<operation id="2057" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:355 %mul_ln1245_19 = mul i24 %sext_ln1245_19, i24 %sext_ln1245_147

]]></Node>
<StgValue><ssdm name="mul_ln1245_19"/></StgValue>
</operation>

<operation id="2058" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="24" op_0_bw="16">
<![CDATA[
.split15:359 %sext_ln1245_148 = sext i16 %weights_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_148"/></StgValue>
</operation>

<operation id="2059" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:360 %mul_ln1245_20 = mul i24 %sext_ln1245_20, i24 %sext_ln1245_148

]]></Node>
<StgValue><ssdm name="mul_ln1245_20"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2060" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="7">
<![CDATA[
.split15:47 %weights_21_load = load i7 %weights_21_addr

]]></Node>
<StgValue><ssdm name="weights_21_load"/></StgValue>
</operation>

<operation id="2061" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:48 %weights_22_addr = getelementptr i16 %weights_22, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_22_addr"/></StgValue>
</operation>

<operation id="2062" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="7">
<![CDATA[
.split15:49 %weights_22_load = load i7 %weights_22_addr

]]></Node>
<StgValue><ssdm name="weights_22_load"/></StgValue>
</operation>

<operation id="2063" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:353 %add_ln1245_18 = add i24 %shl_ln737_17, i24 %mul_ln1245_18

]]></Node>
<StgValue><ssdm name="add_ln1245_18"/></StgValue>
</operation>

<operation id="2064" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:355 %mul_ln1245_19 = mul i24 %sext_ln1245_19, i24 %sext_ln1245_147

]]></Node>
<StgValue><ssdm name="mul_ln1245_19"/></StgValue>
</operation>

<operation id="2065" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:356 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="2066" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:357 %shl_ln737_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_18"/></StgValue>
</operation>

<operation id="2067" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:358 %add_ln1245_19 = add i24 %shl_ln737_18, i24 %mul_ln1245_19

]]></Node>
<StgValue><ssdm name="add_ln1245_19"/></StgValue>
</operation>

<operation id="2068" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:360 %mul_ln1245_20 = mul i24 %sext_ln1245_20, i24 %sext_ln1245_148

]]></Node>
<StgValue><ssdm name="mul_ln1245_20"/></StgValue>
</operation>

<operation id="2069" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="24" op_0_bw="16">
<![CDATA[
.split15:364 %sext_ln1245_149 = sext i16 %weights_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_149"/></StgValue>
</operation>

<operation id="2070" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:365 %mul_ln1245_21 = mul i24 %sext_ln1245_21, i24 %sext_ln1245_149

]]></Node>
<StgValue><ssdm name="mul_ln1245_21"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2071" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="7">
<![CDATA[
.split15:49 %weights_22_load = load i7 %weights_22_addr

]]></Node>
<StgValue><ssdm name="weights_22_load"/></StgValue>
</operation>

<operation id="2072" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:50 %weights_23_addr = getelementptr i16 %weights_23, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_23_addr"/></StgValue>
</operation>

<operation id="2073" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="16" op_0_bw="7">
<![CDATA[
.split15:51 %weights_23_load = load i7 %weights_23_addr

]]></Node>
<StgValue><ssdm name="weights_23_load"/></StgValue>
</operation>

<operation id="2074" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:358 %add_ln1245_19 = add i24 %shl_ln737_18, i24 %mul_ln1245_19

]]></Node>
<StgValue><ssdm name="add_ln1245_19"/></StgValue>
</operation>

<operation id="2075" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:360 %mul_ln1245_20 = mul i24 %sext_ln1245_20, i24 %sext_ln1245_148

]]></Node>
<StgValue><ssdm name="mul_ln1245_20"/></StgValue>
</operation>

<operation id="2076" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:361 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="2077" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:362 %shl_ln737_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_19"/></StgValue>
</operation>

<operation id="2078" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:363 %add_ln1245_20 = add i24 %shl_ln737_19, i24 %mul_ln1245_20

]]></Node>
<StgValue><ssdm name="add_ln1245_20"/></StgValue>
</operation>

<operation id="2079" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:365 %mul_ln1245_21 = mul i24 %sext_ln1245_21, i24 %sext_ln1245_149

]]></Node>
<StgValue><ssdm name="mul_ln1245_21"/></StgValue>
</operation>

<operation id="2080" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="24" op_0_bw="16">
<![CDATA[
.split15:369 %sext_ln1245_150 = sext i16 %weights_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_150"/></StgValue>
</operation>

<operation id="2081" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:370 %mul_ln1245_22 = mul i24 %sext_ln1245_22, i24 %sext_ln1245_150

]]></Node>
<StgValue><ssdm name="mul_ln1245_22"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2082" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="16" op_0_bw="7">
<![CDATA[
.split15:51 %weights_23_load = load i7 %weights_23_addr

]]></Node>
<StgValue><ssdm name="weights_23_load"/></StgValue>
</operation>

<operation id="2083" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:52 %weights_24_addr = getelementptr i16 %weights_24, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_24_addr"/></StgValue>
</operation>

<operation id="2084" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="16" op_0_bw="7">
<![CDATA[
.split15:53 %weights_24_load = load i7 %weights_24_addr

]]></Node>
<StgValue><ssdm name="weights_24_load"/></StgValue>
</operation>

<operation id="2085" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:363 %add_ln1245_20 = add i24 %shl_ln737_19, i24 %mul_ln1245_20

]]></Node>
<StgValue><ssdm name="add_ln1245_20"/></StgValue>
</operation>

<operation id="2086" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:365 %mul_ln1245_21 = mul i24 %sext_ln1245_21, i24 %sext_ln1245_149

]]></Node>
<StgValue><ssdm name="mul_ln1245_21"/></StgValue>
</operation>

<operation id="2087" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:366 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_20, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="2088" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:367 %shl_ln737_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_20"/></StgValue>
</operation>

<operation id="2089" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:368 %add_ln1245_21 = add i24 %shl_ln737_20, i24 %mul_ln1245_21

]]></Node>
<StgValue><ssdm name="add_ln1245_21"/></StgValue>
</operation>

<operation id="2090" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:370 %mul_ln1245_22 = mul i24 %sext_ln1245_22, i24 %sext_ln1245_150

]]></Node>
<StgValue><ssdm name="mul_ln1245_22"/></StgValue>
</operation>

<operation id="2091" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="24" op_0_bw="16">
<![CDATA[
.split15:374 %sext_ln1245_151 = sext i16 %weights_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_151"/></StgValue>
</operation>

<operation id="2092" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:375 %mul_ln1245_23 = mul i24 %sext_ln1245_23, i24 %sext_ln1245_151

]]></Node>
<StgValue><ssdm name="mul_ln1245_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2093" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="16" op_0_bw="7">
<![CDATA[
.split15:53 %weights_24_load = load i7 %weights_24_addr

]]></Node>
<StgValue><ssdm name="weights_24_load"/></StgValue>
</operation>

<operation id="2094" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:54 %weights_25_addr = getelementptr i16 %weights_25, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_25_addr"/></StgValue>
</operation>

<operation id="2095" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="16" op_0_bw="7">
<![CDATA[
.split15:55 %weights_25_load = load i7 %weights_25_addr

]]></Node>
<StgValue><ssdm name="weights_25_load"/></StgValue>
</operation>

<operation id="2096" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:368 %add_ln1245_21 = add i24 %shl_ln737_20, i24 %mul_ln1245_21

]]></Node>
<StgValue><ssdm name="add_ln1245_21"/></StgValue>
</operation>

<operation id="2097" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:370 %mul_ln1245_22 = mul i24 %sext_ln1245_22, i24 %sext_ln1245_150

]]></Node>
<StgValue><ssdm name="mul_ln1245_22"/></StgValue>
</operation>

<operation id="2098" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:371 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="2099" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:372 %shl_ln737_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_21"/></StgValue>
</operation>

<operation id="2100" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:373 %add_ln1245_22 = add i24 %shl_ln737_21, i24 %mul_ln1245_22

]]></Node>
<StgValue><ssdm name="add_ln1245_22"/></StgValue>
</operation>

<operation id="2101" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:375 %mul_ln1245_23 = mul i24 %sext_ln1245_23, i24 %sext_ln1245_151

]]></Node>
<StgValue><ssdm name="mul_ln1245_23"/></StgValue>
</operation>

<operation id="2102" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="24" op_0_bw="16">
<![CDATA[
.split15:379 %sext_ln1245_152 = sext i16 %weights_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_152"/></StgValue>
</operation>

<operation id="2103" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:380 %mul_ln1245_24 = mul i24 %sext_ln1245_24, i24 %sext_ln1245_152

]]></Node>
<StgValue><ssdm name="mul_ln1245_24"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2104" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="16" op_0_bw="7">
<![CDATA[
.split15:55 %weights_25_load = load i7 %weights_25_addr

]]></Node>
<StgValue><ssdm name="weights_25_load"/></StgValue>
</operation>

<operation id="2105" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:56 %weights_26_addr = getelementptr i16 %weights_26, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_26_addr"/></StgValue>
</operation>

<operation id="2106" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="7">
<![CDATA[
.split15:57 %weights_26_load = load i7 %weights_26_addr

]]></Node>
<StgValue><ssdm name="weights_26_load"/></StgValue>
</operation>

<operation id="2107" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:373 %add_ln1245_22 = add i24 %shl_ln737_21, i24 %mul_ln1245_22

]]></Node>
<StgValue><ssdm name="add_ln1245_22"/></StgValue>
</operation>

<operation id="2108" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:375 %mul_ln1245_23 = mul i24 %sext_ln1245_23, i24 %sext_ln1245_151

]]></Node>
<StgValue><ssdm name="mul_ln1245_23"/></StgValue>
</operation>

<operation id="2109" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:376 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_22, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="2110" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:377 %shl_ln737_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_22"/></StgValue>
</operation>

<operation id="2111" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:378 %add_ln1245_23 = add i24 %shl_ln737_22, i24 %mul_ln1245_23

]]></Node>
<StgValue><ssdm name="add_ln1245_23"/></StgValue>
</operation>

<operation id="2112" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:380 %mul_ln1245_24 = mul i24 %sext_ln1245_24, i24 %sext_ln1245_152

]]></Node>
<StgValue><ssdm name="mul_ln1245_24"/></StgValue>
</operation>

<operation id="2113" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="24" op_0_bw="16">
<![CDATA[
.split15:384 %sext_ln1245_153 = sext i16 %weights_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_153"/></StgValue>
</operation>

<operation id="2114" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:385 %mul_ln1245_25 = mul i24 %sext_ln1245_25, i24 %sext_ln1245_153

]]></Node>
<StgValue><ssdm name="mul_ln1245_25"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2115" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="7">
<![CDATA[
.split15:57 %weights_26_load = load i7 %weights_26_addr

]]></Node>
<StgValue><ssdm name="weights_26_load"/></StgValue>
</operation>

<operation id="2116" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:58 %weights_27_addr = getelementptr i16 %weights_27, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_27_addr"/></StgValue>
</operation>

<operation id="2117" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="16" op_0_bw="7">
<![CDATA[
.split15:59 %weights_27_load = load i7 %weights_27_addr

]]></Node>
<StgValue><ssdm name="weights_27_load"/></StgValue>
</operation>

<operation id="2118" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:378 %add_ln1245_23 = add i24 %shl_ln737_22, i24 %mul_ln1245_23

]]></Node>
<StgValue><ssdm name="add_ln1245_23"/></StgValue>
</operation>

<operation id="2119" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:380 %mul_ln1245_24 = mul i24 %sext_ln1245_24, i24 %sext_ln1245_152

]]></Node>
<StgValue><ssdm name="mul_ln1245_24"/></StgValue>
</operation>

<operation id="2120" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:381 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="2121" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:382 %shl_ln737_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_23"/></StgValue>
</operation>

<operation id="2122" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:383 %add_ln1245_24 = add i24 %shl_ln737_23, i24 %mul_ln1245_24

]]></Node>
<StgValue><ssdm name="add_ln1245_24"/></StgValue>
</operation>

<operation id="2123" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:385 %mul_ln1245_25 = mul i24 %sext_ln1245_25, i24 %sext_ln1245_153

]]></Node>
<StgValue><ssdm name="mul_ln1245_25"/></StgValue>
</operation>

<operation id="2124" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="24" op_0_bw="16">
<![CDATA[
.split15:389 %sext_ln1245_154 = sext i16 %weights_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_154"/></StgValue>
</operation>

<operation id="2125" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:390 %mul_ln1245_26 = mul i24 %sext_ln1245_26, i24 %sext_ln1245_154

]]></Node>
<StgValue><ssdm name="mul_ln1245_26"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2126" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="16" op_0_bw="7">
<![CDATA[
.split15:59 %weights_27_load = load i7 %weights_27_addr

]]></Node>
<StgValue><ssdm name="weights_27_load"/></StgValue>
</operation>

<operation id="2127" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:60 %weights_28_addr = getelementptr i16 %weights_28, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_28_addr"/></StgValue>
</operation>

<operation id="2128" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="7">
<![CDATA[
.split15:61 %weights_28_load = load i7 %weights_28_addr

]]></Node>
<StgValue><ssdm name="weights_28_load"/></StgValue>
</operation>

<operation id="2129" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:383 %add_ln1245_24 = add i24 %shl_ln737_23, i24 %mul_ln1245_24

]]></Node>
<StgValue><ssdm name="add_ln1245_24"/></StgValue>
</operation>

<operation id="2130" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:385 %mul_ln1245_25 = mul i24 %sext_ln1245_25, i24 %sext_ln1245_153

]]></Node>
<StgValue><ssdm name="mul_ln1245_25"/></StgValue>
</operation>

<operation id="2131" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:386 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="2132" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:387 %shl_ln737_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_24"/></StgValue>
</operation>

<operation id="2133" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:388 %add_ln1245_25 = add i24 %shl_ln737_24, i24 %mul_ln1245_25

]]></Node>
<StgValue><ssdm name="add_ln1245_25"/></StgValue>
</operation>

<operation id="2134" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:390 %mul_ln1245_26 = mul i24 %sext_ln1245_26, i24 %sext_ln1245_154

]]></Node>
<StgValue><ssdm name="mul_ln1245_26"/></StgValue>
</operation>

<operation id="2135" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="24" op_0_bw="16">
<![CDATA[
.split15:394 %sext_ln1245_155 = sext i16 %weights_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_155"/></StgValue>
</operation>

<operation id="2136" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:395 %mul_ln1245_27 = mul i24 %sext_ln1245_27, i24 %sext_ln1245_155

]]></Node>
<StgValue><ssdm name="mul_ln1245_27"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2137" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="7">
<![CDATA[
.split15:61 %weights_28_load = load i7 %weights_28_addr

]]></Node>
<StgValue><ssdm name="weights_28_load"/></StgValue>
</operation>

<operation id="2138" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:62 %weights_29_addr = getelementptr i16 %weights_29, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_29_addr"/></StgValue>
</operation>

<operation id="2139" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="7">
<![CDATA[
.split15:63 %weights_29_load = load i7 %weights_29_addr

]]></Node>
<StgValue><ssdm name="weights_29_load"/></StgValue>
</operation>

<operation id="2140" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:388 %add_ln1245_25 = add i24 %shl_ln737_24, i24 %mul_ln1245_25

]]></Node>
<StgValue><ssdm name="add_ln1245_25"/></StgValue>
</operation>

<operation id="2141" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:390 %mul_ln1245_26 = mul i24 %sext_ln1245_26, i24 %sext_ln1245_154

]]></Node>
<StgValue><ssdm name="mul_ln1245_26"/></StgValue>
</operation>

<operation id="2142" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:391 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_25, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2143" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:392 %shl_ln737_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_25"/></StgValue>
</operation>

<operation id="2144" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:393 %add_ln1245_26 = add i24 %shl_ln737_25, i24 %mul_ln1245_26

]]></Node>
<StgValue><ssdm name="add_ln1245_26"/></StgValue>
</operation>

<operation id="2145" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:395 %mul_ln1245_27 = mul i24 %sext_ln1245_27, i24 %sext_ln1245_155

]]></Node>
<StgValue><ssdm name="mul_ln1245_27"/></StgValue>
</operation>

<operation id="2146" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="24" op_0_bw="16">
<![CDATA[
.split15:399 %sext_ln1245_156 = sext i16 %weights_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_156"/></StgValue>
</operation>

<operation id="2147" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:400 %mul_ln1245_28 = mul i24 %sext_ln1245_28, i24 %sext_ln1245_156

]]></Node>
<StgValue><ssdm name="mul_ln1245_28"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2148" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="7">
<![CDATA[
.split15:63 %weights_29_load = load i7 %weights_29_addr

]]></Node>
<StgValue><ssdm name="weights_29_load"/></StgValue>
</operation>

<operation id="2149" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:64 %weights_30_addr = getelementptr i16 %weights_30, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_30_addr"/></StgValue>
</operation>

<operation id="2150" st_id="33" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="16" op_0_bw="7">
<![CDATA[
.split15:65 %weights_30_load = load i7 %weights_30_addr

]]></Node>
<StgValue><ssdm name="weights_30_load"/></StgValue>
</operation>

<operation id="2151" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:393 %add_ln1245_26 = add i24 %shl_ln737_25, i24 %mul_ln1245_26

]]></Node>
<StgValue><ssdm name="add_ln1245_26"/></StgValue>
</operation>

<operation id="2152" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:395 %mul_ln1245_27 = mul i24 %sext_ln1245_27, i24 %sext_ln1245_155

]]></Node>
<StgValue><ssdm name="mul_ln1245_27"/></StgValue>
</operation>

<operation id="2153" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:396 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_26, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="2154" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:397 %shl_ln737_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_26"/></StgValue>
</operation>

<operation id="2155" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:398 %add_ln1245_27 = add i24 %shl_ln737_26, i24 %mul_ln1245_27

]]></Node>
<StgValue><ssdm name="add_ln1245_27"/></StgValue>
</operation>

<operation id="2156" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:400 %mul_ln1245_28 = mul i24 %sext_ln1245_28, i24 %sext_ln1245_156

]]></Node>
<StgValue><ssdm name="mul_ln1245_28"/></StgValue>
</operation>

<operation id="2157" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="24" op_0_bw="16">
<![CDATA[
.split15:404 %sext_ln1245_157 = sext i16 %weights_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_157"/></StgValue>
</operation>

<operation id="2158" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:405 %mul_ln1245_29 = mul i24 %sext_ln1245_29, i24 %sext_ln1245_157

]]></Node>
<StgValue><ssdm name="mul_ln1245_29"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2159" st_id="34" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="16" op_0_bw="7">
<![CDATA[
.split15:65 %weights_30_load = load i7 %weights_30_addr

]]></Node>
<StgValue><ssdm name="weights_30_load"/></StgValue>
</operation>

<operation id="2160" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:66 %weights_31_addr = getelementptr i16 %weights_31, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_31_addr"/></StgValue>
</operation>

<operation id="2161" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="16" op_0_bw="7">
<![CDATA[
.split15:67 %weights_31_load = load i7 %weights_31_addr

]]></Node>
<StgValue><ssdm name="weights_31_load"/></StgValue>
</operation>

<operation id="2162" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:398 %add_ln1245_27 = add i24 %shl_ln737_26, i24 %mul_ln1245_27

]]></Node>
<StgValue><ssdm name="add_ln1245_27"/></StgValue>
</operation>

<operation id="2163" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:400 %mul_ln1245_28 = mul i24 %sext_ln1245_28, i24 %sext_ln1245_156

]]></Node>
<StgValue><ssdm name="mul_ln1245_28"/></StgValue>
</operation>

<operation id="2164" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:401 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2165" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:402 %shl_ln737_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_27"/></StgValue>
</operation>

<operation id="2166" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:403 %add_ln1245_28 = add i24 %shl_ln737_27, i24 %mul_ln1245_28

]]></Node>
<StgValue><ssdm name="add_ln1245_28"/></StgValue>
</operation>

<operation id="2167" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:405 %mul_ln1245_29 = mul i24 %sext_ln1245_29, i24 %sext_ln1245_157

]]></Node>
<StgValue><ssdm name="mul_ln1245_29"/></StgValue>
</operation>

<operation id="2168" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="24" op_0_bw="16">
<![CDATA[
.split15:409 %sext_ln1245_158 = sext i16 %weights_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_158"/></StgValue>
</operation>

<operation id="2169" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:410 %mul_ln1245_30 = mul i24 %sext_ln1245_30, i24 %sext_ln1245_158

]]></Node>
<StgValue><ssdm name="mul_ln1245_30"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2170" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="16" op_0_bw="7">
<![CDATA[
.split15:67 %weights_31_load = load i7 %weights_31_addr

]]></Node>
<StgValue><ssdm name="weights_31_load"/></StgValue>
</operation>

<operation id="2171" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:68 %weights_32_addr = getelementptr i16 %weights_32, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_32_addr"/></StgValue>
</operation>

<operation id="2172" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="16" op_0_bw="7">
<![CDATA[
.split15:69 %weights_32_load = load i7 %weights_32_addr

]]></Node>
<StgValue><ssdm name="weights_32_load"/></StgValue>
</operation>

<operation id="2173" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:403 %add_ln1245_28 = add i24 %shl_ln737_27, i24 %mul_ln1245_28

]]></Node>
<StgValue><ssdm name="add_ln1245_28"/></StgValue>
</operation>

<operation id="2174" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:405 %mul_ln1245_29 = mul i24 %sext_ln1245_29, i24 %sext_ln1245_157

]]></Node>
<StgValue><ssdm name="mul_ln1245_29"/></StgValue>
</operation>

<operation id="2175" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:406 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_28, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="2176" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:407 %shl_ln737_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_28"/></StgValue>
</operation>

<operation id="2177" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:408 %add_ln1245_29 = add i24 %shl_ln737_28, i24 %mul_ln1245_29

]]></Node>
<StgValue><ssdm name="add_ln1245_29"/></StgValue>
</operation>

<operation id="2178" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:410 %mul_ln1245_30 = mul i24 %sext_ln1245_30, i24 %sext_ln1245_158

]]></Node>
<StgValue><ssdm name="mul_ln1245_30"/></StgValue>
</operation>

<operation id="2179" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="24" op_0_bw="16">
<![CDATA[
.split15:414 %sext_ln1245_159 = sext i16 %weights_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_159"/></StgValue>
</operation>

<operation id="2180" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:415 %mul_ln1245_31 = mul i24 %sext_ln1245_31, i24 %sext_ln1245_159

]]></Node>
<StgValue><ssdm name="mul_ln1245_31"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2181" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="16" op_0_bw="7">
<![CDATA[
.split15:69 %weights_32_load = load i7 %weights_32_addr

]]></Node>
<StgValue><ssdm name="weights_32_load"/></StgValue>
</operation>

<operation id="2182" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:70 %weights_33_addr = getelementptr i16 %weights_33, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_33_addr"/></StgValue>
</operation>

<operation id="2183" st_id="36" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="16" op_0_bw="7">
<![CDATA[
.split15:71 %weights_33_load = load i7 %weights_33_addr

]]></Node>
<StgValue><ssdm name="weights_33_load"/></StgValue>
</operation>

<operation id="2184" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:408 %add_ln1245_29 = add i24 %shl_ln737_28, i24 %mul_ln1245_29

]]></Node>
<StgValue><ssdm name="add_ln1245_29"/></StgValue>
</operation>

<operation id="2185" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:410 %mul_ln1245_30 = mul i24 %sext_ln1245_30, i24 %sext_ln1245_158

]]></Node>
<StgValue><ssdm name="mul_ln1245_30"/></StgValue>
</operation>

<operation id="2186" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:411 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_29, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2187" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:412 %shl_ln737_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_29"/></StgValue>
</operation>

<operation id="2188" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:413 %add_ln1245_30 = add i24 %shl_ln737_29, i24 %mul_ln1245_30

]]></Node>
<StgValue><ssdm name="add_ln1245_30"/></StgValue>
</operation>

<operation id="2189" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:415 %mul_ln1245_31 = mul i24 %sext_ln1245_31, i24 %sext_ln1245_159

]]></Node>
<StgValue><ssdm name="mul_ln1245_31"/></StgValue>
</operation>

<operation id="2190" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="24" op_0_bw="16">
<![CDATA[
.split15:419 %sext_ln1245_160 = sext i16 %weights_32_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_160"/></StgValue>
</operation>

<operation id="2191" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:420 %mul_ln1245_32 = mul i24 %sext_ln1245_32, i24 %sext_ln1245_160

]]></Node>
<StgValue><ssdm name="mul_ln1245_32"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2192" st_id="37" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="16" op_0_bw="7">
<![CDATA[
.split15:71 %weights_33_load = load i7 %weights_33_addr

]]></Node>
<StgValue><ssdm name="weights_33_load"/></StgValue>
</operation>

<operation id="2193" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:72 %weights_34_addr = getelementptr i16 %weights_34, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_34_addr"/></StgValue>
</operation>

<operation id="2194" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="16" op_0_bw="7">
<![CDATA[
.split15:73 %weights_34_load = load i7 %weights_34_addr

]]></Node>
<StgValue><ssdm name="weights_34_load"/></StgValue>
</operation>

<operation id="2195" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:413 %add_ln1245_30 = add i24 %shl_ln737_29, i24 %mul_ln1245_30

]]></Node>
<StgValue><ssdm name="add_ln1245_30"/></StgValue>
</operation>

<operation id="2196" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:415 %mul_ln1245_31 = mul i24 %sext_ln1245_31, i24 %sext_ln1245_159

]]></Node>
<StgValue><ssdm name="mul_ln1245_31"/></StgValue>
</operation>

<operation id="2197" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:416 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_30, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2198" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:417 %shl_ln737_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_30"/></StgValue>
</operation>

<operation id="2199" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:418 %add_ln1245_31 = add i24 %shl_ln737_30, i24 %mul_ln1245_31

]]></Node>
<StgValue><ssdm name="add_ln1245_31"/></StgValue>
</operation>

<operation id="2200" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:420 %mul_ln1245_32 = mul i24 %sext_ln1245_32, i24 %sext_ln1245_160

]]></Node>
<StgValue><ssdm name="mul_ln1245_32"/></StgValue>
</operation>

<operation id="2201" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="24" op_0_bw="16">
<![CDATA[
.split15:424 %sext_ln1245_161 = sext i16 %weights_33_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_161"/></StgValue>
</operation>

<operation id="2202" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:425 %mul_ln1245_33 = mul i24 %sext_ln1245_33, i24 %sext_ln1245_161

]]></Node>
<StgValue><ssdm name="mul_ln1245_33"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2203" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="16" op_0_bw="7">
<![CDATA[
.split15:73 %weights_34_load = load i7 %weights_34_addr

]]></Node>
<StgValue><ssdm name="weights_34_load"/></StgValue>
</operation>

<operation id="2204" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:74 %weights_35_addr = getelementptr i16 %weights_35, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_35_addr"/></StgValue>
</operation>

<operation id="2205" st_id="38" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="7">
<![CDATA[
.split15:75 %weights_35_load = load i7 %weights_35_addr

]]></Node>
<StgValue><ssdm name="weights_35_load"/></StgValue>
</operation>

<operation id="2206" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:418 %add_ln1245_31 = add i24 %shl_ln737_30, i24 %mul_ln1245_31

]]></Node>
<StgValue><ssdm name="add_ln1245_31"/></StgValue>
</operation>

<operation id="2207" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:420 %mul_ln1245_32 = mul i24 %sext_ln1245_32, i24 %sext_ln1245_160

]]></Node>
<StgValue><ssdm name="mul_ln1245_32"/></StgValue>
</operation>

<operation id="2208" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:421 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_31, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2209" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:422 %shl_ln737_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_31"/></StgValue>
</operation>

<operation id="2210" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:423 %add_ln1245_32 = add i24 %shl_ln737_31, i24 %mul_ln1245_32

]]></Node>
<StgValue><ssdm name="add_ln1245_32"/></StgValue>
</operation>

<operation id="2211" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:425 %mul_ln1245_33 = mul i24 %sext_ln1245_33, i24 %sext_ln1245_161

]]></Node>
<StgValue><ssdm name="mul_ln1245_33"/></StgValue>
</operation>

<operation id="2212" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="24" op_0_bw="16">
<![CDATA[
.split15:429 %sext_ln1245_162 = sext i16 %weights_34_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_162"/></StgValue>
</operation>

<operation id="2213" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:430 %mul_ln1245_34 = mul i24 %sext_ln1245_34, i24 %sext_ln1245_162

]]></Node>
<StgValue><ssdm name="mul_ln1245_34"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2214" st_id="39" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="16" op_0_bw="7">
<![CDATA[
.split15:75 %weights_35_load = load i7 %weights_35_addr

]]></Node>
<StgValue><ssdm name="weights_35_load"/></StgValue>
</operation>

<operation id="2215" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:76 %weights_36_addr = getelementptr i16 %weights_36, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_36_addr"/></StgValue>
</operation>

<operation id="2216" st_id="39" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="7">
<![CDATA[
.split15:77 %weights_36_load = load i7 %weights_36_addr

]]></Node>
<StgValue><ssdm name="weights_36_load"/></StgValue>
</operation>

<operation id="2217" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:423 %add_ln1245_32 = add i24 %shl_ln737_31, i24 %mul_ln1245_32

]]></Node>
<StgValue><ssdm name="add_ln1245_32"/></StgValue>
</operation>

<operation id="2218" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:425 %mul_ln1245_33 = mul i24 %sext_ln1245_33, i24 %sext_ln1245_161

]]></Node>
<StgValue><ssdm name="mul_ln1245_33"/></StgValue>
</operation>

<operation id="2219" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:426 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_32, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="2220" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:427 %shl_ln737_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_32"/></StgValue>
</operation>

<operation id="2221" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:428 %add_ln1245_33 = add i24 %shl_ln737_32, i24 %mul_ln1245_33

]]></Node>
<StgValue><ssdm name="add_ln1245_33"/></StgValue>
</operation>

<operation id="2222" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:430 %mul_ln1245_34 = mul i24 %sext_ln1245_34, i24 %sext_ln1245_162

]]></Node>
<StgValue><ssdm name="mul_ln1245_34"/></StgValue>
</operation>

<operation id="2223" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="24" op_0_bw="16">
<![CDATA[
.split15:434 %sext_ln1245_163 = sext i16 %weights_35_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_163"/></StgValue>
</operation>

<operation id="2224" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:435 %mul_ln1245_35 = mul i24 %sext_ln1245_35, i24 %sext_ln1245_163

]]></Node>
<StgValue><ssdm name="mul_ln1245_35"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2225" st_id="40" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="7">
<![CDATA[
.split15:77 %weights_36_load = load i7 %weights_36_addr

]]></Node>
<StgValue><ssdm name="weights_36_load"/></StgValue>
</operation>

<operation id="2226" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:78 %weights_37_addr = getelementptr i16 %weights_37, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_37_addr"/></StgValue>
</operation>

<operation id="2227" st_id="40" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="16" op_0_bw="7">
<![CDATA[
.split15:79 %weights_37_load = load i7 %weights_37_addr

]]></Node>
<StgValue><ssdm name="weights_37_load"/></StgValue>
</operation>

<operation id="2228" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:428 %add_ln1245_33 = add i24 %shl_ln737_32, i24 %mul_ln1245_33

]]></Node>
<StgValue><ssdm name="add_ln1245_33"/></StgValue>
</operation>

<operation id="2229" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:430 %mul_ln1245_34 = mul i24 %sext_ln1245_34, i24 %sext_ln1245_162

]]></Node>
<StgValue><ssdm name="mul_ln1245_34"/></StgValue>
</operation>

<operation id="2230" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:431 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2231" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:432 %shl_ln737_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_33"/></StgValue>
</operation>

<operation id="2232" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:433 %add_ln1245_34 = add i24 %shl_ln737_33, i24 %mul_ln1245_34

]]></Node>
<StgValue><ssdm name="add_ln1245_34"/></StgValue>
</operation>

<operation id="2233" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:435 %mul_ln1245_35 = mul i24 %sext_ln1245_35, i24 %sext_ln1245_163

]]></Node>
<StgValue><ssdm name="mul_ln1245_35"/></StgValue>
</operation>

<operation id="2234" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="24" op_0_bw="16">
<![CDATA[
.split15:439 %sext_ln1245_164 = sext i16 %weights_36_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_164"/></StgValue>
</operation>

<operation id="2235" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:440 %mul_ln1245_36 = mul i24 %sext_ln1245_36, i24 %sext_ln1245_164

]]></Node>
<StgValue><ssdm name="mul_ln1245_36"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2236" st_id="41" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="16" op_0_bw="7">
<![CDATA[
.split15:79 %weights_37_load = load i7 %weights_37_addr

]]></Node>
<StgValue><ssdm name="weights_37_load"/></StgValue>
</operation>

<operation id="2237" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:80 %weights_38_addr = getelementptr i16 %weights_38, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_38_addr"/></StgValue>
</operation>

<operation id="2238" st_id="41" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="7">
<![CDATA[
.split15:81 %weights_38_load = load i7 %weights_38_addr

]]></Node>
<StgValue><ssdm name="weights_38_load"/></StgValue>
</operation>

<operation id="2239" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:433 %add_ln1245_34 = add i24 %shl_ln737_33, i24 %mul_ln1245_34

]]></Node>
<StgValue><ssdm name="add_ln1245_34"/></StgValue>
</operation>

<operation id="2240" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:435 %mul_ln1245_35 = mul i24 %sext_ln1245_35, i24 %sext_ln1245_163

]]></Node>
<StgValue><ssdm name="mul_ln1245_35"/></StgValue>
</operation>

<operation id="2241" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:436 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_34, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="2242" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:437 %shl_ln737_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_34"/></StgValue>
</operation>

<operation id="2243" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:438 %add_ln1245_35 = add i24 %shl_ln737_34, i24 %mul_ln1245_35

]]></Node>
<StgValue><ssdm name="add_ln1245_35"/></StgValue>
</operation>

<operation id="2244" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:440 %mul_ln1245_36 = mul i24 %sext_ln1245_36, i24 %sext_ln1245_164

]]></Node>
<StgValue><ssdm name="mul_ln1245_36"/></StgValue>
</operation>

<operation id="2245" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="24" op_0_bw="16">
<![CDATA[
.split15:444 %sext_ln1245_165 = sext i16 %weights_37_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_165"/></StgValue>
</operation>

<operation id="2246" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:445 %mul_ln1245_37 = mul i24 %sext_ln1245_37, i24 %sext_ln1245_165

]]></Node>
<StgValue><ssdm name="mul_ln1245_37"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2247" st_id="42" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="7">
<![CDATA[
.split15:81 %weights_38_load = load i7 %weights_38_addr

]]></Node>
<StgValue><ssdm name="weights_38_load"/></StgValue>
</operation>

<operation id="2248" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:82 %weights_39_addr = getelementptr i16 %weights_39, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_39_addr"/></StgValue>
</operation>

<operation id="2249" st_id="42" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="7">
<![CDATA[
.split15:83 %weights_39_load = load i7 %weights_39_addr

]]></Node>
<StgValue><ssdm name="weights_39_load"/></StgValue>
</operation>

<operation id="2250" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:438 %add_ln1245_35 = add i24 %shl_ln737_34, i24 %mul_ln1245_35

]]></Node>
<StgValue><ssdm name="add_ln1245_35"/></StgValue>
</operation>

<operation id="2251" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:440 %mul_ln1245_36 = mul i24 %sext_ln1245_36, i24 %sext_ln1245_164

]]></Node>
<StgValue><ssdm name="mul_ln1245_36"/></StgValue>
</operation>

<operation id="2252" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:441 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_35, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2253" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:442 %shl_ln737_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_35"/></StgValue>
</operation>

<operation id="2254" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:443 %add_ln1245_36 = add i24 %shl_ln737_35, i24 %mul_ln1245_36

]]></Node>
<StgValue><ssdm name="add_ln1245_36"/></StgValue>
</operation>

<operation id="2255" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:445 %mul_ln1245_37 = mul i24 %sext_ln1245_37, i24 %sext_ln1245_165

]]></Node>
<StgValue><ssdm name="mul_ln1245_37"/></StgValue>
</operation>

<operation id="2256" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="24" op_0_bw="16">
<![CDATA[
.split15:449 %sext_ln1245_166 = sext i16 %weights_38_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_166"/></StgValue>
</operation>

<operation id="2257" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:450 %mul_ln1245_38 = mul i24 %sext_ln1245_38, i24 %sext_ln1245_166

]]></Node>
<StgValue><ssdm name="mul_ln1245_38"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2258" st_id="43" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="7">
<![CDATA[
.split15:83 %weights_39_load = load i7 %weights_39_addr

]]></Node>
<StgValue><ssdm name="weights_39_load"/></StgValue>
</operation>

<operation id="2259" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:84 %weights_40_addr = getelementptr i16 %weights_40, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_40_addr"/></StgValue>
</operation>

<operation id="2260" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="7">
<![CDATA[
.split15:85 %weights_40_load = load i7 %weights_40_addr

]]></Node>
<StgValue><ssdm name="weights_40_load"/></StgValue>
</operation>

<operation id="2261" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:443 %add_ln1245_36 = add i24 %shl_ln737_35, i24 %mul_ln1245_36

]]></Node>
<StgValue><ssdm name="add_ln1245_36"/></StgValue>
</operation>

<operation id="2262" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:445 %mul_ln1245_37 = mul i24 %sext_ln1245_37, i24 %sext_ln1245_165

]]></Node>
<StgValue><ssdm name="mul_ln1245_37"/></StgValue>
</operation>

<operation id="2263" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:446 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2264" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:447 %shl_ln737_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_36"/></StgValue>
</operation>

<operation id="2265" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:448 %add_ln1245_37 = add i24 %shl_ln737_36, i24 %mul_ln1245_37

]]></Node>
<StgValue><ssdm name="add_ln1245_37"/></StgValue>
</operation>

<operation id="2266" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:450 %mul_ln1245_38 = mul i24 %sext_ln1245_38, i24 %sext_ln1245_166

]]></Node>
<StgValue><ssdm name="mul_ln1245_38"/></StgValue>
</operation>

<operation id="2267" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="24" op_0_bw="16">
<![CDATA[
.split15:454 %sext_ln1245_167 = sext i16 %weights_39_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_167"/></StgValue>
</operation>

<operation id="2268" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:455 %mul_ln1245_39 = mul i24 %sext_ln1245_39, i24 %sext_ln1245_167

]]></Node>
<StgValue><ssdm name="mul_ln1245_39"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2269" st_id="44" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="7">
<![CDATA[
.split15:85 %weights_40_load = load i7 %weights_40_addr

]]></Node>
<StgValue><ssdm name="weights_40_load"/></StgValue>
</operation>

<operation id="2270" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:86 %weights_41_addr = getelementptr i16 %weights_41, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_41_addr"/></StgValue>
</operation>

<operation id="2271" st_id="44" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="16" op_0_bw="7">
<![CDATA[
.split15:87 %weights_41_load = load i7 %weights_41_addr

]]></Node>
<StgValue><ssdm name="weights_41_load"/></StgValue>
</operation>

<operation id="2272" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:448 %add_ln1245_37 = add i24 %shl_ln737_36, i24 %mul_ln1245_37

]]></Node>
<StgValue><ssdm name="add_ln1245_37"/></StgValue>
</operation>

<operation id="2273" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:450 %mul_ln1245_38 = mul i24 %sext_ln1245_38, i24 %sext_ln1245_166

]]></Node>
<StgValue><ssdm name="mul_ln1245_38"/></StgValue>
</operation>

<operation id="2274" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:451 %tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_37, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2275" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:452 %shl_ln737_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_37"/></StgValue>
</operation>

<operation id="2276" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:453 %add_ln1245_38 = add i24 %shl_ln737_37, i24 %mul_ln1245_38

]]></Node>
<StgValue><ssdm name="add_ln1245_38"/></StgValue>
</operation>

<operation id="2277" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:455 %mul_ln1245_39 = mul i24 %sext_ln1245_39, i24 %sext_ln1245_167

]]></Node>
<StgValue><ssdm name="mul_ln1245_39"/></StgValue>
</operation>

<operation id="2278" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="24" op_0_bw="16">
<![CDATA[
.split15:459 %sext_ln1245_168 = sext i16 %weights_40_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_168"/></StgValue>
</operation>

<operation id="2279" st_id="44" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:460 %mul_ln1245_40 = mul i24 %sext_ln1245_40, i24 %sext_ln1245_168

]]></Node>
<StgValue><ssdm name="mul_ln1245_40"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2280" st_id="45" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="16" op_0_bw="7">
<![CDATA[
.split15:87 %weights_41_load = load i7 %weights_41_addr

]]></Node>
<StgValue><ssdm name="weights_41_load"/></StgValue>
</operation>

<operation id="2281" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:88 %weights_42_addr = getelementptr i16 %weights_42, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_42_addr"/></StgValue>
</operation>

<operation id="2282" st_id="45" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="7">
<![CDATA[
.split15:89 %weights_42_load = load i7 %weights_42_addr

]]></Node>
<StgValue><ssdm name="weights_42_load"/></StgValue>
</operation>

<operation id="2283" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:453 %add_ln1245_38 = add i24 %shl_ln737_37, i24 %mul_ln1245_38

]]></Node>
<StgValue><ssdm name="add_ln1245_38"/></StgValue>
</operation>

<operation id="2284" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:455 %mul_ln1245_39 = mul i24 %sext_ln1245_39, i24 %sext_ln1245_167

]]></Node>
<StgValue><ssdm name="mul_ln1245_39"/></StgValue>
</operation>

<operation id="2285" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:456 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_38, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2286" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:457 %shl_ln737_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_38"/></StgValue>
</operation>

<operation id="2287" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:458 %add_ln1245_39 = add i24 %shl_ln737_38, i24 %mul_ln1245_39

]]></Node>
<StgValue><ssdm name="add_ln1245_39"/></StgValue>
</operation>

<operation id="2288" st_id="45" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:460 %mul_ln1245_40 = mul i24 %sext_ln1245_40, i24 %sext_ln1245_168

]]></Node>
<StgValue><ssdm name="mul_ln1245_40"/></StgValue>
</operation>

<operation id="2289" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="24" op_0_bw="16">
<![CDATA[
.split15:464 %sext_ln1245_169 = sext i16 %weights_41_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_169"/></StgValue>
</operation>

<operation id="2290" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:465 %mul_ln1245_41 = mul i24 %sext_ln1245_41, i24 %sext_ln1245_169

]]></Node>
<StgValue><ssdm name="mul_ln1245_41"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2291" st_id="46" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="16" op_0_bw="7">
<![CDATA[
.split15:89 %weights_42_load = load i7 %weights_42_addr

]]></Node>
<StgValue><ssdm name="weights_42_load"/></StgValue>
</operation>

<operation id="2292" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:90 %weights_43_addr = getelementptr i16 %weights_43, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_43_addr"/></StgValue>
</operation>

<operation id="2293" st_id="46" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="7">
<![CDATA[
.split15:91 %weights_43_load = load i7 %weights_43_addr

]]></Node>
<StgValue><ssdm name="weights_43_load"/></StgValue>
</operation>

<operation id="2294" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:458 %add_ln1245_39 = add i24 %shl_ln737_38, i24 %mul_ln1245_39

]]></Node>
<StgValue><ssdm name="add_ln1245_39"/></StgValue>
</operation>

<operation id="2295" st_id="46" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:460 %mul_ln1245_40 = mul i24 %sext_ln1245_40, i24 %sext_ln1245_168

]]></Node>
<StgValue><ssdm name="mul_ln1245_40"/></StgValue>
</operation>

<operation id="2296" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:461 %tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_39, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2297" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:462 %shl_ln737_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_39"/></StgValue>
</operation>

<operation id="2298" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:463 %add_ln1245_40 = add i24 %shl_ln737_39, i24 %mul_ln1245_40

]]></Node>
<StgValue><ssdm name="add_ln1245_40"/></StgValue>
</operation>

<operation id="2299" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:465 %mul_ln1245_41 = mul i24 %sext_ln1245_41, i24 %sext_ln1245_169

]]></Node>
<StgValue><ssdm name="mul_ln1245_41"/></StgValue>
</operation>

<operation id="2300" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="24" op_0_bw="16">
<![CDATA[
.split15:469 %sext_ln1245_170 = sext i16 %weights_42_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_170"/></StgValue>
</operation>

<operation id="2301" st_id="46" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:470 %mul_ln1245_42 = mul i24 %sext_ln1245_42, i24 %sext_ln1245_170

]]></Node>
<StgValue><ssdm name="mul_ln1245_42"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2302" st_id="47" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="7">
<![CDATA[
.split15:91 %weights_43_load = load i7 %weights_43_addr

]]></Node>
<StgValue><ssdm name="weights_43_load"/></StgValue>
</operation>

<operation id="2303" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:92 %weights_44_addr = getelementptr i16 %weights_44, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_44_addr"/></StgValue>
</operation>

<operation id="2304" st_id="47" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="16" op_0_bw="7">
<![CDATA[
.split15:93 %weights_44_load = load i7 %weights_44_addr

]]></Node>
<StgValue><ssdm name="weights_44_load"/></StgValue>
</operation>

<operation id="2305" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:463 %add_ln1245_40 = add i24 %shl_ln737_39, i24 %mul_ln1245_40

]]></Node>
<StgValue><ssdm name="add_ln1245_40"/></StgValue>
</operation>

<operation id="2306" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:465 %mul_ln1245_41 = mul i24 %sext_ln1245_41, i24 %sext_ln1245_169

]]></Node>
<StgValue><ssdm name="mul_ln1245_41"/></StgValue>
</operation>

<operation id="2307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:466 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_40, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="2308" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:467 %shl_ln737_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_40"/></StgValue>
</operation>

<operation id="2309" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:468 %add_ln1245_41 = add i24 %shl_ln737_40, i24 %mul_ln1245_41

]]></Node>
<StgValue><ssdm name="add_ln1245_41"/></StgValue>
</operation>

<operation id="2310" st_id="47" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:470 %mul_ln1245_42 = mul i24 %sext_ln1245_42, i24 %sext_ln1245_170

]]></Node>
<StgValue><ssdm name="mul_ln1245_42"/></StgValue>
</operation>

<operation id="2311" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="24" op_0_bw="16">
<![CDATA[
.split15:474 %sext_ln1245_171 = sext i16 %weights_43_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_171"/></StgValue>
</operation>

<operation id="2312" st_id="47" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:475 %mul_ln1245_43 = mul i24 %sext_ln1245_43, i24 %sext_ln1245_171

]]></Node>
<StgValue><ssdm name="mul_ln1245_43"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2313" st_id="48" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="16" op_0_bw="7">
<![CDATA[
.split15:93 %weights_44_load = load i7 %weights_44_addr

]]></Node>
<StgValue><ssdm name="weights_44_load"/></StgValue>
</operation>

<operation id="2314" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:94 %weights_45_addr = getelementptr i16 %weights_45, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_45_addr"/></StgValue>
</operation>

<operation id="2315" st_id="48" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="16" op_0_bw="7">
<![CDATA[
.split15:95 %weights_45_load = load i7 %weights_45_addr

]]></Node>
<StgValue><ssdm name="weights_45_load"/></StgValue>
</operation>

<operation id="2316" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:468 %add_ln1245_41 = add i24 %shl_ln737_40, i24 %mul_ln1245_41

]]></Node>
<StgValue><ssdm name="add_ln1245_41"/></StgValue>
</operation>

<operation id="2317" st_id="48" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:470 %mul_ln1245_42 = mul i24 %sext_ln1245_42, i24 %sext_ln1245_170

]]></Node>
<StgValue><ssdm name="mul_ln1245_42"/></StgValue>
</operation>

<operation id="2318" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:471 %tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_41, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2319" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:472 %shl_ln737_41 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_41"/></StgValue>
</operation>

<operation id="2320" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:473 %add_ln1245_42 = add i24 %shl_ln737_41, i24 %mul_ln1245_42

]]></Node>
<StgValue><ssdm name="add_ln1245_42"/></StgValue>
</operation>

<operation id="2321" st_id="48" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:475 %mul_ln1245_43 = mul i24 %sext_ln1245_43, i24 %sext_ln1245_171

]]></Node>
<StgValue><ssdm name="mul_ln1245_43"/></StgValue>
</operation>

<operation id="2322" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="24" op_0_bw="16">
<![CDATA[
.split15:479 %sext_ln1245_172 = sext i16 %weights_44_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_172"/></StgValue>
</operation>

<operation id="2323" st_id="48" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:480 %mul_ln1245_44 = mul i24 %sext_ln1245_44, i24 %sext_ln1245_172

]]></Node>
<StgValue><ssdm name="mul_ln1245_44"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2324" st_id="49" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="16" op_0_bw="7">
<![CDATA[
.split15:95 %weights_45_load = load i7 %weights_45_addr

]]></Node>
<StgValue><ssdm name="weights_45_load"/></StgValue>
</operation>

<operation id="2325" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:96 %weights_46_addr = getelementptr i16 %weights_46, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_46_addr"/></StgValue>
</operation>

<operation id="2326" st_id="49" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="7">
<![CDATA[
.split15:97 %weights_46_load = load i7 %weights_46_addr

]]></Node>
<StgValue><ssdm name="weights_46_load"/></StgValue>
</operation>

<operation id="2327" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:473 %add_ln1245_42 = add i24 %shl_ln737_41, i24 %mul_ln1245_42

]]></Node>
<StgValue><ssdm name="add_ln1245_42"/></StgValue>
</operation>

<operation id="2328" st_id="49" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:475 %mul_ln1245_43 = mul i24 %sext_ln1245_43, i24 %sext_ln1245_171

]]></Node>
<StgValue><ssdm name="mul_ln1245_43"/></StgValue>
</operation>

<operation id="2329" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:476 %tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_42, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2330" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:477 %shl_ln737_42 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_42"/></StgValue>
</operation>

<operation id="2331" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:478 %add_ln1245_43 = add i24 %shl_ln737_42, i24 %mul_ln1245_43

]]></Node>
<StgValue><ssdm name="add_ln1245_43"/></StgValue>
</operation>

<operation id="2332" st_id="49" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:480 %mul_ln1245_44 = mul i24 %sext_ln1245_44, i24 %sext_ln1245_172

]]></Node>
<StgValue><ssdm name="mul_ln1245_44"/></StgValue>
</operation>

<operation id="2333" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="24" op_0_bw="16">
<![CDATA[
.split15:484 %sext_ln1245_173 = sext i16 %weights_45_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_173"/></StgValue>
</operation>

<operation id="2334" st_id="49" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:485 %mul_ln1245_45 = mul i24 %sext_ln1245_45, i24 %sext_ln1245_173

]]></Node>
<StgValue><ssdm name="mul_ln1245_45"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2335" st_id="50" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="16" op_0_bw="7">
<![CDATA[
.split15:97 %weights_46_load = load i7 %weights_46_addr

]]></Node>
<StgValue><ssdm name="weights_46_load"/></StgValue>
</operation>

<operation id="2336" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:98 %weights_47_addr = getelementptr i16 %weights_47, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_47_addr"/></StgValue>
</operation>

<operation id="2337" st_id="50" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="16" op_0_bw="7">
<![CDATA[
.split15:99 %weights_47_load = load i7 %weights_47_addr

]]></Node>
<StgValue><ssdm name="weights_47_load"/></StgValue>
</operation>

<operation id="2338" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:478 %add_ln1245_43 = add i24 %shl_ln737_42, i24 %mul_ln1245_43

]]></Node>
<StgValue><ssdm name="add_ln1245_43"/></StgValue>
</operation>

<operation id="2339" st_id="50" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:480 %mul_ln1245_44 = mul i24 %sext_ln1245_44, i24 %sext_ln1245_172

]]></Node>
<StgValue><ssdm name="mul_ln1245_44"/></StgValue>
</operation>

<operation id="2340" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:481 %tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_43, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2341" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:482 %shl_ln737_43 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_43"/></StgValue>
</operation>

<operation id="2342" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:483 %add_ln1245_44 = add i24 %shl_ln737_43, i24 %mul_ln1245_44

]]></Node>
<StgValue><ssdm name="add_ln1245_44"/></StgValue>
</operation>

<operation id="2343" st_id="50" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:485 %mul_ln1245_45 = mul i24 %sext_ln1245_45, i24 %sext_ln1245_173

]]></Node>
<StgValue><ssdm name="mul_ln1245_45"/></StgValue>
</operation>

<operation id="2344" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="24" op_0_bw="16">
<![CDATA[
.split15:489 %sext_ln1245_174 = sext i16 %weights_46_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_174"/></StgValue>
</operation>

<operation id="2345" st_id="50" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:490 %mul_ln1245_46 = mul i24 %sext_ln1245_46, i24 %sext_ln1245_174

]]></Node>
<StgValue><ssdm name="mul_ln1245_46"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2346" st_id="51" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="16" op_0_bw="7">
<![CDATA[
.split15:99 %weights_47_load = load i7 %weights_47_addr

]]></Node>
<StgValue><ssdm name="weights_47_load"/></StgValue>
</operation>

<operation id="2347" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:100 %weights_48_addr = getelementptr i16 %weights_48, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_48_addr"/></StgValue>
</operation>

<operation id="2348" st_id="51" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="16" op_0_bw="7">
<![CDATA[
.split15:101 %weights_48_load = load i7 %weights_48_addr

]]></Node>
<StgValue><ssdm name="weights_48_load"/></StgValue>
</operation>

<operation id="2349" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:483 %add_ln1245_44 = add i24 %shl_ln737_43, i24 %mul_ln1245_44

]]></Node>
<StgValue><ssdm name="add_ln1245_44"/></StgValue>
</operation>

<operation id="2350" st_id="51" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:485 %mul_ln1245_45 = mul i24 %sext_ln1245_45, i24 %sext_ln1245_173

]]></Node>
<StgValue><ssdm name="mul_ln1245_45"/></StgValue>
</operation>

<operation id="2351" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:486 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_44, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2352" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:487 %shl_ln737_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_44"/></StgValue>
</operation>

<operation id="2353" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:488 %add_ln1245_45 = add i24 %shl_ln737_44, i24 %mul_ln1245_45

]]></Node>
<StgValue><ssdm name="add_ln1245_45"/></StgValue>
</operation>

<operation id="2354" st_id="51" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:490 %mul_ln1245_46 = mul i24 %sext_ln1245_46, i24 %sext_ln1245_174

]]></Node>
<StgValue><ssdm name="mul_ln1245_46"/></StgValue>
</operation>

<operation id="2355" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="24" op_0_bw="16">
<![CDATA[
.split15:494 %sext_ln1245_175 = sext i16 %weights_47_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_175"/></StgValue>
</operation>

<operation id="2356" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:495 %mul_ln1245_47 = mul i24 %sext_ln1245_47, i24 %sext_ln1245_175

]]></Node>
<StgValue><ssdm name="mul_ln1245_47"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2357" st_id="52" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="16" op_0_bw="7">
<![CDATA[
.split15:101 %weights_48_load = load i7 %weights_48_addr

]]></Node>
<StgValue><ssdm name="weights_48_load"/></StgValue>
</operation>

<operation id="2358" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:102 %weights_49_addr = getelementptr i16 %weights_49, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_49_addr"/></StgValue>
</operation>

<operation id="2359" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="16" op_0_bw="7">
<![CDATA[
.split15:103 %weights_49_load = load i7 %weights_49_addr

]]></Node>
<StgValue><ssdm name="weights_49_load"/></StgValue>
</operation>

<operation id="2360" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:488 %add_ln1245_45 = add i24 %shl_ln737_44, i24 %mul_ln1245_45

]]></Node>
<StgValue><ssdm name="add_ln1245_45"/></StgValue>
</operation>

<operation id="2361" st_id="52" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:490 %mul_ln1245_46 = mul i24 %sext_ln1245_46, i24 %sext_ln1245_174

]]></Node>
<StgValue><ssdm name="mul_ln1245_46"/></StgValue>
</operation>

<operation id="2362" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:491 %tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_45, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2363" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:492 %shl_ln737_45 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_45"/></StgValue>
</operation>

<operation id="2364" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:493 %add_ln1245_46 = add i24 %shl_ln737_45, i24 %mul_ln1245_46

]]></Node>
<StgValue><ssdm name="add_ln1245_46"/></StgValue>
</operation>

<operation id="2365" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:495 %mul_ln1245_47 = mul i24 %sext_ln1245_47, i24 %sext_ln1245_175

]]></Node>
<StgValue><ssdm name="mul_ln1245_47"/></StgValue>
</operation>

<operation id="2366" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="24" op_0_bw="16">
<![CDATA[
.split15:499 %sext_ln1245_176 = sext i16 %weights_48_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_176"/></StgValue>
</operation>

<operation id="2367" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:500 %mul_ln1245_48 = mul i24 %sext_ln1245_48, i24 %sext_ln1245_176

]]></Node>
<StgValue><ssdm name="mul_ln1245_48"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2368" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="16" op_0_bw="7">
<![CDATA[
.split15:103 %weights_49_load = load i7 %weights_49_addr

]]></Node>
<StgValue><ssdm name="weights_49_load"/></StgValue>
</operation>

<operation id="2369" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:104 %weights_50_addr = getelementptr i16 %weights_50, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_50_addr"/></StgValue>
</operation>

<operation id="2370" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="16" op_0_bw="7">
<![CDATA[
.split15:105 %weights_50_load = load i7 %weights_50_addr

]]></Node>
<StgValue><ssdm name="weights_50_load"/></StgValue>
</operation>

<operation id="2371" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:493 %add_ln1245_46 = add i24 %shl_ln737_45, i24 %mul_ln1245_46

]]></Node>
<StgValue><ssdm name="add_ln1245_46"/></StgValue>
</operation>

<operation id="2372" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:495 %mul_ln1245_47 = mul i24 %sext_ln1245_47, i24 %sext_ln1245_175

]]></Node>
<StgValue><ssdm name="mul_ln1245_47"/></StgValue>
</operation>

<operation id="2373" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:496 %tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_46, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2374" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:497 %shl_ln737_46 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_45, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_46"/></StgValue>
</operation>

<operation id="2375" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:498 %add_ln1245_47 = add i24 %shl_ln737_46, i24 %mul_ln1245_47

]]></Node>
<StgValue><ssdm name="add_ln1245_47"/></StgValue>
</operation>

<operation id="2376" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:500 %mul_ln1245_48 = mul i24 %sext_ln1245_48, i24 %sext_ln1245_176

]]></Node>
<StgValue><ssdm name="mul_ln1245_48"/></StgValue>
</operation>

<operation id="2377" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="24" op_0_bw="16">
<![CDATA[
.split15:504 %sext_ln1245_177 = sext i16 %weights_49_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_177"/></StgValue>
</operation>

<operation id="2378" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:505 %mul_ln1245_49 = mul i24 %sext_ln1245_49, i24 %sext_ln1245_177

]]></Node>
<StgValue><ssdm name="mul_ln1245_49"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2379" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="16" op_0_bw="7">
<![CDATA[
.split15:105 %weights_50_load = load i7 %weights_50_addr

]]></Node>
<StgValue><ssdm name="weights_50_load"/></StgValue>
</operation>

<operation id="2380" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:106 %weights_51_addr = getelementptr i16 %weights_51, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_51_addr"/></StgValue>
</operation>

<operation id="2381" st_id="54" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="16" op_0_bw="7">
<![CDATA[
.split15:107 %weights_51_load = load i7 %weights_51_addr

]]></Node>
<StgValue><ssdm name="weights_51_load"/></StgValue>
</operation>

<operation id="2382" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:498 %add_ln1245_47 = add i24 %shl_ln737_46, i24 %mul_ln1245_47

]]></Node>
<StgValue><ssdm name="add_ln1245_47"/></StgValue>
</operation>

<operation id="2383" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:500 %mul_ln1245_48 = mul i24 %sext_ln1245_48, i24 %sext_ln1245_176

]]></Node>
<StgValue><ssdm name="mul_ln1245_48"/></StgValue>
</operation>

<operation id="2384" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:501 %tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_47, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2385" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:502 %shl_ln737_47 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_47"/></StgValue>
</operation>

<operation id="2386" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:503 %add_ln1245_48 = add i24 %shl_ln737_47, i24 %mul_ln1245_48

]]></Node>
<StgValue><ssdm name="add_ln1245_48"/></StgValue>
</operation>

<operation id="2387" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:505 %mul_ln1245_49 = mul i24 %sext_ln1245_49, i24 %sext_ln1245_177

]]></Node>
<StgValue><ssdm name="mul_ln1245_49"/></StgValue>
</operation>

<operation id="2388" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="24" op_0_bw="16">
<![CDATA[
.split15:509 %sext_ln1245_178 = sext i16 %weights_50_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_178"/></StgValue>
</operation>

<operation id="2389" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:510 %mul_ln1245_50 = mul i24 %sext_ln1245_50, i24 %sext_ln1245_178

]]></Node>
<StgValue><ssdm name="mul_ln1245_50"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2390" st_id="55" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="16" op_0_bw="7">
<![CDATA[
.split15:107 %weights_51_load = load i7 %weights_51_addr

]]></Node>
<StgValue><ssdm name="weights_51_load"/></StgValue>
</operation>

<operation id="2391" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:108 %weights_52_addr = getelementptr i16 %weights_52, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_52_addr"/></StgValue>
</operation>

<operation id="2392" st_id="55" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="16" op_0_bw="7">
<![CDATA[
.split15:109 %weights_52_load = load i7 %weights_52_addr

]]></Node>
<StgValue><ssdm name="weights_52_load"/></StgValue>
</operation>

<operation id="2393" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:503 %add_ln1245_48 = add i24 %shl_ln737_47, i24 %mul_ln1245_48

]]></Node>
<StgValue><ssdm name="add_ln1245_48"/></StgValue>
</operation>

<operation id="2394" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:505 %mul_ln1245_49 = mul i24 %sext_ln1245_49, i24 %sext_ln1245_177

]]></Node>
<StgValue><ssdm name="mul_ln1245_49"/></StgValue>
</operation>

<operation id="2395" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:506 %tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_48, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2396" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:507 %shl_ln737_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_47, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_48"/></StgValue>
</operation>

<operation id="2397" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:508 %add_ln1245_49 = add i24 %shl_ln737_48, i24 %mul_ln1245_49

]]></Node>
<StgValue><ssdm name="add_ln1245_49"/></StgValue>
</operation>

<operation id="2398" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:510 %mul_ln1245_50 = mul i24 %sext_ln1245_50, i24 %sext_ln1245_178

]]></Node>
<StgValue><ssdm name="mul_ln1245_50"/></StgValue>
</operation>

<operation id="2399" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="24" op_0_bw="16">
<![CDATA[
.split15:514 %sext_ln1245_179 = sext i16 %weights_51_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_179"/></StgValue>
</operation>

<operation id="2400" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:515 %mul_ln1245_51 = mul i24 %sext_ln1245_51, i24 %sext_ln1245_179

]]></Node>
<StgValue><ssdm name="mul_ln1245_51"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2401" st_id="56" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="16" op_0_bw="7">
<![CDATA[
.split15:109 %weights_52_load = load i7 %weights_52_addr

]]></Node>
<StgValue><ssdm name="weights_52_load"/></StgValue>
</operation>

<operation id="2402" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:110 %weights_53_addr = getelementptr i16 %weights_53, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_53_addr"/></StgValue>
</operation>

<operation id="2403" st_id="56" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="7">
<![CDATA[
.split15:111 %weights_53_load = load i7 %weights_53_addr

]]></Node>
<StgValue><ssdm name="weights_53_load"/></StgValue>
</operation>

<operation id="2404" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:508 %add_ln1245_49 = add i24 %shl_ln737_48, i24 %mul_ln1245_49

]]></Node>
<StgValue><ssdm name="add_ln1245_49"/></StgValue>
</operation>

<operation id="2405" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:510 %mul_ln1245_50 = mul i24 %sext_ln1245_50, i24 %sext_ln1245_178

]]></Node>
<StgValue><ssdm name="mul_ln1245_50"/></StgValue>
</operation>

<operation id="2406" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:511 %tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_49, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2407" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:512 %shl_ln737_49 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_48, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_49"/></StgValue>
</operation>

<operation id="2408" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:513 %add_ln1245_50 = add i24 %shl_ln737_49, i24 %mul_ln1245_50

]]></Node>
<StgValue><ssdm name="add_ln1245_50"/></StgValue>
</operation>

<operation id="2409" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:515 %mul_ln1245_51 = mul i24 %sext_ln1245_51, i24 %sext_ln1245_179

]]></Node>
<StgValue><ssdm name="mul_ln1245_51"/></StgValue>
</operation>

<operation id="2410" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="24" op_0_bw="16">
<![CDATA[
.split15:519 %sext_ln1245_180 = sext i16 %weights_52_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_180"/></StgValue>
</operation>

<operation id="2411" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:520 %mul_ln1245_52 = mul i24 %sext_ln1245_52, i24 %sext_ln1245_180

]]></Node>
<StgValue><ssdm name="mul_ln1245_52"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2412" st_id="57" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="7">
<![CDATA[
.split15:111 %weights_53_load = load i7 %weights_53_addr

]]></Node>
<StgValue><ssdm name="weights_53_load"/></StgValue>
</operation>

<operation id="2413" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:112 %weights_54_addr = getelementptr i16 %weights_54, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_54_addr"/></StgValue>
</operation>

<operation id="2414" st_id="57" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="16" op_0_bw="7">
<![CDATA[
.split15:113 %weights_54_load = load i7 %weights_54_addr

]]></Node>
<StgValue><ssdm name="weights_54_load"/></StgValue>
</operation>

<operation id="2415" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:513 %add_ln1245_50 = add i24 %shl_ln737_49, i24 %mul_ln1245_50

]]></Node>
<StgValue><ssdm name="add_ln1245_50"/></StgValue>
</operation>

<operation id="2416" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:515 %mul_ln1245_51 = mul i24 %sext_ln1245_51, i24 %sext_ln1245_179

]]></Node>
<StgValue><ssdm name="mul_ln1245_51"/></StgValue>
</operation>

<operation id="2417" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:516 %tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_50, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="2418" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:517 %shl_ln737_50 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_50"/></StgValue>
</operation>

<operation id="2419" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:518 %add_ln1245_51 = add i24 %shl_ln737_50, i24 %mul_ln1245_51

]]></Node>
<StgValue><ssdm name="add_ln1245_51"/></StgValue>
</operation>

<operation id="2420" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:520 %mul_ln1245_52 = mul i24 %sext_ln1245_52, i24 %sext_ln1245_180

]]></Node>
<StgValue><ssdm name="mul_ln1245_52"/></StgValue>
</operation>

<operation id="2421" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="24" op_0_bw="16">
<![CDATA[
.split15:524 %sext_ln1245_181 = sext i16 %weights_53_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_181"/></StgValue>
</operation>

<operation id="2422" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:525 %mul_ln1245_53 = mul i24 %sext_ln1245_53, i24 %sext_ln1245_181

]]></Node>
<StgValue><ssdm name="mul_ln1245_53"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2423" st_id="58" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="16" op_0_bw="7">
<![CDATA[
.split15:113 %weights_54_load = load i7 %weights_54_addr

]]></Node>
<StgValue><ssdm name="weights_54_load"/></StgValue>
</operation>

<operation id="2424" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:114 %weights_55_addr = getelementptr i16 %weights_55, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_55_addr"/></StgValue>
</operation>

<operation id="2425" st_id="58" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="7">
<![CDATA[
.split15:115 %weights_55_load = load i7 %weights_55_addr

]]></Node>
<StgValue><ssdm name="weights_55_load"/></StgValue>
</operation>

<operation id="2426" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:518 %add_ln1245_51 = add i24 %shl_ln737_50, i24 %mul_ln1245_51

]]></Node>
<StgValue><ssdm name="add_ln1245_51"/></StgValue>
</operation>

<operation id="2427" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:520 %mul_ln1245_52 = mul i24 %sext_ln1245_52, i24 %sext_ln1245_180

]]></Node>
<StgValue><ssdm name="mul_ln1245_52"/></StgValue>
</operation>

<operation id="2428" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:521 %tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_51, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="2429" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:522 %shl_ln737_51 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_51"/></StgValue>
</operation>

<operation id="2430" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:523 %add_ln1245_52 = add i24 %shl_ln737_51, i24 %mul_ln1245_52

]]></Node>
<StgValue><ssdm name="add_ln1245_52"/></StgValue>
</operation>

<operation id="2431" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:525 %mul_ln1245_53 = mul i24 %sext_ln1245_53, i24 %sext_ln1245_181

]]></Node>
<StgValue><ssdm name="mul_ln1245_53"/></StgValue>
</operation>

<operation id="2432" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="24" op_0_bw="16">
<![CDATA[
.split15:529 %sext_ln1245_182 = sext i16 %weights_54_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_182"/></StgValue>
</operation>

<operation id="2433" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:530 %mul_ln1245_54 = mul i24 %sext_ln1245_54, i24 %sext_ln1245_182

]]></Node>
<StgValue><ssdm name="mul_ln1245_54"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2434" st_id="59" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="7">
<![CDATA[
.split15:115 %weights_55_load = load i7 %weights_55_addr

]]></Node>
<StgValue><ssdm name="weights_55_load"/></StgValue>
</operation>

<operation id="2435" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:116 %weights_56_addr = getelementptr i16 %weights_56, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_56_addr"/></StgValue>
</operation>

<operation id="2436" st_id="59" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="16" op_0_bw="7">
<![CDATA[
.split15:117 %weights_56_load = load i7 %weights_56_addr

]]></Node>
<StgValue><ssdm name="weights_56_load"/></StgValue>
</operation>

<operation id="2437" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:523 %add_ln1245_52 = add i24 %shl_ln737_51, i24 %mul_ln1245_52

]]></Node>
<StgValue><ssdm name="add_ln1245_52"/></StgValue>
</operation>

<operation id="2438" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:525 %mul_ln1245_53 = mul i24 %sext_ln1245_53, i24 %sext_ln1245_181

]]></Node>
<StgValue><ssdm name="mul_ln1245_53"/></StgValue>
</operation>

<operation id="2439" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:526 %tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_52, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="2440" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:527 %shl_ln737_52 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_52"/></StgValue>
</operation>

<operation id="2441" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:528 %add_ln1245_53 = add i24 %shl_ln737_52, i24 %mul_ln1245_53

]]></Node>
<StgValue><ssdm name="add_ln1245_53"/></StgValue>
</operation>

<operation id="2442" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:530 %mul_ln1245_54 = mul i24 %sext_ln1245_54, i24 %sext_ln1245_182

]]></Node>
<StgValue><ssdm name="mul_ln1245_54"/></StgValue>
</operation>

<operation id="2443" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="24" op_0_bw="16">
<![CDATA[
.split15:534 %sext_ln1245_183 = sext i16 %weights_55_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_183"/></StgValue>
</operation>

<operation id="2444" st_id="59" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:535 %mul_ln1245_55 = mul i24 %sext_ln1245_55, i24 %sext_ln1245_183

]]></Node>
<StgValue><ssdm name="mul_ln1245_55"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2445" st_id="60" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="16" op_0_bw="7">
<![CDATA[
.split15:117 %weights_56_load = load i7 %weights_56_addr

]]></Node>
<StgValue><ssdm name="weights_56_load"/></StgValue>
</operation>

<operation id="2446" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:118 %weights_57_addr = getelementptr i16 %weights_57, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_57_addr"/></StgValue>
</operation>

<operation id="2447" st_id="60" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="16" op_0_bw="7">
<![CDATA[
.split15:119 %weights_57_load = load i7 %weights_57_addr

]]></Node>
<StgValue><ssdm name="weights_57_load"/></StgValue>
</operation>

<operation id="2448" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:528 %add_ln1245_53 = add i24 %shl_ln737_52, i24 %mul_ln1245_53

]]></Node>
<StgValue><ssdm name="add_ln1245_53"/></StgValue>
</operation>

<operation id="2449" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:530 %mul_ln1245_54 = mul i24 %sext_ln1245_54, i24 %sext_ln1245_182

]]></Node>
<StgValue><ssdm name="mul_ln1245_54"/></StgValue>
</operation>

<operation id="2450" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:531 %tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_53, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2451" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:532 %shl_ln737_53 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_53"/></StgValue>
</operation>

<operation id="2452" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:533 %add_ln1245_54 = add i24 %shl_ln737_53, i24 %mul_ln1245_54

]]></Node>
<StgValue><ssdm name="add_ln1245_54"/></StgValue>
</operation>

<operation id="2453" st_id="60" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:535 %mul_ln1245_55 = mul i24 %sext_ln1245_55, i24 %sext_ln1245_183

]]></Node>
<StgValue><ssdm name="mul_ln1245_55"/></StgValue>
</operation>

<operation id="2454" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="24" op_0_bw="16">
<![CDATA[
.split15:539 %sext_ln1245_184 = sext i16 %weights_56_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_184"/></StgValue>
</operation>

<operation id="2455" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:540 %mul_ln1245_56 = mul i24 %sext_ln1245_56, i24 %sext_ln1245_184

]]></Node>
<StgValue><ssdm name="mul_ln1245_56"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2456" st_id="61" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="16" op_0_bw="7">
<![CDATA[
.split15:119 %weights_57_load = load i7 %weights_57_addr

]]></Node>
<StgValue><ssdm name="weights_57_load"/></StgValue>
</operation>

<operation id="2457" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:120 %weights_58_addr = getelementptr i16 %weights_58, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_58_addr"/></StgValue>
</operation>

<operation id="2458" st_id="61" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="7">
<![CDATA[
.split15:121 %weights_58_load = load i7 %weights_58_addr

]]></Node>
<StgValue><ssdm name="weights_58_load"/></StgValue>
</operation>

<operation id="2459" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:533 %add_ln1245_54 = add i24 %shl_ln737_53, i24 %mul_ln1245_54

]]></Node>
<StgValue><ssdm name="add_ln1245_54"/></StgValue>
</operation>

<operation id="2460" st_id="61" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:535 %mul_ln1245_55 = mul i24 %sext_ln1245_55, i24 %sext_ln1245_183

]]></Node>
<StgValue><ssdm name="mul_ln1245_55"/></StgValue>
</operation>

<operation id="2461" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:536 %tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_54, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2462" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:537 %shl_ln737_54 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_54"/></StgValue>
</operation>

<operation id="2463" st_id="61" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:538 %add_ln1245_55 = add i24 %shl_ln737_54, i24 %mul_ln1245_55

]]></Node>
<StgValue><ssdm name="add_ln1245_55"/></StgValue>
</operation>

<operation id="2464" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:540 %mul_ln1245_56 = mul i24 %sext_ln1245_56, i24 %sext_ln1245_184

]]></Node>
<StgValue><ssdm name="mul_ln1245_56"/></StgValue>
</operation>

<operation id="2465" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="24" op_0_bw="16">
<![CDATA[
.split15:544 %sext_ln1245_185 = sext i16 %weights_57_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_185"/></StgValue>
</operation>

<operation id="2466" st_id="61" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:545 %mul_ln1245_57 = mul i24 %sext_ln1245_57, i24 %sext_ln1245_185

]]></Node>
<StgValue><ssdm name="mul_ln1245_57"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2467" st_id="62" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="7">
<![CDATA[
.split15:121 %weights_58_load = load i7 %weights_58_addr

]]></Node>
<StgValue><ssdm name="weights_58_load"/></StgValue>
</operation>

<operation id="2468" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:122 %weights_59_addr = getelementptr i16 %weights_59, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_59_addr"/></StgValue>
</operation>

<operation id="2469" st_id="62" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="16" op_0_bw="7">
<![CDATA[
.split15:123 %weights_59_load = load i7 %weights_59_addr

]]></Node>
<StgValue><ssdm name="weights_59_load"/></StgValue>
</operation>

<operation id="2470" st_id="62" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:538 %add_ln1245_55 = add i24 %shl_ln737_54, i24 %mul_ln1245_55

]]></Node>
<StgValue><ssdm name="add_ln1245_55"/></StgValue>
</operation>

<operation id="2471" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:540 %mul_ln1245_56 = mul i24 %sext_ln1245_56, i24 %sext_ln1245_184

]]></Node>
<StgValue><ssdm name="mul_ln1245_56"/></StgValue>
</operation>

<operation id="2472" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:541 %tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_55, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2473" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:542 %shl_ln737_55 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_55"/></StgValue>
</operation>

<operation id="2474" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:543 %add_ln1245_56 = add i24 %shl_ln737_55, i24 %mul_ln1245_56

]]></Node>
<StgValue><ssdm name="add_ln1245_56"/></StgValue>
</operation>

<operation id="2475" st_id="62" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:545 %mul_ln1245_57 = mul i24 %sext_ln1245_57, i24 %sext_ln1245_185

]]></Node>
<StgValue><ssdm name="mul_ln1245_57"/></StgValue>
</operation>

<operation id="2476" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="24" op_0_bw="16">
<![CDATA[
.split15:549 %sext_ln1245_186 = sext i16 %weights_58_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_186"/></StgValue>
</operation>

<operation id="2477" st_id="62" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:550 %mul_ln1245_58 = mul i24 %sext_ln1245_58, i24 %sext_ln1245_186

]]></Node>
<StgValue><ssdm name="mul_ln1245_58"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2478" st_id="63" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="16" op_0_bw="7">
<![CDATA[
.split15:123 %weights_59_load = load i7 %weights_59_addr

]]></Node>
<StgValue><ssdm name="weights_59_load"/></StgValue>
</operation>

<operation id="2479" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:124 %weights_60_addr = getelementptr i16 %weights_60, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_60_addr"/></StgValue>
</operation>

<operation id="2480" st_id="63" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="16" op_0_bw="7">
<![CDATA[
.split15:125 %weights_60_load = load i7 %weights_60_addr

]]></Node>
<StgValue><ssdm name="weights_60_load"/></StgValue>
</operation>

<operation id="2481" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:543 %add_ln1245_56 = add i24 %shl_ln737_55, i24 %mul_ln1245_56

]]></Node>
<StgValue><ssdm name="add_ln1245_56"/></StgValue>
</operation>

<operation id="2482" st_id="63" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:545 %mul_ln1245_57 = mul i24 %sext_ln1245_57, i24 %sext_ln1245_185

]]></Node>
<StgValue><ssdm name="mul_ln1245_57"/></StgValue>
</operation>

<operation id="2483" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:546 %tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_56, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="2484" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:547 %shl_ln737_56 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_56"/></StgValue>
</operation>

<operation id="2485" st_id="63" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:548 %add_ln1245_57 = add i24 %shl_ln737_56, i24 %mul_ln1245_57

]]></Node>
<StgValue><ssdm name="add_ln1245_57"/></StgValue>
</operation>

<operation id="2486" st_id="63" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:550 %mul_ln1245_58 = mul i24 %sext_ln1245_58, i24 %sext_ln1245_186

]]></Node>
<StgValue><ssdm name="mul_ln1245_58"/></StgValue>
</operation>

<operation id="2487" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="24" op_0_bw="16">
<![CDATA[
.split15:554 %sext_ln1245_187 = sext i16 %weights_59_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_187"/></StgValue>
</operation>

<operation id="2488" st_id="63" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:555 %mul_ln1245_59 = mul i24 %sext_ln1245_59, i24 %sext_ln1245_187

]]></Node>
<StgValue><ssdm name="mul_ln1245_59"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2489" st_id="64" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="16" op_0_bw="7">
<![CDATA[
.split15:125 %weights_60_load = load i7 %weights_60_addr

]]></Node>
<StgValue><ssdm name="weights_60_load"/></StgValue>
</operation>

<operation id="2490" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:126 %weights_61_addr = getelementptr i16 %weights_61, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_61_addr"/></StgValue>
</operation>

<operation id="2491" st_id="64" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="16" op_0_bw="7">
<![CDATA[
.split15:127 %weights_61_load = load i7 %weights_61_addr

]]></Node>
<StgValue><ssdm name="weights_61_load"/></StgValue>
</operation>

<operation id="2492" st_id="64" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:548 %add_ln1245_57 = add i24 %shl_ln737_56, i24 %mul_ln1245_57

]]></Node>
<StgValue><ssdm name="add_ln1245_57"/></StgValue>
</operation>

<operation id="2493" st_id="64" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:550 %mul_ln1245_58 = mul i24 %sext_ln1245_58, i24 %sext_ln1245_186

]]></Node>
<StgValue><ssdm name="mul_ln1245_58"/></StgValue>
</operation>

<operation id="2494" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:551 %tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_57, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2495" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:552 %shl_ln737_57 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_56, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_57"/></StgValue>
</operation>

<operation id="2496" st_id="64" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:553 %add_ln1245_58 = add i24 %shl_ln737_57, i24 %mul_ln1245_58

]]></Node>
<StgValue><ssdm name="add_ln1245_58"/></StgValue>
</operation>

<operation id="2497" st_id="64" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:555 %mul_ln1245_59 = mul i24 %sext_ln1245_59, i24 %sext_ln1245_187

]]></Node>
<StgValue><ssdm name="mul_ln1245_59"/></StgValue>
</operation>

<operation id="2498" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="24" op_0_bw="16">
<![CDATA[
.split15:559 %sext_ln1245_188 = sext i16 %weights_60_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_188"/></StgValue>
</operation>

<operation id="2499" st_id="64" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:560 %mul_ln1245_60 = mul i24 %sext_ln1245_60, i24 %sext_ln1245_188

]]></Node>
<StgValue><ssdm name="mul_ln1245_60"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2500" st_id="65" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="16" op_0_bw="7">
<![CDATA[
.split15:127 %weights_61_load = load i7 %weights_61_addr

]]></Node>
<StgValue><ssdm name="weights_61_load"/></StgValue>
</operation>

<operation id="2501" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:128 %weights_62_addr = getelementptr i16 %weights_62, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_62_addr"/></StgValue>
</operation>

<operation id="2502" st_id="65" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="16" op_0_bw="7">
<![CDATA[
.split15:129 %weights_62_load = load i7 %weights_62_addr

]]></Node>
<StgValue><ssdm name="weights_62_load"/></StgValue>
</operation>

<operation id="2503" st_id="65" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:553 %add_ln1245_58 = add i24 %shl_ln737_57, i24 %mul_ln1245_58

]]></Node>
<StgValue><ssdm name="add_ln1245_58"/></StgValue>
</operation>

<operation id="2504" st_id="65" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:555 %mul_ln1245_59 = mul i24 %sext_ln1245_59, i24 %sext_ln1245_187

]]></Node>
<StgValue><ssdm name="mul_ln1245_59"/></StgValue>
</operation>

<operation id="2505" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:556 %tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_58, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2506" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:557 %shl_ln737_58 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_57, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_58"/></StgValue>
</operation>

<operation id="2507" st_id="65" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:558 %add_ln1245_59 = add i24 %shl_ln737_58, i24 %mul_ln1245_59

]]></Node>
<StgValue><ssdm name="add_ln1245_59"/></StgValue>
</operation>

<operation id="2508" st_id="65" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:560 %mul_ln1245_60 = mul i24 %sext_ln1245_60, i24 %sext_ln1245_188

]]></Node>
<StgValue><ssdm name="mul_ln1245_60"/></StgValue>
</operation>

<operation id="2509" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="24" op_0_bw="16">
<![CDATA[
.split15:564 %sext_ln1245_189 = sext i16 %weights_61_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_189"/></StgValue>
</operation>

<operation id="2510" st_id="65" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:565 %mul_ln1245_61 = mul i24 %sext_ln1245_61, i24 %sext_ln1245_189

]]></Node>
<StgValue><ssdm name="mul_ln1245_61"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2511" st_id="66" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="16" op_0_bw="7">
<![CDATA[
.split15:129 %weights_62_load = load i7 %weights_62_addr

]]></Node>
<StgValue><ssdm name="weights_62_load"/></StgValue>
</operation>

<operation id="2512" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:130 %weights_63_addr = getelementptr i16 %weights_63, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_63_addr"/></StgValue>
</operation>

<operation id="2513" st_id="66" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="7">
<![CDATA[
.split15:131 %weights_63_load = load i7 %weights_63_addr

]]></Node>
<StgValue><ssdm name="weights_63_load"/></StgValue>
</operation>

<operation id="2514" st_id="66" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:558 %add_ln1245_59 = add i24 %shl_ln737_58, i24 %mul_ln1245_59

]]></Node>
<StgValue><ssdm name="add_ln1245_59"/></StgValue>
</operation>

<operation id="2515" st_id="66" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:560 %mul_ln1245_60 = mul i24 %sext_ln1245_60, i24 %sext_ln1245_188

]]></Node>
<StgValue><ssdm name="mul_ln1245_60"/></StgValue>
</operation>

<operation id="2516" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:561 %tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_59, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2517" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:562 %shl_ln737_59 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_58, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_59"/></StgValue>
</operation>

<operation id="2518" st_id="66" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:563 %add_ln1245_60 = add i24 %shl_ln737_59, i24 %mul_ln1245_60

]]></Node>
<StgValue><ssdm name="add_ln1245_60"/></StgValue>
</operation>

<operation id="2519" st_id="66" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:565 %mul_ln1245_61 = mul i24 %sext_ln1245_61, i24 %sext_ln1245_189

]]></Node>
<StgValue><ssdm name="mul_ln1245_61"/></StgValue>
</operation>

<operation id="2520" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="24" op_0_bw="16">
<![CDATA[
.split15:569 %sext_ln1245_190 = sext i16 %weights_62_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_190"/></StgValue>
</operation>

<operation id="2521" st_id="66" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:570 %mul_ln1245_62 = mul i24 %sext_ln1245_62, i24 %sext_ln1245_190

]]></Node>
<StgValue><ssdm name="mul_ln1245_62"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2522" st_id="67" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="7">
<![CDATA[
.split15:131 %weights_63_load = load i7 %weights_63_addr

]]></Node>
<StgValue><ssdm name="weights_63_load"/></StgValue>
</operation>

<operation id="2523" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:132 %weights_64_addr = getelementptr i16 %weights_64, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_64_addr"/></StgValue>
</operation>

<operation id="2524" st_id="67" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="7">
<![CDATA[
.split15:133 %weights_64_load = load i7 %weights_64_addr

]]></Node>
<StgValue><ssdm name="weights_64_load"/></StgValue>
</operation>

<operation id="2525" st_id="67" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:563 %add_ln1245_60 = add i24 %shl_ln737_59, i24 %mul_ln1245_60

]]></Node>
<StgValue><ssdm name="add_ln1245_60"/></StgValue>
</operation>

<operation id="2526" st_id="67" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:565 %mul_ln1245_61 = mul i24 %sext_ln1245_61, i24 %sext_ln1245_189

]]></Node>
<StgValue><ssdm name="mul_ln1245_61"/></StgValue>
</operation>

<operation id="2527" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:566 %tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_60, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2528" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:567 %shl_ln737_60 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_59, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_60"/></StgValue>
</operation>

<operation id="2529" st_id="67" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:568 %add_ln1245_61 = add i24 %shl_ln737_60, i24 %mul_ln1245_61

]]></Node>
<StgValue><ssdm name="add_ln1245_61"/></StgValue>
</operation>

<operation id="2530" st_id="67" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:570 %mul_ln1245_62 = mul i24 %sext_ln1245_62, i24 %sext_ln1245_190

]]></Node>
<StgValue><ssdm name="mul_ln1245_62"/></StgValue>
</operation>

<operation id="2531" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="24" op_0_bw="16">
<![CDATA[
.split15:574 %sext_ln1245_191 = sext i16 %weights_63_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_191"/></StgValue>
</operation>

<operation id="2532" st_id="67" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:575 %mul_ln1245_63 = mul i24 %sext_ln1245_63, i24 %sext_ln1245_191

]]></Node>
<StgValue><ssdm name="mul_ln1245_63"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2533" st_id="68" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="7">
<![CDATA[
.split15:133 %weights_64_load = load i7 %weights_64_addr

]]></Node>
<StgValue><ssdm name="weights_64_load"/></StgValue>
</operation>

<operation id="2534" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:134 %weights_65_addr = getelementptr i16 %weights_65, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_65_addr"/></StgValue>
</operation>

<operation id="2535" st_id="68" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="16" op_0_bw="7">
<![CDATA[
.split15:135 %weights_65_load = load i7 %weights_65_addr

]]></Node>
<StgValue><ssdm name="weights_65_load"/></StgValue>
</operation>

<operation id="2536" st_id="68" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:568 %add_ln1245_61 = add i24 %shl_ln737_60, i24 %mul_ln1245_61

]]></Node>
<StgValue><ssdm name="add_ln1245_61"/></StgValue>
</operation>

<operation id="2537" st_id="68" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:570 %mul_ln1245_62 = mul i24 %sext_ln1245_62, i24 %sext_ln1245_190

]]></Node>
<StgValue><ssdm name="mul_ln1245_62"/></StgValue>
</operation>

<operation id="2538" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:571 %tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_61, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2539" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:572 %shl_ln737_61 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_60, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_61"/></StgValue>
</operation>

<operation id="2540" st_id="68" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:573 %add_ln1245_62 = add i24 %shl_ln737_61, i24 %mul_ln1245_62

]]></Node>
<StgValue><ssdm name="add_ln1245_62"/></StgValue>
</operation>

<operation id="2541" st_id="68" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:575 %mul_ln1245_63 = mul i24 %sext_ln1245_63, i24 %sext_ln1245_191

]]></Node>
<StgValue><ssdm name="mul_ln1245_63"/></StgValue>
</operation>

<operation id="2542" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="24" op_0_bw="16">
<![CDATA[
.split15:579 %sext_ln1245_192 = sext i16 %weights_64_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_192"/></StgValue>
</operation>

<operation id="2543" st_id="68" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:580 %mul_ln1245_64 = mul i24 %sext_ln1245_64, i24 %sext_ln1245_192

]]></Node>
<StgValue><ssdm name="mul_ln1245_64"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2544" st_id="69" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="16" op_0_bw="7">
<![CDATA[
.split15:135 %weights_65_load = load i7 %weights_65_addr

]]></Node>
<StgValue><ssdm name="weights_65_load"/></StgValue>
</operation>

<operation id="2545" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:136 %weights_66_addr = getelementptr i16 %weights_66, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_66_addr"/></StgValue>
</operation>

<operation id="2546" st_id="69" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="16" op_0_bw="7">
<![CDATA[
.split15:137 %weights_66_load = load i7 %weights_66_addr

]]></Node>
<StgValue><ssdm name="weights_66_load"/></StgValue>
</operation>

<operation id="2547" st_id="69" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:573 %add_ln1245_62 = add i24 %shl_ln737_61, i24 %mul_ln1245_62

]]></Node>
<StgValue><ssdm name="add_ln1245_62"/></StgValue>
</operation>

<operation id="2548" st_id="69" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:575 %mul_ln1245_63 = mul i24 %sext_ln1245_63, i24 %sext_ln1245_191

]]></Node>
<StgValue><ssdm name="mul_ln1245_63"/></StgValue>
</operation>

<operation id="2549" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:576 %tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_62, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2550" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:577 %shl_ln737_62 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_61, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_62"/></StgValue>
</operation>

<operation id="2551" st_id="69" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:578 %add_ln1245_63 = add i24 %shl_ln737_62, i24 %mul_ln1245_63

]]></Node>
<StgValue><ssdm name="add_ln1245_63"/></StgValue>
</operation>

<operation id="2552" st_id="69" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:580 %mul_ln1245_64 = mul i24 %sext_ln1245_64, i24 %sext_ln1245_192

]]></Node>
<StgValue><ssdm name="mul_ln1245_64"/></StgValue>
</operation>

<operation id="2553" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="24" op_0_bw="16">
<![CDATA[
.split15:584 %sext_ln1245_193 = sext i16 %weights_65_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_193"/></StgValue>
</operation>

<operation id="2554" st_id="69" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:585 %mul_ln1245_65 = mul i24 %sext_ln1245_65, i24 %sext_ln1245_193

]]></Node>
<StgValue><ssdm name="mul_ln1245_65"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2555" st_id="70" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="16" op_0_bw="7">
<![CDATA[
.split15:137 %weights_66_load = load i7 %weights_66_addr

]]></Node>
<StgValue><ssdm name="weights_66_load"/></StgValue>
</operation>

<operation id="2556" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:138 %weights_67_addr = getelementptr i16 %weights_67, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_67_addr"/></StgValue>
</operation>

<operation id="2557" st_id="70" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="16" op_0_bw="7">
<![CDATA[
.split15:139 %weights_67_load = load i7 %weights_67_addr

]]></Node>
<StgValue><ssdm name="weights_67_load"/></StgValue>
</operation>

<operation id="2558" st_id="70" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:578 %add_ln1245_63 = add i24 %shl_ln737_62, i24 %mul_ln1245_63

]]></Node>
<StgValue><ssdm name="add_ln1245_63"/></StgValue>
</operation>

<operation id="2559" st_id="70" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:580 %mul_ln1245_64 = mul i24 %sext_ln1245_64, i24 %sext_ln1245_192

]]></Node>
<StgValue><ssdm name="mul_ln1245_64"/></StgValue>
</operation>

<operation id="2560" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:581 %tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_63, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2561" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:582 %shl_ln737_63 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_63"/></StgValue>
</operation>

<operation id="2562" st_id="70" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:583 %add_ln1245_64 = add i24 %shl_ln737_63, i24 %mul_ln1245_64

]]></Node>
<StgValue><ssdm name="add_ln1245_64"/></StgValue>
</operation>

<operation id="2563" st_id="70" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:585 %mul_ln1245_65 = mul i24 %sext_ln1245_65, i24 %sext_ln1245_193

]]></Node>
<StgValue><ssdm name="mul_ln1245_65"/></StgValue>
</operation>

<operation id="2564" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="24" op_0_bw="16">
<![CDATA[
.split15:589 %sext_ln1245_194 = sext i16 %weights_66_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_194"/></StgValue>
</operation>

<operation id="2565" st_id="70" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:590 %mul_ln1245_66 = mul i24 %sext_ln1245_66, i24 %sext_ln1245_194

]]></Node>
<StgValue><ssdm name="mul_ln1245_66"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2566" st_id="71" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="16" op_0_bw="7">
<![CDATA[
.split15:139 %weights_67_load = load i7 %weights_67_addr

]]></Node>
<StgValue><ssdm name="weights_67_load"/></StgValue>
</operation>

<operation id="2567" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:140 %weights_68_addr = getelementptr i16 %weights_68, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_68_addr"/></StgValue>
</operation>

<operation id="2568" st_id="71" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="16" op_0_bw="7">
<![CDATA[
.split15:141 %weights_68_load = load i7 %weights_68_addr

]]></Node>
<StgValue><ssdm name="weights_68_load"/></StgValue>
</operation>

<operation id="2569" st_id="71" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:583 %add_ln1245_64 = add i24 %shl_ln737_63, i24 %mul_ln1245_64

]]></Node>
<StgValue><ssdm name="add_ln1245_64"/></StgValue>
</operation>

<operation id="2570" st_id="71" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:585 %mul_ln1245_65 = mul i24 %sext_ln1245_65, i24 %sext_ln1245_193

]]></Node>
<StgValue><ssdm name="mul_ln1245_65"/></StgValue>
</operation>

<operation id="2571" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:586 %tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_64, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2572" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:587 %shl_ln737_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_63, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_64"/></StgValue>
</operation>

<operation id="2573" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:588 %add_ln1245_65 = add i24 %shl_ln737_64, i24 %mul_ln1245_65

]]></Node>
<StgValue><ssdm name="add_ln1245_65"/></StgValue>
</operation>

<operation id="2574" st_id="71" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:590 %mul_ln1245_66 = mul i24 %sext_ln1245_66, i24 %sext_ln1245_194

]]></Node>
<StgValue><ssdm name="mul_ln1245_66"/></StgValue>
</operation>

<operation id="2575" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="24" op_0_bw="16">
<![CDATA[
.split15:594 %sext_ln1245_195 = sext i16 %weights_67_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_195"/></StgValue>
</operation>

<operation id="2576" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:595 %mul_ln1245_67 = mul i24 %sext_ln1245_67, i24 %sext_ln1245_195

]]></Node>
<StgValue><ssdm name="mul_ln1245_67"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2577" st_id="72" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="16" op_0_bw="7">
<![CDATA[
.split15:141 %weights_68_load = load i7 %weights_68_addr

]]></Node>
<StgValue><ssdm name="weights_68_load"/></StgValue>
</operation>

<operation id="2578" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:142 %weights_69_addr = getelementptr i16 %weights_69, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_69_addr"/></StgValue>
</operation>

<operation id="2579" st_id="72" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="16" op_0_bw="7">
<![CDATA[
.split15:143 %weights_69_load = load i7 %weights_69_addr

]]></Node>
<StgValue><ssdm name="weights_69_load"/></StgValue>
</operation>

<operation id="2580" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:588 %add_ln1245_65 = add i24 %shl_ln737_64, i24 %mul_ln1245_65

]]></Node>
<StgValue><ssdm name="add_ln1245_65"/></StgValue>
</operation>

<operation id="2581" st_id="72" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:590 %mul_ln1245_66 = mul i24 %sext_ln1245_66, i24 %sext_ln1245_194

]]></Node>
<StgValue><ssdm name="mul_ln1245_66"/></StgValue>
</operation>

<operation id="2582" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:591 %tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_65, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2583" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:592 %shl_ln737_65 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_64, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_65"/></StgValue>
</operation>

<operation id="2584" st_id="72" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:593 %add_ln1245_66 = add i24 %shl_ln737_65, i24 %mul_ln1245_66

]]></Node>
<StgValue><ssdm name="add_ln1245_66"/></StgValue>
</operation>

<operation id="2585" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:595 %mul_ln1245_67 = mul i24 %sext_ln1245_67, i24 %sext_ln1245_195

]]></Node>
<StgValue><ssdm name="mul_ln1245_67"/></StgValue>
</operation>

<operation id="2586" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="24" op_0_bw="16">
<![CDATA[
.split15:599 %sext_ln1245_196 = sext i16 %weights_68_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_196"/></StgValue>
</operation>

<operation id="2587" st_id="72" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:600 %mul_ln1245_68 = mul i24 %sext_ln1245_68, i24 %sext_ln1245_196

]]></Node>
<StgValue><ssdm name="mul_ln1245_68"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2588" st_id="73" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="16" op_0_bw="7">
<![CDATA[
.split15:143 %weights_69_load = load i7 %weights_69_addr

]]></Node>
<StgValue><ssdm name="weights_69_load"/></StgValue>
</operation>

<operation id="2589" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:144 %weights_70_addr = getelementptr i16 %weights_70, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_70_addr"/></StgValue>
</operation>

<operation id="2590" st_id="73" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="7">
<![CDATA[
.split15:145 %weights_70_load = load i7 %weights_70_addr

]]></Node>
<StgValue><ssdm name="weights_70_load"/></StgValue>
</operation>

<operation id="2591" st_id="73" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:593 %add_ln1245_66 = add i24 %shl_ln737_65, i24 %mul_ln1245_66

]]></Node>
<StgValue><ssdm name="add_ln1245_66"/></StgValue>
</operation>

<operation id="2592" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:595 %mul_ln1245_67 = mul i24 %sext_ln1245_67, i24 %sext_ln1245_195

]]></Node>
<StgValue><ssdm name="mul_ln1245_67"/></StgValue>
</operation>

<operation id="2593" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:596 %tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_66, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2594" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:597 %shl_ln737_66 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_65, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_66"/></StgValue>
</operation>

<operation id="2595" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:598 %add_ln1245_67 = add i24 %shl_ln737_66, i24 %mul_ln1245_67

]]></Node>
<StgValue><ssdm name="add_ln1245_67"/></StgValue>
</operation>

<operation id="2596" st_id="73" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:600 %mul_ln1245_68 = mul i24 %sext_ln1245_68, i24 %sext_ln1245_196

]]></Node>
<StgValue><ssdm name="mul_ln1245_68"/></StgValue>
</operation>

<operation id="2597" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="24" op_0_bw="16">
<![CDATA[
.split15:604 %sext_ln1245_197 = sext i16 %weights_69_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_197"/></StgValue>
</operation>

<operation id="2598" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:605 %mul_ln1245_69 = mul i24 %sext_ln1245_69, i24 %sext_ln1245_197

]]></Node>
<StgValue><ssdm name="mul_ln1245_69"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2599" st_id="74" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="7">
<![CDATA[
.split15:145 %weights_70_load = load i7 %weights_70_addr

]]></Node>
<StgValue><ssdm name="weights_70_load"/></StgValue>
</operation>

<operation id="2600" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:146 %weights_71_addr = getelementptr i16 %weights_71, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_71_addr"/></StgValue>
</operation>

<operation id="2601" st_id="74" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="16" op_0_bw="7">
<![CDATA[
.split15:147 %weights_71_load = load i7 %weights_71_addr

]]></Node>
<StgValue><ssdm name="weights_71_load"/></StgValue>
</operation>

<operation id="2602" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:598 %add_ln1245_67 = add i24 %shl_ln737_66, i24 %mul_ln1245_67

]]></Node>
<StgValue><ssdm name="add_ln1245_67"/></StgValue>
</operation>

<operation id="2603" st_id="74" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:600 %mul_ln1245_68 = mul i24 %sext_ln1245_68, i24 %sext_ln1245_196

]]></Node>
<StgValue><ssdm name="mul_ln1245_68"/></StgValue>
</operation>

<operation id="2604" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:601 %tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_67, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2605" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:602 %shl_ln737_67 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_66, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_67"/></StgValue>
</operation>

<operation id="2606" st_id="74" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:603 %add_ln1245_68 = add i24 %shl_ln737_67, i24 %mul_ln1245_68

]]></Node>
<StgValue><ssdm name="add_ln1245_68"/></StgValue>
</operation>

<operation id="2607" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:605 %mul_ln1245_69 = mul i24 %sext_ln1245_69, i24 %sext_ln1245_197

]]></Node>
<StgValue><ssdm name="mul_ln1245_69"/></StgValue>
</operation>

<operation id="2608" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="24" op_0_bw="16">
<![CDATA[
.split15:609 %sext_ln1245_198 = sext i16 %weights_70_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_198"/></StgValue>
</operation>

<operation id="2609" st_id="74" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:610 %mul_ln1245_70 = mul i24 %sext_ln1245_70, i24 %sext_ln1245_198

]]></Node>
<StgValue><ssdm name="mul_ln1245_70"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2610" st_id="75" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="16" op_0_bw="7">
<![CDATA[
.split15:147 %weights_71_load = load i7 %weights_71_addr

]]></Node>
<StgValue><ssdm name="weights_71_load"/></StgValue>
</operation>

<operation id="2611" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:148 %weights_72_addr = getelementptr i16 %weights_72, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_72_addr"/></StgValue>
</operation>

<operation id="2612" st_id="75" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="16" op_0_bw="7">
<![CDATA[
.split15:149 %weights_72_load = load i7 %weights_72_addr

]]></Node>
<StgValue><ssdm name="weights_72_load"/></StgValue>
</operation>

<operation id="2613" st_id="75" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:603 %add_ln1245_68 = add i24 %shl_ln737_67, i24 %mul_ln1245_68

]]></Node>
<StgValue><ssdm name="add_ln1245_68"/></StgValue>
</operation>

<operation id="2614" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:605 %mul_ln1245_69 = mul i24 %sext_ln1245_69, i24 %sext_ln1245_197

]]></Node>
<StgValue><ssdm name="mul_ln1245_69"/></StgValue>
</operation>

<operation id="2615" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:606 %tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_68, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2616" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:607 %shl_ln737_68 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_67, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_68"/></StgValue>
</operation>

<operation id="2617" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:608 %add_ln1245_69 = add i24 %shl_ln737_68, i24 %mul_ln1245_69

]]></Node>
<StgValue><ssdm name="add_ln1245_69"/></StgValue>
</operation>

<operation id="2618" st_id="75" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:610 %mul_ln1245_70 = mul i24 %sext_ln1245_70, i24 %sext_ln1245_198

]]></Node>
<StgValue><ssdm name="mul_ln1245_70"/></StgValue>
</operation>

<operation id="2619" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="24" op_0_bw="16">
<![CDATA[
.split15:614 %sext_ln1245_199 = sext i16 %weights_71_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_199"/></StgValue>
</operation>

<operation id="2620" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:615 %mul_ln1245_71 = mul i24 %sext_ln1245_71, i24 %sext_ln1245_199

]]></Node>
<StgValue><ssdm name="mul_ln1245_71"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2621" st_id="76" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="16" op_0_bw="7">
<![CDATA[
.split15:149 %weights_72_load = load i7 %weights_72_addr

]]></Node>
<StgValue><ssdm name="weights_72_load"/></StgValue>
</operation>

<operation id="2622" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:150 %weights_73_addr = getelementptr i16 %weights_73, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_73_addr"/></StgValue>
</operation>

<operation id="2623" st_id="76" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="16" op_0_bw="7">
<![CDATA[
.split15:151 %weights_73_load = load i7 %weights_73_addr

]]></Node>
<StgValue><ssdm name="weights_73_load"/></StgValue>
</operation>

<operation id="2624" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:608 %add_ln1245_69 = add i24 %shl_ln737_68, i24 %mul_ln1245_69

]]></Node>
<StgValue><ssdm name="add_ln1245_69"/></StgValue>
</operation>

<operation id="2625" st_id="76" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:610 %mul_ln1245_70 = mul i24 %sext_ln1245_70, i24 %sext_ln1245_198

]]></Node>
<StgValue><ssdm name="mul_ln1245_70"/></StgValue>
</operation>

<operation id="2626" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:611 %tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_69, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2627" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:612 %shl_ln737_69 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_68, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_69"/></StgValue>
</operation>

<operation id="2628" st_id="76" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:613 %add_ln1245_70 = add i24 %shl_ln737_69, i24 %mul_ln1245_70

]]></Node>
<StgValue><ssdm name="add_ln1245_70"/></StgValue>
</operation>

<operation id="2629" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:615 %mul_ln1245_71 = mul i24 %sext_ln1245_71, i24 %sext_ln1245_199

]]></Node>
<StgValue><ssdm name="mul_ln1245_71"/></StgValue>
</operation>

<operation id="2630" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="24" op_0_bw="16">
<![CDATA[
.split15:619 %sext_ln1245_200 = sext i16 %weights_72_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_200"/></StgValue>
</operation>

<operation id="2631" st_id="76" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:620 %mul_ln1245_72 = mul i24 %sext_ln1245_72, i24 %sext_ln1245_200

]]></Node>
<StgValue><ssdm name="mul_ln1245_72"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2632" st_id="77" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="16" op_0_bw="7">
<![CDATA[
.split15:151 %weights_73_load = load i7 %weights_73_addr

]]></Node>
<StgValue><ssdm name="weights_73_load"/></StgValue>
</operation>

<operation id="2633" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:152 %weights_74_addr = getelementptr i16 %weights_74, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_74_addr"/></StgValue>
</operation>

<operation id="2634" st_id="77" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="16" op_0_bw="7">
<![CDATA[
.split15:153 %weights_74_load = load i7 %weights_74_addr

]]></Node>
<StgValue><ssdm name="weights_74_load"/></StgValue>
</operation>

<operation id="2635" st_id="77" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:613 %add_ln1245_70 = add i24 %shl_ln737_69, i24 %mul_ln1245_70

]]></Node>
<StgValue><ssdm name="add_ln1245_70"/></StgValue>
</operation>

<operation id="2636" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:615 %mul_ln1245_71 = mul i24 %sext_ln1245_71, i24 %sext_ln1245_199

]]></Node>
<StgValue><ssdm name="mul_ln1245_71"/></StgValue>
</operation>

<operation id="2637" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:616 %tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_70, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="2638" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:617 %shl_ln737_70 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_69, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_70"/></StgValue>
</operation>

<operation id="2639" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:618 %add_ln1245_71 = add i24 %shl_ln737_70, i24 %mul_ln1245_71

]]></Node>
<StgValue><ssdm name="add_ln1245_71"/></StgValue>
</operation>

<operation id="2640" st_id="77" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:620 %mul_ln1245_72 = mul i24 %sext_ln1245_72, i24 %sext_ln1245_200

]]></Node>
<StgValue><ssdm name="mul_ln1245_72"/></StgValue>
</operation>

<operation id="2641" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="24" op_0_bw="16">
<![CDATA[
.split15:624 %sext_ln1245_201 = sext i16 %weights_73_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_201"/></StgValue>
</operation>

<operation id="2642" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:625 %mul_ln1245_73 = mul i24 %sext_ln1245_73, i24 %sext_ln1245_201

]]></Node>
<StgValue><ssdm name="mul_ln1245_73"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2643" st_id="78" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="16" op_0_bw="7">
<![CDATA[
.split15:153 %weights_74_load = load i7 %weights_74_addr

]]></Node>
<StgValue><ssdm name="weights_74_load"/></StgValue>
</operation>

<operation id="2644" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:154 %weights_75_addr = getelementptr i16 %weights_75, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_75_addr"/></StgValue>
</operation>

<operation id="2645" st_id="78" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="7">
<![CDATA[
.split15:155 %weights_75_load = load i7 %weights_75_addr

]]></Node>
<StgValue><ssdm name="weights_75_load"/></StgValue>
</operation>

<operation id="2646" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:618 %add_ln1245_71 = add i24 %shl_ln737_70, i24 %mul_ln1245_71

]]></Node>
<StgValue><ssdm name="add_ln1245_71"/></StgValue>
</operation>

<operation id="2647" st_id="78" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:620 %mul_ln1245_72 = mul i24 %sext_ln1245_72, i24 %sext_ln1245_200

]]></Node>
<StgValue><ssdm name="mul_ln1245_72"/></StgValue>
</operation>

<operation id="2648" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:621 %tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_71, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2649" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:622 %shl_ln737_71 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_71"/></StgValue>
</operation>

<operation id="2650" st_id="78" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:623 %add_ln1245_72 = add i24 %shl_ln737_71, i24 %mul_ln1245_72

]]></Node>
<StgValue><ssdm name="add_ln1245_72"/></StgValue>
</operation>

<operation id="2651" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:625 %mul_ln1245_73 = mul i24 %sext_ln1245_73, i24 %sext_ln1245_201

]]></Node>
<StgValue><ssdm name="mul_ln1245_73"/></StgValue>
</operation>

<operation id="2652" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="24" op_0_bw="16">
<![CDATA[
.split15:629 %sext_ln1245_202 = sext i16 %weights_74_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_202"/></StgValue>
</operation>

<operation id="2653" st_id="78" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:630 %mul_ln1245_74 = mul i24 %sext_ln1245_74, i24 %sext_ln1245_202

]]></Node>
<StgValue><ssdm name="mul_ln1245_74"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2654" st_id="79" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="7">
<![CDATA[
.split15:155 %weights_75_load = load i7 %weights_75_addr

]]></Node>
<StgValue><ssdm name="weights_75_load"/></StgValue>
</operation>

<operation id="2655" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:156 %weights_76_addr = getelementptr i16 %weights_76, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_76_addr"/></StgValue>
</operation>

<operation id="2656" st_id="79" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="16" op_0_bw="7">
<![CDATA[
.split15:157 %weights_76_load = load i7 %weights_76_addr

]]></Node>
<StgValue><ssdm name="weights_76_load"/></StgValue>
</operation>

<operation id="2657" st_id="79" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:623 %add_ln1245_72 = add i24 %shl_ln737_71, i24 %mul_ln1245_72

]]></Node>
<StgValue><ssdm name="add_ln1245_72"/></StgValue>
</operation>

<operation id="2658" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:625 %mul_ln1245_73 = mul i24 %sext_ln1245_73, i24 %sext_ln1245_201

]]></Node>
<StgValue><ssdm name="mul_ln1245_73"/></StgValue>
</operation>

<operation id="2659" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:626 %tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_72, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="2660" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:627 %shl_ln737_72 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_71, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_72"/></StgValue>
</operation>

<operation id="2661" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:628 %add_ln1245_73 = add i24 %shl_ln737_72, i24 %mul_ln1245_73

]]></Node>
<StgValue><ssdm name="add_ln1245_73"/></StgValue>
</operation>

<operation id="2662" st_id="79" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:630 %mul_ln1245_74 = mul i24 %sext_ln1245_74, i24 %sext_ln1245_202

]]></Node>
<StgValue><ssdm name="mul_ln1245_74"/></StgValue>
</operation>

<operation id="2663" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="24" op_0_bw="16">
<![CDATA[
.split15:634 %sext_ln1245_203 = sext i16 %weights_75_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_203"/></StgValue>
</operation>

<operation id="2664" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:635 %mul_ln1245_75 = mul i24 %sext_ln1245_75, i24 %sext_ln1245_203

]]></Node>
<StgValue><ssdm name="mul_ln1245_75"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2665" st_id="80" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="16" op_0_bw="7">
<![CDATA[
.split15:157 %weights_76_load = load i7 %weights_76_addr

]]></Node>
<StgValue><ssdm name="weights_76_load"/></StgValue>
</operation>

<operation id="2666" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:158 %weights_77_addr = getelementptr i16 %weights_77, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_77_addr"/></StgValue>
</operation>

<operation id="2667" st_id="80" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="16" op_0_bw="7">
<![CDATA[
.split15:159 %weights_77_load = load i7 %weights_77_addr

]]></Node>
<StgValue><ssdm name="weights_77_load"/></StgValue>
</operation>

<operation id="2668" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:628 %add_ln1245_73 = add i24 %shl_ln737_72, i24 %mul_ln1245_73

]]></Node>
<StgValue><ssdm name="add_ln1245_73"/></StgValue>
</operation>

<operation id="2669" st_id="80" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:630 %mul_ln1245_74 = mul i24 %sext_ln1245_74, i24 %sext_ln1245_202

]]></Node>
<StgValue><ssdm name="mul_ln1245_74"/></StgValue>
</operation>

<operation id="2670" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:631 %tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_73, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="2671" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:632 %shl_ln737_73 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_72, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_73"/></StgValue>
</operation>

<operation id="2672" st_id="80" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:633 %add_ln1245_74 = add i24 %shl_ln737_73, i24 %mul_ln1245_74

]]></Node>
<StgValue><ssdm name="add_ln1245_74"/></StgValue>
</operation>

<operation id="2673" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:635 %mul_ln1245_75 = mul i24 %sext_ln1245_75, i24 %sext_ln1245_203

]]></Node>
<StgValue><ssdm name="mul_ln1245_75"/></StgValue>
</operation>

<operation id="2674" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="24" op_0_bw="16">
<![CDATA[
.split15:639 %sext_ln1245_204 = sext i16 %weights_76_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_204"/></StgValue>
</operation>

<operation id="2675" st_id="80" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:640 %mul_ln1245_76 = mul i24 %sext_ln1245_76, i24 %sext_ln1245_204

]]></Node>
<StgValue><ssdm name="mul_ln1245_76"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2676" st_id="81" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="16" op_0_bw="7">
<![CDATA[
.split15:159 %weights_77_load = load i7 %weights_77_addr

]]></Node>
<StgValue><ssdm name="weights_77_load"/></StgValue>
</operation>

<operation id="2677" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:160 %weights_78_addr = getelementptr i16 %weights_78, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_78_addr"/></StgValue>
</operation>

<operation id="2678" st_id="81" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="16" op_0_bw="7">
<![CDATA[
.split15:161 %weights_78_load = load i7 %weights_78_addr

]]></Node>
<StgValue><ssdm name="weights_78_load"/></StgValue>
</operation>

<operation id="2679" st_id="81" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:633 %add_ln1245_74 = add i24 %shl_ln737_73, i24 %mul_ln1245_74

]]></Node>
<StgValue><ssdm name="add_ln1245_74"/></StgValue>
</operation>

<operation id="2680" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:635 %mul_ln1245_75 = mul i24 %sext_ln1245_75, i24 %sext_ln1245_203

]]></Node>
<StgValue><ssdm name="mul_ln1245_75"/></StgValue>
</operation>

<operation id="2681" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:636 %tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_74, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="2682" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:637 %shl_ln737_74 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_73, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_74"/></StgValue>
</operation>

<operation id="2683" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:638 %add_ln1245_75 = add i24 %shl_ln737_74, i24 %mul_ln1245_75

]]></Node>
<StgValue><ssdm name="add_ln1245_75"/></StgValue>
</operation>

<operation id="2684" st_id="81" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:640 %mul_ln1245_76 = mul i24 %sext_ln1245_76, i24 %sext_ln1245_204

]]></Node>
<StgValue><ssdm name="mul_ln1245_76"/></StgValue>
</operation>

<operation id="2685" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="24" op_0_bw="16">
<![CDATA[
.split15:644 %sext_ln1245_205 = sext i16 %weights_77_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_205"/></StgValue>
</operation>

<operation id="2686" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:645 %mul_ln1245_77 = mul i24 %sext_ln1245_77, i24 %sext_ln1245_205

]]></Node>
<StgValue><ssdm name="mul_ln1245_77"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2687" st_id="82" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="16" op_0_bw="7">
<![CDATA[
.split15:161 %weights_78_load = load i7 %weights_78_addr

]]></Node>
<StgValue><ssdm name="weights_78_load"/></StgValue>
</operation>

<operation id="2688" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:162 %weights_79_addr = getelementptr i16 %weights_79, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_79_addr"/></StgValue>
</operation>

<operation id="2689" st_id="82" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="16" op_0_bw="7">
<![CDATA[
.split15:163 %weights_79_load = load i7 %weights_79_addr

]]></Node>
<StgValue><ssdm name="weights_79_load"/></StgValue>
</operation>

<operation id="2690" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:638 %add_ln1245_75 = add i24 %shl_ln737_74, i24 %mul_ln1245_75

]]></Node>
<StgValue><ssdm name="add_ln1245_75"/></StgValue>
</operation>

<operation id="2691" st_id="82" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:640 %mul_ln1245_76 = mul i24 %sext_ln1245_76, i24 %sext_ln1245_204

]]></Node>
<StgValue><ssdm name="mul_ln1245_76"/></StgValue>
</operation>

<operation id="2692" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:641 %tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_75, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="2693" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:642 %shl_ln737_75 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_74, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_75"/></StgValue>
</operation>

<operation id="2694" st_id="82" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:643 %add_ln1245_76 = add i24 %shl_ln737_75, i24 %mul_ln1245_76

]]></Node>
<StgValue><ssdm name="add_ln1245_76"/></StgValue>
</operation>

<operation id="2695" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:645 %mul_ln1245_77 = mul i24 %sext_ln1245_77, i24 %sext_ln1245_205

]]></Node>
<StgValue><ssdm name="mul_ln1245_77"/></StgValue>
</operation>

<operation id="2696" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="24" op_0_bw="16">
<![CDATA[
.split15:649 %sext_ln1245_206 = sext i16 %weights_78_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_206"/></StgValue>
</operation>

<operation id="2697" st_id="82" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:650 %mul_ln1245_78 = mul i24 %sext_ln1245_78, i24 %sext_ln1245_206

]]></Node>
<StgValue><ssdm name="mul_ln1245_78"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2698" st_id="83" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="16" op_0_bw="7">
<![CDATA[
.split15:163 %weights_79_load = load i7 %weights_79_addr

]]></Node>
<StgValue><ssdm name="weights_79_load"/></StgValue>
</operation>

<operation id="2699" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:164 %weights_80_addr = getelementptr i16 %weights_80, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_80_addr"/></StgValue>
</operation>

<operation id="2700" st_id="83" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="7">
<![CDATA[
.split15:165 %weights_80_load = load i7 %weights_80_addr

]]></Node>
<StgValue><ssdm name="weights_80_load"/></StgValue>
</operation>

<operation id="2701" st_id="83" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:643 %add_ln1245_76 = add i24 %shl_ln737_75, i24 %mul_ln1245_76

]]></Node>
<StgValue><ssdm name="add_ln1245_76"/></StgValue>
</operation>

<operation id="2702" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:645 %mul_ln1245_77 = mul i24 %sext_ln1245_77, i24 %sext_ln1245_205

]]></Node>
<StgValue><ssdm name="mul_ln1245_77"/></StgValue>
</operation>

<operation id="2703" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:646 %tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_76, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="2704" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:647 %shl_ln737_76 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_75, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_76"/></StgValue>
</operation>

<operation id="2705" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:648 %add_ln1245_77 = add i24 %shl_ln737_76, i24 %mul_ln1245_77

]]></Node>
<StgValue><ssdm name="add_ln1245_77"/></StgValue>
</operation>

<operation id="2706" st_id="83" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:650 %mul_ln1245_78 = mul i24 %sext_ln1245_78, i24 %sext_ln1245_206

]]></Node>
<StgValue><ssdm name="mul_ln1245_78"/></StgValue>
</operation>

<operation id="2707" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="24" op_0_bw="16">
<![CDATA[
.split15:654 %sext_ln1245_207 = sext i16 %weights_79_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_207"/></StgValue>
</operation>

<operation id="2708" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:655 %mul_ln1245_79 = mul i24 %sext_ln1245_79, i24 %sext_ln1245_207

]]></Node>
<StgValue><ssdm name="mul_ln1245_79"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2709" st_id="84" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="7">
<![CDATA[
.split15:165 %weights_80_load = load i7 %weights_80_addr

]]></Node>
<StgValue><ssdm name="weights_80_load"/></StgValue>
</operation>

<operation id="2710" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:166 %weights_81_addr = getelementptr i16 %weights_81, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_81_addr"/></StgValue>
</operation>

<operation id="2711" st_id="84" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="16" op_0_bw="7">
<![CDATA[
.split15:167 %weights_81_load = load i7 %weights_81_addr

]]></Node>
<StgValue><ssdm name="weights_81_load"/></StgValue>
</operation>

<operation id="2712" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:648 %add_ln1245_77 = add i24 %shl_ln737_76, i24 %mul_ln1245_77

]]></Node>
<StgValue><ssdm name="add_ln1245_77"/></StgValue>
</operation>

<operation id="2713" st_id="84" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:650 %mul_ln1245_78 = mul i24 %sext_ln1245_78, i24 %sext_ln1245_206

]]></Node>
<StgValue><ssdm name="mul_ln1245_78"/></StgValue>
</operation>

<operation id="2714" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:651 %tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_77, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="2715" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:652 %shl_ln737_77 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_76, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_77"/></StgValue>
</operation>

<operation id="2716" st_id="84" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:653 %add_ln1245_78 = add i24 %shl_ln737_77, i24 %mul_ln1245_78

]]></Node>
<StgValue><ssdm name="add_ln1245_78"/></StgValue>
</operation>

<operation id="2717" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:655 %mul_ln1245_79 = mul i24 %sext_ln1245_79, i24 %sext_ln1245_207

]]></Node>
<StgValue><ssdm name="mul_ln1245_79"/></StgValue>
</operation>

<operation id="2718" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="24" op_0_bw="16">
<![CDATA[
.split15:659 %sext_ln1245_208 = sext i16 %weights_80_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_208"/></StgValue>
</operation>

<operation id="2719" st_id="84" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:660 %mul_ln1245_80 = mul i24 %sext_ln1245_80, i24 %sext_ln1245_208

]]></Node>
<StgValue><ssdm name="mul_ln1245_80"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2720" st_id="85" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="16" op_0_bw="7">
<![CDATA[
.split15:167 %weights_81_load = load i7 %weights_81_addr

]]></Node>
<StgValue><ssdm name="weights_81_load"/></StgValue>
</operation>

<operation id="2721" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:168 %weights_82_addr = getelementptr i16 %weights_82, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_82_addr"/></StgValue>
</operation>

<operation id="2722" st_id="85" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="16" op_0_bw="7">
<![CDATA[
.split15:169 %weights_82_load = load i7 %weights_82_addr

]]></Node>
<StgValue><ssdm name="weights_82_load"/></StgValue>
</operation>

<operation id="2723" st_id="85" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:653 %add_ln1245_78 = add i24 %shl_ln737_77, i24 %mul_ln1245_78

]]></Node>
<StgValue><ssdm name="add_ln1245_78"/></StgValue>
</operation>

<operation id="2724" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:655 %mul_ln1245_79 = mul i24 %sext_ln1245_79, i24 %sext_ln1245_207

]]></Node>
<StgValue><ssdm name="mul_ln1245_79"/></StgValue>
</operation>

<operation id="2725" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:656 %tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_78, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="2726" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:657 %shl_ln737_78 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_77, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_78"/></StgValue>
</operation>

<operation id="2727" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:658 %add_ln1245_79 = add i24 %shl_ln737_78, i24 %mul_ln1245_79

]]></Node>
<StgValue><ssdm name="add_ln1245_79"/></StgValue>
</operation>

<operation id="2728" st_id="85" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:660 %mul_ln1245_80 = mul i24 %sext_ln1245_80, i24 %sext_ln1245_208

]]></Node>
<StgValue><ssdm name="mul_ln1245_80"/></StgValue>
</operation>

<operation id="2729" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="24" op_0_bw="16">
<![CDATA[
.split15:664 %sext_ln1245_209 = sext i16 %weights_81_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_209"/></StgValue>
</operation>

<operation id="2730" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:665 %mul_ln1245_81 = mul i24 %sext_ln1245_81, i24 %sext_ln1245_209

]]></Node>
<StgValue><ssdm name="mul_ln1245_81"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2731" st_id="86" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="16" op_0_bw="7">
<![CDATA[
.split15:169 %weights_82_load = load i7 %weights_82_addr

]]></Node>
<StgValue><ssdm name="weights_82_load"/></StgValue>
</operation>

<operation id="2732" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:170 %weights_83_addr = getelementptr i16 %weights_83, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_83_addr"/></StgValue>
</operation>

<operation id="2733" st_id="86" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="16" op_0_bw="7">
<![CDATA[
.split15:171 %weights_83_load = load i7 %weights_83_addr

]]></Node>
<StgValue><ssdm name="weights_83_load"/></StgValue>
</operation>

<operation id="2734" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:658 %add_ln1245_79 = add i24 %shl_ln737_78, i24 %mul_ln1245_79

]]></Node>
<StgValue><ssdm name="add_ln1245_79"/></StgValue>
</operation>

<operation id="2735" st_id="86" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:660 %mul_ln1245_80 = mul i24 %sext_ln1245_80, i24 %sext_ln1245_208

]]></Node>
<StgValue><ssdm name="mul_ln1245_80"/></StgValue>
</operation>

<operation id="2736" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:661 %tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_79, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="2737" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:662 %shl_ln737_79 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_78, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_79"/></StgValue>
</operation>

<operation id="2738" st_id="86" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:663 %add_ln1245_80 = add i24 %shl_ln737_79, i24 %mul_ln1245_80

]]></Node>
<StgValue><ssdm name="add_ln1245_80"/></StgValue>
</operation>

<operation id="2739" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:665 %mul_ln1245_81 = mul i24 %sext_ln1245_81, i24 %sext_ln1245_209

]]></Node>
<StgValue><ssdm name="mul_ln1245_81"/></StgValue>
</operation>

<operation id="2740" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="24" op_0_bw="16">
<![CDATA[
.split15:669 %sext_ln1245_210 = sext i16 %weights_82_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_210"/></StgValue>
</operation>

<operation id="2741" st_id="86" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:670 %mul_ln1245_82 = mul i24 %sext_ln1245_82, i24 %sext_ln1245_210

]]></Node>
<StgValue><ssdm name="mul_ln1245_82"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2742" st_id="87" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="16" op_0_bw="7">
<![CDATA[
.split15:171 %weights_83_load = load i7 %weights_83_addr

]]></Node>
<StgValue><ssdm name="weights_83_load"/></StgValue>
</operation>

<operation id="2743" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:172 %weights_84_addr = getelementptr i16 %weights_84, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_84_addr"/></StgValue>
</operation>

<operation id="2744" st_id="87" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="7">
<![CDATA[
.split15:173 %weights_84_load = load i7 %weights_84_addr

]]></Node>
<StgValue><ssdm name="weights_84_load"/></StgValue>
</operation>

<operation id="2745" st_id="87" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:663 %add_ln1245_80 = add i24 %shl_ln737_79, i24 %mul_ln1245_80

]]></Node>
<StgValue><ssdm name="add_ln1245_80"/></StgValue>
</operation>

<operation id="2746" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:665 %mul_ln1245_81 = mul i24 %sext_ln1245_81, i24 %sext_ln1245_209

]]></Node>
<StgValue><ssdm name="mul_ln1245_81"/></StgValue>
</operation>

<operation id="2747" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:666 %tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_80, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="2748" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:667 %shl_ln737_80 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_79, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_80"/></StgValue>
</operation>

<operation id="2749" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:668 %add_ln1245_81 = add i24 %shl_ln737_80, i24 %mul_ln1245_81

]]></Node>
<StgValue><ssdm name="add_ln1245_81"/></StgValue>
</operation>

<operation id="2750" st_id="87" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:670 %mul_ln1245_82 = mul i24 %sext_ln1245_82, i24 %sext_ln1245_210

]]></Node>
<StgValue><ssdm name="mul_ln1245_82"/></StgValue>
</operation>

<operation id="2751" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="24" op_0_bw="16">
<![CDATA[
.split15:674 %sext_ln1245_211 = sext i16 %weights_83_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_211"/></StgValue>
</operation>

<operation id="2752" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:675 %mul_ln1245_83 = mul i24 %sext_ln1245_83, i24 %sext_ln1245_211

]]></Node>
<StgValue><ssdm name="mul_ln1245_83"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2753" st_id="88" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="7">
<![CDATA[
.split15:173 %weights_84_load = load i7 %weights_84_addr

]]></Node>
<StgValue><ssdm name="weights_84_load"/></StgValue>
</operation>

<operation id="2754" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:174 %weights_85_addr = getelementptr i16 %weights_85, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_85_addr"/></StgValue>
</operation>

<operation id="2755" st_id="88" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="16" op_0_bw="7">
<![CDATA[
.split15:175 %weights_85_load = load i7 %weights_85_addr

]]></Node>
<StgValue><ssdm name="weights_85_load"/></StgValue>
</operation>

<operation id="2756" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:668 %add_ln1245_81 = add i24 %shl_ln737_80, i24 %mul_ln1245_81

]]></Node>
<StgValue><ssdm name="add_ln1245_81"/></StgValue>
</operation>

<operation id="2757" st_id="88" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:670 %mul_ln1245_82 = mul i24 %sext_ln1245_82, i24 %sext_ln1245_210

]]></Node>
<StgValue><ssdm name="mul_ln1245_82"/></StgValue>
</operation>

<operation id="2758" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:671 %tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_81, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="2759" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:672 %shl_ln737_81 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_80, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_81"/></StgValue>
</operation>

<operation id="2760" st_id="88" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:673 %add_ln1245_82 = add i24 %shl_ln737_81, i24 %mul_ln1245_82

]]></Node>
<StgValue><ssdm name="add_ln1245_82"/></StgValue>
</operation>

<operation id="2761" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:675 %mul_ln1245_83 = mul i24 %sext_ln1245_83, i24 %sext_ln1245_211

]]></Node>
<StgValue><ssdm name="mul_ln1245_83"/></StgValue>
</operation>

<operation id="2762" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="24" op_0_bw="16">
<![CDATA[
.split15:679 %sext_ln1245_212 = sext i16 %weights_84_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_212"/></StgValue>
</operation>

<operation id="2763" st_id="88" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:680 %mul_ln1245_84 = mul i24 %sext_ln1245_84, i24 %sext_ln1245_212

]]></Node>
<StgValue><ssdm name="mul_ln1245_84"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2764" st_id="89" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="16" op_0_bw="7">
<![CDATA[
.split15:175 %weights_85_load = load i7 %weights_85_addr

]]></Node>
<StgValue><ssdm name="weights_85_load"/></StgValue>
</operation>

<operation id="2765" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:176 %weights_86_addr = getelementptr i16 %weights_86, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_86_addr"/></StgValue>
</operation>

<operation id="2766" st_id="89" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="16" op_0_bw="7">
<![CDATA[
.split15:177 %weights_86_load = load i7 %weights_86_addr

]]></Node>
<StgValue><ssdm name="weights_86_load"/></StgValue>
</operation>

<operation id="2767" st_id="89" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:673 %add_ln1245_82 = add i24 %shl_ln737_81, i24 %mul_ln1245_82

]]></Node>
<StgValue><ssdm name="add_ln1245_82"/></StgValue>
</operation>

<operation id="2768" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:675 %mul_ln1245_83 = mul i24 %sext_ln1245_83, i24 %sext_ln1245_211

]]></Node>
<StgValue><ssdm name="mul_ln1245_83"/></StgValue>
</operation>

<operation id="2769" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:676 %tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_82, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="2770" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:677 %shl_ln737_82 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_81, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_82"/></StgValue>
</operation>

<operation id="2771" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:678 %add_ln1245_83 = add i24 %shl_ln737_82, i24 %mul_ln1245_83

]]></Node>
<StgValue><ssdm name="add_ln1245_83"/></StgValue>
</operation>

<operation id="2772" st_id="89" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:680 %mul_ln1245_84 = mul i24 %sext_ln1245_84, i24 %sext_ln1245_212

]]></Node>
<StgValue><ssdm name="mul_ln1245_84"/></StgValue>
</operation>

<operation id="2773" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="24" op_0_bw="16">
<![CDATA[
.split15:684 %sext_ln1245_213 = sext i16 %weights_85_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_213"/></StgValue>
</operation>

<operation id="2774" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:685 %mul_ln1245_85 = mul i24 %sext_ln1245_85, i24 %sext_ln1245_213

]]></Node>
<StgValue><ssdm name="mul_ln1245_85"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2775" st_id="90" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="16" op_0_bw="7">
<![CDATA[
.split15:177 %weights_86_load = load i7 %weights_86_addr

]]></Node>
<StgValue><ssdm name="weights_86_load"/></StgValue>
</operation>

<operation id="2776" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:178 %weights_87_addr = getelementptr i16 %weights_87, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_87_addr"/></StgValue>
</operation>

<operation id="2777" st_id="90" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="16" op_0_bw="7">
<![CDATA[
.split15:179 %weights_87_load = load i7 %weights_87_addr

]]></Node>
<StgValue><ssdm name="weights_87_load"/></StgValue>
</operation>

<operation id="2778" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:678 %add_ln1245_83 = add i24 %shl_ln737_82, i24 %mul_ln1245_83

]]></Node>
<StgValue><ssdm name="add_ln1245_83"/></StgValue>
</operation>

<operation id="2779" st_id="90" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:680 %mul_ln1245_84 = mul i24 %sext_ln1245_84, i24 %sext_ln1245_212

]]></Node>
<StgValue><ssdm name="mul_ln1245_84"/></StgValue>
</operation>

<operation id="2780" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:681 %tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_83, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="2781" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:682 %shl_ln737_83 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_82, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_83"/></StgValue>
</operation>

<operation id="2782" st_id="90" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:683 %add_ln1245_84 = add i24 %shl_ln737_83, i24 %mul_ln1245_84

]]></Node>
<StgValue><ssdm name="add_ln1245_84"/></StgValue>
</operation>

<operation id="2783" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:685 %mul_ln1245_85 = mul i24 %sext_ln1245_85, i24 %sext_ln1245_213

]]></Node>
<StgValue><ssdm name="mul_ln1245_85"/></StgValue>
</operation>

<operation id="2784" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="24" op_0_bw="16">
<![CDATA[
.split15:689 %sext_ln1245_214 = sext i16 %weights_86_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_214"/></StgValue>
</operation>

<operation id="2785" st_id="90" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:690 %mul_ln1245_86 = mul i24 %sext_ln1245_86, i24 %sext_ln1245_214

]]></Node>
<StgValue><ssdm name="mul_ln1245_86"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2786" st_id="91" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="16" op_0_bw="7">
<![CDATA[
.split15:179 %weights_87_load = load i7 %weights_87_addr

]]></Node>
<StgValue><ssdm name="weights_87_load"/></StgValue>
</operation>

<operation id="2787" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:180 %weights_88_addr = getelementptr i16 %weights_88, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_88_addr"/></StgValue>
</operation>

<operation id="2788" st_id="91" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="16" op_0_bw="7">
<![CDATA[
.split15:181 %weights_88_load = load i7 %weights_88_addr

]]></Node>
<StgValue><ssdm name="weights_88_load"/></StgValue>
</operation>

<operation id="2789" st_id="91" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:683 %add_ln1245_84 = add i24 %shl_ln737_83, i24 %mul_ln1245_84

]]></Node>
<StgValue><ssdm name="add_ln1245_84"/></StgValue>
</operation>

<operation id="2790" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:685 %mul_ln1245_85 = mul i24 %sext_ln1245_85, i24 %sext_ln1245_213

]]></Node>
<StgValue><ssdm name="mul_ln1245_85"/></StgValue>
</operation>

<operation id="2791" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:686 %tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_84, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="2792" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:687 %shl_ln737_84 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_83, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_84"/></StgValue>
</operation>

<operation id="2793" st_id="91" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:688 %add_ln1245_85 = add i24 %shl_ln737_84, i24 %mul_ln1245_85

]]></Node>
<StgValue><ssdm name="add_ln1245_85"/></StgValue>
</operation>

<operation id="2794" st_id="91" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:690 %mul_ln1245_86 = mul i24 %sext_ln1245_86, i24 %sext_ln1245_214

]]></Node>
<StgValue><ssdm name="mul_ln1245_86"/></StgValue>
</operation>

<operation id="2795" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="24" op_0_bw="16">
<![CDATA[
.split15:694 %sext_ln1245_215 = sext i16 %weights_87_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_215"/></StgValue>
</operation>

<operation id="2796" st_id="91" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:695 %mul_ln1245_87 = mul i24 %sext_ln1245_87, i24 %sext_ln1245_215

]]></Node>
<StgValue><ssdm name="mul_ln1245_87"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2797" st_id="92" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="16" op_0_bw="7">
<![CDATA[
.split15:181 %weights_88_load = load i7 %weights_88_addr

]]></Node>
<StgValue><ssdm name="weights_88_load"/></StgValue>
</operation>

<operation id="2798" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:182 %weights_89_addr = getelementptr i16 %weights_89, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_89_addr"/></StgValue>
</operation>

<operation id="2799" st_id="92" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="16" op_0_bw="7">
<![CDATA[
.split15:183 %weights_89_load = load i7 %weights_89_addr

]]></Node>
<StgValue><ssdm name="weights_89_load"/></StgValue>
</operation>

<operation id="2800" st_id="92" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:688 %add_ln1245_85 = add i24 %shl_ln737_84, i24 %mul_ln1245_85

]]></Node>
<StgValue><ssdm name="add_ln1245_85"/></StgValue>
</operation>

<operation id="2801" st_id="92" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:690 %mul_ln1245_86 = mul i24 %sext_ln1245_86, i24 %sext_ln1245_214

]]></Node>
<StgValue><ssdm name="mul_ln1245_86"/></StgValue>
</operation>

<operation id="2802" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:691 %tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_85, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="2803" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:692 %shl_ln737_85 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_84, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_85"/></StgValue>
</operation>

<operation id="2804" st_id="92" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:693 %add_ln1245_86 = add i24 %shl_ln737_85, i24 %mul_ln1245_86

]]></Node>
<StgValue><ssdm name="add_ln1245_86"/></StgValue>
</operation>

<operation id="2805" st_id="92" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:695 %mul_ln1245_87 = mul i24 %sext_ln1245_87, i24 %sext_ln1245_215

]]></Node>
<StgValue><ssdm name="mul_ln1245_87"/></StgValue>
</operation>

<operation id="2806" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="24" op_0_bw="16">
<![CDATA[
.split15:699 %sext_ln1245_216 = sext i16 %weights_88_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_216"/></StgValue>
</operation>

<operation id="2807" st_id="92" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:700 %mul_ln1245_88 = mul i24 %sext_ln1245_88, i24 %sext_ln1245_216

]]></Node>
<StgValue><ssdm name="mul_ln1245_88"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2808" st_id="93" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="16" op_0_bw="7">
<![CDATA[
.split15:183 %weights_89_load = load i7 %weights_89_addr

]]></Node>
<StgValue><ssdm name="weights_89_load"/></StgValue>
</operation>

<operation id="2809" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:184 %weights_90_addr = getelementptr i16 %weights_90, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_90_addr"/></StgValue>
</operation>

<operation id="2810" st_id="93" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="7">
<![CDATA[
.split15:185 %weights_90_load = load i7 %weights_90_addr

]]></Node>
<StgValue><ssdm name="weights_90_load"/></StgValue>
</operation>

<operation id="2811" st_id="93" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:693 %add_ln1245_86 = add i24 %shl_ln737_85, i24 %mul_ln1245_86

]]></Node>
<StgValue><ssdm name="add_ln1245_86"/></StgValue>
</operation>

<operation id="2812" st_id="93" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:695 %mul_ln1245_87 = mul i24 %sext_ln1245_87, i24 %sext_ln1245_215

]]></Node>
<StgValue><ssdm name="mul_ln1245_87"/></StgValue>
</operation>

<operation id="2813" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:696 %tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_86, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="2814" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:697 %shl_ln737_86 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_85, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_86"/></StgValue>
</operation>

<operation id="2815" st_id="93" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:698 %add_ln1245_87 = add i24 %shl_ln737_86, i24 %mul_ln1245_87

]]></Node>
<StgValue><ssdm name="add_ln1245_87"/></StgValue>
</operation>

<operation id="2816" st_id="93" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:700 %mul_ln1245_88 = mul i24 %sext_ln1245_88, i24 %sext_ln1245_216

]]></Node>
<StgValue><ssdm name="mul_ln1245_88"/></StgValue>
</operation>

<operation id="2817" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="24" op_0_bw="16">
<![CDATA[
.split15:704 %sext_ln1245_217 = sext i16 %weights_89_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_217"/></StgValue>
</operation>

<operation id="2818" st_id="93" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:705 %mul_ln1245_89 = mul i24 %sext_ln1245_89, i24 %sext_ln1245_217

]]></Node>
<StgValue><ssdm name="mul_ln1245_89"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2819" st_id="94" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="7">
<![CDATA[
.split15:185 %weights_90_load = load i7 %weights_90_addr

]]></Node>
<StgValue><ssdm name="weights_90_load"/></StgValue>
</operation>

<operation id="2820" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:186 %weights_91_addr = getelementptr i16 %weights_91, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_91_addr"/></StgValue>
</operation>

<operation id="2821" st_id="94" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="16" op_0_bw="7">
<![CDATA[
.split15:187 %weights_91_load = load i7 %weights_91_addr

]]></Node>
<StgValue><ssdm name="weights_91_load"/></StgValue>
</operation>

<operation id="2822" st_id="94" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:698 %add_ln1245_87 = add i24 %shl_ln737_86, i24 %mul_ln1245_87

]]></Node>
<StgValue><ssdm name="add_ln1245_87"/></StgValue>
</operation>

<operation id="2823" st_id="94" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:700 %mul_ln1245_88 = mul i24 %sext_ln1245_88, i24 %sext_ln1245_216

]]></Node>
<StgValue><ssdm name="mul_ln1245_88"/></StgValue>
</operation>

<operation id="2824" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:701 %tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_87, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="2825" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:702 %shl_ln737_87 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_86, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_87"/></StgValue>
</operation>

<operation id="2826" st_id="94" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:703 %add_ln1245_88 = add i24 %shl_ln737_87, i24 %mul_ln1245_88

]]></Node>
<StgValue><ssdm name="add_ln1245_88"/></StgValue>
</operation>

<operation id="2827" st_id="94" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:705 %mul_ln1245_89 = mul i24 %sext_ln1245_89, i24 %sext_ln1245_217

]]></Node>
<StgValue><ssdm name="mul_ln1245_89"/></StgValue>
</operation>

<operation id="2828" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="24" op_0_bw="16">
<![CDATA[
.split15:709 %sext_ln1245_218 = sext i16 %weights_90_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_218"/></StgValue>
</operation>

<operation id="2829" st_id="94" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:710 %mul_ln1245_90 = mul i24 %sext_ln1245_90, i24 %sext_ln1245_218

]]></Node>
<StgValue><ssdm name="mul_ln1245_90"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2830" st_id="95" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="16" op_0_bw="7">
<![CDATA[
.split15:187 %weights_91_load = load i7 %weights_91_addr

]]></Node>
<StgValue><ssdm name="weights_91_load"/></StgValue>
</operation>

<operation id="2831" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:188 %weights_92_addr = getelementptr i16 %weights_92, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_92_addr"/></StgValue>
</operation>

<operation id="2832" st_id="95" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="16" op_0_bw="7">
<![CDATA[
.split15:189 %weights_92_load = load i7 %weights_92_addr

]]></Node>
<StgValue><ssdm name="weights_92_load"/></StgValue>
</operation>

<operation id="2833" st_id="95" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:703 %add_ln1245_88 = add i24 %shl_ln737_87, i24 %mul_ln1245_88

]]></Node>
<StgValue><ssdm name="add_ln1245_88"/></StgValue>
</operation>

<operation id="2834" st_id="95" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:705 %mul_ln1245_89 = mul i24 %sext_ln1245_89, i24 %sext_ln1245_217

]]></Node>
<StgValue><ssdm name="mul_ln1245_89"/></StgValue>
</operation>

<operation id="2835" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:706 %tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_88, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="2836" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:707 %shl_ln737_88 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_87, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_88"/></StgValue>
</operation>

<operation id="2837" st_id="95" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:708 %add_ln1245_89 = add i24 %shl_ln737_88, i24 %mul_ln1245_89

]]></Node>
<StgValue><ssdm name="add_ln1245_89"/></StgValue>
</operation>

<operation id="2838" st_id="95" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:710 %mul_ln1245_90 = mul i24 %sext_ln1245_90, i24 %sext_ln1245_218

]]></Node>
<StgValue><ssdm name="mul_ln1245_90"/></StgValue>
</operation>

<operation id="2839" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="24" op_0_bw="16">
<![CDATA[
.split15:714 %sext_ln1245_219 = sext i16 %weights_91_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_219"/></StgValue>
</operation>

<operation id="2840" st_id="95" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:715 %mul_ln1245_91 = mul i24 %sext_ln1245_91, i24 %sext_ln1245_219

]]></Node>
<StgValue><ssdm name="mul_ln1245_91"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2841" st_id="96" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="16" op_0_bw="7">
<![CDATA[
.split15:189 %weights_92_load = load i7 %weights_92_addr

]]></Node>
<StgValue><ssdm name="weights_92_load"/></StgValue>
</operation>

<operation id="2842" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:190 %weights_93_addr = getelementptr i16 %weights_93, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_93_addr"/></StgValue>
</operation>

<operation id="2843" st_id="96" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="16" op_0_bw="7">
<![CDATA[
.split15:191 %weights_93_load = load i7 %weights_93_addr

]]></Node>
<StgValue><ssdm name="weights_93_load"/></StgValue>
</operation>

<operation id="2844" st_id="96" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:708 %add_ln1245_89 = add i24 %shl_ln737_88, i24 %mul_ln1245_89

]]></Node>
<StgValue><ssdm name="add_ln1245_89"/></StgValue>
</operation>

<operation id="2845" st_id="96" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:710 %mul_ln1245_90 = mul i24 %sext_ln1245_90, i24 %sext_ln1245_218

]]></Node>
<StgValue><ssdm name="mul_ln1245_90"/></StgValue>
</operation>

<operation id="2846" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:711 %tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_89, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="2847" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:712 %shl_ln737_89 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_88, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_89"/></StgValue>
</operation>

<operation id="2848" st_id="96" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:713 %add_ln1245_90 = add i24 %shl_ln737_89, i24 %mul_ln1245_90

]]></Node>
<StgValue><ssdm name="add_ln1245_90"/></StgValue>
</operation>

<operation id="2849" st_id="96" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:715 %mul_ln1245_91 = mul i24 %sext_ln1245_91, i24 %sext_ln1245_219

]]></Node>
<StgValue><ssdm name="mul_ln1245_91"/></StgValue>
</operation>

<operation id="2850" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="24" op_0_bw="16">
<![CDATA[
.split15:719 %sext_ln1245_220 = sext i16 %weights_92_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_220"/></StgValue>
</operation>

<operation id="2851" st_id="96" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:720 %mul_ln1245_92 = mul i24 %sext_ln1245_92, i24 %sext_ln1245_220

]]></Node>
<StgValue><ssdm name="mul_ln1245_92"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2852" st_id="97" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="16" op_0_bw="7">
<![CDATA[
.split15:191 %weights_93_load = load i7 %weights_93_addr

]]></Node>
<StgValue><ssdm name="weights_93_load"/></StgValue>
</operation>

<operation id="2853" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:192 %weights_94_addr = getelementptr i16 %weights_94, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_94_addr"/></StgValue>
</operation>

<operation id="2854" st_id="97" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="16" op_0_bw="7">
<![CDATA[
.split15:193 %weights_94_load = load i7 %weights_94_addr

]]></Node>
<StgValue><ssdm name="weights_94_load"/></StgValue>
</operation>

<operation id="2855" st_id="97" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:713 %add_ln1245_90 = add i24 %shl_ln737_89, i24 %mul_ln1245_90

]]></Node>
<StgValue><ssdm name="add_ln1245_90"/></StgValue>
</operation>

<operation id="2856" st_id="97" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:715 %mul_ln1245_91 = mul i24 %sext_ln1245_91, i24 %sext_ln1245_219

]]></Node>
<StgValue><ssdm name="mul_ln1245_91"/></StgValue>
</operation>

<operation id="2857" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:716 %tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_90, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="2858" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:717 %shl_ln737_90 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_89, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_90"/></StgValue>
</operation>

<operation id="2859" st_id="97" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:718 %add_ln1245_91 = add i24 %shl_ln737_90, i24 %mul_ln1245_91

]]></Node>
<StgValue><ssdm name="add_ln1245_91"/></StgValue>
</operation>

<operation id="2860" st_id="97" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:720 %mul_ln1245_92 = mul i24 %sext_ln1245_92, i24 %sext_ln1245_220

]]></Node>
<StgValue><ssdm name="mul_ln1245_92"/></StgValue>
</operation>

<operation id="2861" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="24" op_0_bw="16">
<![CDATA[
.split15:724 %sext_ln1245_221 = sext i16 %weights_93_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_221"/></StgValue>
</operation>

<operation id="2862" st_id="97" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:725 %mul_ln1245_93 = mul i24 %sext_ln1245_93, i24 %sext_ln1245_221

]]></Node>
<StgValue><ssdm name="mul_ln1245_93"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2863" st_id="98" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="16" op_0_bw="7">
<![CDATA[
.split15:193 %weights_94_load = load i7 %weights_94_addr

]]></Node>
<StgValue><ssdm name="weights_94_load"/></StgValue>
</operation>

<operation id="2864" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:194 %weights_95_addr = getelementptr i16 %weights_95, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_95_addr"/></StgValue>
</operation>

<operation id="2865" st_id="98" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="16" op_0_bw="7">
<![CDATA[
.split15:195 %weights_95_load = load i7 %weights_95_addr

]]></Node>
<StgValue><ssdm name="weights_95_load"/></StgValue>
</operation>

<operation id="2866" st_id="98" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:718 %add_ln1245_91 = add i24 %shl_ln737_90, i24 %mul_ln1245_91

]]></Node>
<StgValue><ssdm name="add_ln1245_91"/></StgValue>
</operation>

<operation id="2867" st_id="98" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:720 %mul_ln1245_92 = mul i24 %sext_ln1245_92, i24 %sext_ln1245_220

]]></Node>
<StgValue><ssdm name="mul_ln1245_92"/></StgValue>
</operation>

<operation id="2868" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:721 %tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_91, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="2869" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:722 %shl_ln737_91 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_90, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_91"/></StgValue>
</operation>

<operation id="2870" st_id="98" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:723 %add_ln1245_92 = add i24 %shl_ln737_91, i24 %mul_ln1245_92

]]></Node>
<StgValue><ssdm name="add_ln1245_92"/></StgValue>
</operation>

<operation id="2871" st_id="98" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:725 %mul_ln1245_93 = mul i24 %sext_ln1245_93, i24 %sext_ln1245_221

]]></Node>
<StgValue><ssdm name="mul_ln1245_93"/></StgValue>
</operation>

<operation id="2872" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="24" op_0_bw="16">
<![CDATA[
.split15:729 %sext_ln1245_222 = sext i16 %weights_94_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_222"/></StgValue>
</operation>

<operation id="2873" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:730 %mul_ln1245_94 = mul i24 %sext_ln1245_94, i24 %sext_ln1245_222

]]></Node>
<StgValue><ssdm name="mul_ln1245_94"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2874" st_id="99" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="16" op_0_bw="7">
<![CDATA[
.split15:195 %weights_95_load = load i7 %weights_95_addr

]]></Node>
<StgValue><ssdm name="weights_95_load"/></StgValue>
</operation>

<operation id="2875" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:196 %weights_96_addr = getelementptr i16 %weights_96, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_96_addr"/></StgValue>
</operation>

<operation id="2876" st_id="99" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="7">
<![CDATA[
.split15:197 %weights_96_load = load i7 %weights_96_addr

]]></Node>
<StgValue><ssdm name="weights_96_load"/></StgValue>
</operation>

<operation id="2877" st_id="99" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:723 %add_ln1245_92 = add i24 %shl_ln737_91, i24 %mul_ln1245_92

]]></Node>
<StgValue><ssdm name="add_ln1245_92"/></StgValue>
</operation>

<operation id="2878" st_id="99" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:725 %mul_ln1245_93 = mul i24 %sext_ln1245_93, i24 %sext_ln1245_221

]]></Node>
<StgValue><ssdm name="mul_ln1245_93"/></StgValue>
</operation>

<operation id="2879" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:726 %tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_92, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2880" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:727 %shl_ln737_92 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_91, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_92"/></StgValue>
</operation>

<operation id="2881" st_id="99" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:728 %add_ln1245_93 = add i24 %shl_ln737_92, i24 %mul_ln1245_93

]]></Node>
<StgValue><ssdm name="add_ln1245_93"/></StgValue>
</operation>

<operation id="2882" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:730 %mul_ln1245_94 = mul i24 %sext_ln1245_94, i24 %sext_ln1245_222

]]></Node>
<StgValue><ssdm name="mul_ln1245_94"/></StgValue>
</operation>

<operation id="2883" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="24" op_0_bw="16">
<![CDATA[
.split15:734 %sext_ln1245_223 = sext i16 %weights_95_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_223"/></StgValue>
</operation>

<operation id="2884" st_id="99" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:735 %mul_ln1245_95 = mul i24 %sext_ln1245_95, i24 %sext_ln1245_223

]]></Node>
<StgValue><ssdm name="mul_ln1245_95"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2885" st_id="100" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="7">
<![CDATA[
.split15:197 %weights_96_load = load i7 %weights_96_addr

]]></Node>
<StgValue><ssdm name="weights_96_load"/></StgValue>
</operation>

<operation id="2886" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:198 %weights_97_addr = getelementptr i16 %weights_97, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_97_addr"/></StgValue>
</operation>

<operation id="2887" st_id="100" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="16" op_0_bw="7">
<![CDATA[
.split15:199 %weights_97_load = load i7 %weights_97_addr

]]></Node>
<StgValue><ssdm name="weights_97_load"/></StgValue>
</operation>

<operation id="2888" st_id="100" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:728 %add_ln1245_93 = add i24 %shl_ln737_92, i24 %mul_ln1245_93

]]></Node>
<StgValue><ssdm name="add_ln1245_93"/></StgValue>
</operation>

<operation id="2889" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:730 %mul_ln1245_94 = mul i24 %sext_ln1245_94, i24 %sext_ln1245_222

]]></Node>
<StgValue><ssdm name="mul_ln1245_94"/></StgValue>
</operation>

<operation id="2890" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:731 %tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_93, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2891" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:732 %shl_ln737_93 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_92, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_93"/></StgValue>
</operation>

<operation id="2892" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:733 %add_ln1245_94 = add i24 %shl_ln737_93, i24 %mul_ln1245_94

]]></Node>
<StgValue><ssdm name="add_ln1245_94"/></StgValue>
</operation>

<operation id="2893" st_id="100" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:735 %mul_ln1245_95 = mul i24 %sext_ln1245_95, i24 %sext_ln1245_223

]]></Node>
<StgValue><ssdm name="mul_ln1245_95"/></StgValue>
</operation>

<operation id="2894" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="24" op_0_bw="16">
<![CDATA[
.split15:739 %sext_ln1245_224 = sext i16 %weights_96_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_224"/></StgValue>
</operation>

<operation id="2895" st_id="100" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:740 %mul_ln1245_96 = mul i24 %sext_ln1245_96, i24 %sext_ln1245_224

]]></Node>
<StgValue><ssdm name="mul_ln1245_96"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2896" st_id="101" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="16" op_0_bw="7">
<![CDATA[
.split15:199 %weights_97_load = load i7 %weights_97_addr

]]></Node>
<StgValue><ssdm name="weights_97_load"/></StgValue>
</operation>

<operation id="2897" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:200 %weights_98_addr = getelementptr i16 %weights_98, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_98_addr"/></StgValue>
</operation>

<operation id="2898" st_id="101" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="16" op_0_bw="7">
<![CDATA[
.split15:201 %weights_98_load = load i7 %weights_98_addr

]]></Node>
<StgValue><ssdm name="weights_98_load"/></StgValue>
</operation>

<operation id="2899" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:733 %add_ln1245_94 = add i24 %shl_ln737_93, i24 %mul_ln1245_94

]]></Node>
<StgValue><ssdm name="add_ln1245_94"/></StgValue>
</operation>

<operation id="2900" st_id="101" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:735 %mul_ln1245_95 = mul i24 %sext_ln1245_95, i24 %sext_ln1245_223

]]></Node>
<StgValue><ssdm name="mul_ln1245_95"/></StgValue>
</operation>

<operation id="2901" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:736 %tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_94, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2902" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:737 %shl_ln737_94 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_93, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_94"/></StgValue>
</operation>

<operation id="2903" st_id="101" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:738 %add_ln1245_95 = add i24 %shl_ln737_94, i24 %mul_ln1245_95

]]></Node>
<StgValue><ssdm name="add_ln1245_95"/></StgValue>
</operation>

<operation id="2904" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:740 %mul_ln1245_96 = mul i24 %sext_ln1245_96, i24 %sext_ln1245_224

]]></Node>
<StgValue><ssdm name="mul_ln1245_96"/></StgValue>
</operation>

<operation id="2905" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="24" op_0_bw="16">
<![CDATA[
.split15:744 %sext_ln1245_225 = sext i16 %weights_97_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_225"/></StgValue>
</operation>

<operation id="2906" st_id="101" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:745 %mul_ln1245_97 = mul i24 %sext_ln1245_97, i24 %sext_ln1245_225

]]></Node>
<StgValue><ssdm name="mul_ln1245_97"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2907" st_id="102" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="16" op_0_bw="7">
<![CDATA[
.split15:201 %weights_98_load = load i7 %weights_98_addr

]]></Node>
<StgValue><ssdm name="weights_98_load"/></StgValue>
</operation>

<operation id="2908" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:202 %weights_99_addr = getelementptr i16 %weights_99, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_99_addr"/></StgValue>
</operation>

<operation id="2909" st_id="102" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="7">
<![CDATA[
.split15:203 %weights_99_load = load i7 %weights_99_addr

]]></Node>
<StgValue><ssdm name="weights_99_load"/></StgValue>
</operation>

<operation id="2910" st_id="102" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:738 %add_ln1245_95 = add i24 %shl_ln737_94, i24 %mul_ln1245_95

]]></Node>
<StgValue><ssdm name="add_ln1245_95"/></StgValue>
</operation>

<operation id="2911" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:740 %mul_ln1245_96 = mul i24 %sext_ln1245_96, i24 %sext_ln1245_224

]]></Node>
<StgValue><ssdm name="mul_ln1245_96"/></StgValue>
</operation>

<operation id="2912" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:741 %tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_95, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2913" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:742 %shl_ln737_95 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_94, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_95"/></StgValue>
</operation>

<operation id="2914" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:743 %add_ln1245_96 = add i24 %shl_ln737_95, i24 %mul_ln1245_96

]]></Node>
<StgValue><ssdm name="add_ln1245_96"/></StgValue>
</operation>

<operation id="2915" st_id="102" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:745 %mul_ln1245_97 = mul i24 %sext_ln1245_97, i24 %sext_ln1245_225

]]></Node>
<StgValue><ssdm name="mul_ln1245_97"/></StgValue>
</operation>

<operation id="2916" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="24" op_0_bw="16">
<![CDATA[
.split15:749 %sext_ln1245_226 = sext i16 %weights_98_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_226"/></StgValue>
</operation>

<operation id="2917" st_id="102" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:750 %mul_ln1245_98 = mul i24 %sext_ln1245_98, i24 %sext_ln1245_226

]]></Node>
<StgValue><ssdm name="mul_ln1245_98"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2918" st_id="103" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="7">
<![CDATA[
.split15:203 %weights_99_load = load i7 %weights_99_addr

]]></Node>
<StgValue><ssdm name="weights_99_load"/></StgValue>
</operation>

<operation id="2919" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:204 %weights_100_addr = getelementptr i16 %weights_100, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_100_addr"/></StgValue>
</operation>

<operation id="2920" st_id="103" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="16" op_0_bw="7">
<![CDATA[
.split15:205 %weights_100_load = load i7 %weights_100_addr

]]></Node>
<StgValue><ssdm name="weights_100_load"/></StgValue>
</operation>

<operation id="2921" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:743 %add_ln1245_96 = add i24 %shl_ln737_95, i24 %mul_ln1245_96

]]></Node>
<StgValue><ssdm name="add_ln1245_96"/></StgValue>
</operation>

<operation id="2922" st_id="103" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:745 %mul_ln1245_97 = mul i24 %sext_ln1245_97, i24 %sext_ln1245_225

]]></Node>
<StgValue><ssdm name="mul_ln1245_97"/></StgValue>
</operation>

<operation id="2923" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:746 %tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_96, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2924" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:747 %shl_ln737_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_95, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_96"/></StgValue>
</operation>

<operation id="2925" st_id="103" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:748 %add_ln1245_97 = add i24 %shl_ln737_96, i24 %mul_ln1245_97

]]></Node>
<StgValue><ssdm name="add_ln1245_97"/></StgValue>
</operation>

<operation id="2926" st_id="103" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:750 %mul_ln1245_98 = mul i24 %sext_ln1245_98, i24 %sext_ln1245_226

]]></Node>
<StgValue><ssdm name="mul_ln1245_98"/></StgValue>
</operation>

<operation id="2927" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="24" op_0_bw="16">
<![CDATA[
.split15:754 %sext_ln1245_227 = sext i16 %weights_99_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_227"/></StgValue>
</operation>

<operation id="2928" st_id="103" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:755 %mul_ln1245_99 = mul i24 %sext_ln1245_99, i24 %sext_ln1245_227

]]></Node>
<StgValue><ssdm name="mul_ln1245_99"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2929" st_id="104" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="16" op_0_bw="7">
<![CDATA[
.split15:205 %weights_100_load = load i7 %weights_100_addr

]]></Node>
<StgValue><ssdm name="weights_100_load"/></StgValue>
</operation>

<operation id="2930" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:206 %weights_101_addr = getelementptr i16 %weights_101, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_101_addr"/></StgValue>
</operation>

<operation id="2931" st_id="104" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="16" op_0_bw="7">
<![CDATA[
.split15:207 %weights_101_load = load i7 %weights_101_addr

]]></Node>
<StgValue><ssdm name="weights_101_load"/></StgValue>
</operation>

<operation id="2932" st_id="104" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:748 %add_ln1245_97 = add i24 %shl_ln737_96, i24 %mul_ln1245_97

]]></Node>
<StgValue><ssdm name="add_ln1245_97"/></StgValue>
</operation>

<operation id="2933" st_id="104" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:750 %mul_ln1245_98 = mul i24 %sext_ln1245_98, i24 %sext_ln1245_226

]]></Node>
<StgValue><ssdm name="mul_ln1245_98"/></StgValue>
</operation>

<operation id="2934" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:751 %tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_97, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2935" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:752 %shl_ln737_97 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_96, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_97"/></StgValue>
</operation>

<operation id="2936" st_id="104" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:753 %add_ln1245_98 = add i24 %shl_ln737_97, i24 %mul_ln1245_98

]]></Node>
<StgValue><ssdm name="add_ln1245_98"/></StgValue>
</operation>

<operation id="2937" st_id="104" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:755 %mul_ln1245_99 = mul i24 %sext_ln1245_99, i24 %sext_ln1245_227

]]></Node>
<StgValue><ssdm name="mul_ln1245_99"/></StgValue>
</operation>

<operation id="2938" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="24" op_0_bw="16">
<![CDATA[
.split15:759 %sext_ln1245_228 = sext i16 %weights_100_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_228"/></StgValue>
</operation>

<operation id="2939" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:760 %mul_ln1245_100 = mul i24 %sext_ln1245_100, i24 %sext_ln1245_228

]]></Node>
<StgValue><ssdm name="mul_ln1245_100"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2940" st_id="105" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="16" op_0_bw="7">
<![CDATA[
.split15:207 %weights_101_load = load i7 %weights_101_addr

]]></Node>
<StgValue><ssdm name="weights_101_load"/></StgValue>
</operation>

<operation id="2941" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:208 %weights_102_addr = getelementptr i16 %weights_102, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_102_addr"/></StgValue>
</operation>

<operation id="2942" st_id="105" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="16" op_0_bw="7">
<![CDATA[
.split15:209 %weights_102_load = load i7 %weights_102_addr

]]></Node>
<StgValue><ssdm name="weights_102_load"/></StgValue>
</operation>

<operation id="2943" st_id="105" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:753 %add_ln1245_98 = add i24 %shl_ln737_97, i24 %mul_ln1245_98

]]></Node>
<StgValue><ssdm name="add_ln1245_98"/></StgValue>
</operation>

<operation id="2944" st_id="105" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:755 %mul_ln1245_99 = mul i24 %sext_ln1245_99, i24 %sext_ln1245_227

]]></Node>
<StgValue><ssdm name="mul_ln1245_99"/></StgValue>
</operation>

<operation id="2945" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:756 %tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_98, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2946" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:757 %shl_ln737_98 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_97, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_98"/></StgValue>
</operation>

<operation id="2947" st_id="105" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:758 %add_ln1245_99 = add i24 %shl_ln737_98, i24 %mul_ln1245_99

]]></Node>
<StgValue><ssdm name="add_ln1245_99"/></StgValue>
</operation>

<operation id="2948" st_id="105" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:760 %mul_ln1245_100 = mul i24 %sext_ln1245_100, i24 %sext_ln1245_228

]]></Node>
<StgValue><ssdm name="mul_ln1245_100"/></StgValue>
</operation>

<operation id="2949" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="24" op_0_bw="16">
<![CDATA[
.split15:764 %sext_ln1245_229 = sext i16 %weights_101_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_229"/></StgValue>
</operation>

<operation id="2950" st_id="105" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:765 %mul_ln1245_101 = mul i24 %sext_ln1245_101, i24 %sext_ln1245_229

]]></Node>
<StgValue><ssdm name="mul_ln1245_101"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2951" st_id="106" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="16" op_0_bw="7">
<![CDATA[
.split15:209 %weights_102_load = load i7 %weights_102_addr

]]></Node>
<StgValue><ssdm name="weights_102_load"/></StgValue>
</operation>

<operation id="2952" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:210 %weights_103_addr = getelementptr i16 %weights_103, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_103_addr"/></StgValue>
</operation>

<operation id="2953" st_id="106" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="16" op_0_bw="7">
<![CDATA[
.split15:211 %weights_103_load = load i7 %weights_103_addr

]]></Node>
<StgValue><ssdm name="weights_103_load"/></StgValue>
</operation>

<operation id="2954" st_id="106" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:758 %add_ln1245_99 = add i24 %shl_ln737_98, i24 %mul_ln1245_99

]]></Node>
<StgValue><ssdm name="add_ln1245_99"/></StgValue>
</operation>

<operation id="2955" st_id="106" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:760 %mul_ln1245_100 = mul i24 %sext_ln1245_100, i24 %sext_ln1245_228

]]></Node>
<StgValue><ssdm name="mul_ln1245_100"/></StgValue>
</operation>

<operation id="2956" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:761 %tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_99, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2957" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:762 %shl_ln737_99 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_98, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_99"/></StgValue>
</operation>

<operation id="2958" st_id="106" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:763 %add_ln1245_100 = add i24 %shl_ln737_99, i24 %mul_ln1245_100

]]></Node>
<StgValue><ssdm name="add_ln1245_100"/></StgValue>
</operation>

<operation id="2959" st_id="106" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:765 %mul_ln1245_101 = mul i24 %sext_ln1245_101, i24 %sext_ln1245_229

]]></Node>
<StgValue><ssdm name="mul_ln1245_101"/></StgValue>
</operation>

<operation id="2960" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="24" op_0_bw="16">
<![CDATA[
.split15:769 %sext_ln1245_230 = sext i16 %weights_102_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_230"/></StgValue>
</operation>

<operation id="2961" st_id="106" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:770 %mul_ln1245_102 = mul i24 %sext_ln1245_102, i24 %sext_ln1245_230

]]></Node>
<StgValue><ssdm name="mul_ln1245_102"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2962" st_id="107" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="16" op_0_bw="7">
<![CDATA[
.split15:211 %weights_103_load = load i7 %weights_103_addr

]]></Node>
<StgValue><ssdm name="weights_103_load"/></StgValue>
</operation>

<operation id="2963" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:212 %weights_104_addr = getelementptr i16 %weights_104, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_104_addr"/></StgValue>
</operation>

<operation id="2964" st_id="107" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="16" op_0_bw="7">
<![CDATA[
.split15:213 %weights_104_load = load i7 %weights_104_addr

]]></Node>
<StgValue><ssdm name="weights_104_load"/></StgValue>
</operation>

<operation id="2965" st_id="107" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:763 %add_ln1245_100 = add i24 %shl_ln737_99, i24 %mul_ln1245_100

]]></Node>
<StgValue><ssdm name="add_ln1245_100"/></StgValue>
</operation>

<operation id="2966" st_id="107" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:765 %mul_ln1245_101 = mul i24 %sext_ln1245_101, i24 %sext_ln1245_229

]]></Node>
<StgValue><ssdm name="mul_ln1245_101"/></StgValue>
</operation>

<operation id="2967" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:766 %tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_100, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2968" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:767 %shl_ln737_100 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_99, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_100"/></StgValue>
</operation>

<operation id="2969" st_id="107" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:768 %add_ln1245_101 = add i24 %shl_ln737_100, i24 %mul_ln1245_101

]]></Node>
<StgValue><ssdm name="add_ln1245_101"/></StgValue>
</operation>

<operation id="2970" st_id="107" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:770 %mul_ln1245_102 = mul i24 %sext_ln1245_102, i24 %sext_ln1245_230

]]></Node>
<StgValue><ssdm name="mul_ln1245_102"/></StgValue>
</operation>

<operation id="2971" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="24" op_0_bw="16">
<![CDATA[
.split15:774 %sext_ln1245_231 = sext i16 %weights_103_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_231"/></StgValue>
</operation>

<operation id="2972" st_id="107" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:775 %mul_ln1245_103 = mul i24 %sext_ln1245_103, i24 %sext_ln1245_231

]]></Node>
<StgValue><ssdm name="mul_ln1245_103"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2973" st_id="108" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="16" op_0_bw="7">
<![CDATA[
.split15:213 %weights_104_load = load i7 %weights_104_addr

]]></Node>
<StgValue><ssdm name="weights_104_load"/></StgValue>
</operation>

<operation id="2974" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:214 %weights_105_addr = getelementptr i16 %weights_105, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_105_addr"/></StgValue>
</operation>

<operation id="2975" st_id="108" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="7">
<![CDATA[
.split15:215 %weights_105_load = load i7 %weights_105_addr

]]></Node>
<StgValue><ssdm name="weights_105_load"/></StgValue>
</operation>

<operation id="2976" st_id="108" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:768 %add_ln1245_101 = add i24 %shl_ln737_100, i24 %mul_ln1245_101

]]></Node>
<StgValue><ssdm name="add_ln1245_101"/></StgValue>
</operation>

<operation id="2977" st_id="108" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:770 %mul_ln1245_102 = mul i24 %sext_ln1245_102, i24 %sext_ln1245_230

]]></Node>
<StgValue><ssdm name="mul_ln1245_102"/></StgValue>
</operation>

<operation id="2978" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:771 %tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_101, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2979" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:772 %shl_ln737_101 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_100, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_101"/></StgValue>
</operation>

<operation id="2980" st_id="108" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:773 %add_ln1245_102 = add i24 %shl_ln737_101, i24 %mul_ln1245_102

]]></Node>
<StgValue><ssdm name="add_ln1245_102"/></StgValue>
</operation>

<operation id="2981" st_id="108" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:775 %mul_ln1245_103 = mul i24 %sext_ln1245_103, i24 %sext_ln1245_231

]]></Node>
<StgValue><ssdm name="mul_ln1245_103"/></StgValue>
</operation>

<operation id="2982" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="24" op_0_bw="16">
<![CDATA[
.split15:779 %sext_ln1245_232 = sext i16 %weights_104_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_232"/></StgValue>
</operation>

<operation id="2983" st_id="108" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:780 %mul_ln1245_104 = mul i24 %sext_ln1245_104, i24 %sext_ln1245_232

]]></Node>
<StgValue><ssdm name="mul_ln1245_104"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2984" st_id="109" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="16" op_0_bw="7">
<![CDATA[
.split15:215 %weights_105_load = load i7 %weights_105_addr

]]></Node>
<StgValue><ssdm name="weights_105_load"/></StgValue>
</operation>

<operation id="2985" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:216 %weights_106_addr = getelementptr i16 %weights_106, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_106_addr"/></StgValue>
</operation>

<operation id="2986" st_id="109" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="16" op_0_bw="7">
<![CDATA[
.split15:217 %weights_106_load = load i7 %weights_106_addr

]]></Node>
<StgValue><ssdm name="weights_106_load"/></StgValue>
</operation>

<operation id="2987" st_id="109" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:773 %add_ln1245_102 = add i24 %shl_ln737_101, i24 %mul_ln1245_102

]]></Node>
<StgValue><ssdm name="add_ln1245_102"/></StgValue>
</operation>

<operation id="2988" st_id="109" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:775 %mul_ln1245_103 = mul i24 %sext_ln1245_103, i24 %sext_ln1245_231

]]></Node>
<StgValue><ssdm name="mul_ln1245_103"/></StgValue>
</operation>

<operation id="2989" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:776 %tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_102, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2990" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:777 %shl_ln737_102 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_101, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_102"/></StgValue>
</operation>

<operation id="2991" st_id="109" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:778 %add_ln1245_103 = add i24 %shl_ln737_102, i24 %mul_ln1245_103

]]></Node>
<StgValue><ssdm name="add_ln1245_103"/></StgValue>
</operation>

<operation id="2992" st_id="109" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:780 %mul_ln1245_104 = mul i24 %sext_ln1245_104, i24 %sext_ln1245_232

]]></Node>
<StgValue><ssdm name="mul_ln1245_104"/></StgValue>
</operation>

<operation id="2993" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="24" op_0_bw="16">
<![CDATA[
.split15:784 %sext_ln1245_233 = sext i16 %weights_105_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_233"/></StgValue>
</operation>

<operation id="2994" st_id="109" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:785 %mul_ln1245_105 = mul i24 %sext_ln1245_105, i24 %sext_ln1245_233

]]></Node>
<StgValue><ssdm name="mul_ln1245_105"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2995" st_id="110" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="16" op_0_bw="7">
<![CDATA[
.split15:217 %weights_106_load = load i7 %weights_106_addr

]]></Node>
<StgValue><ssdm name="weights_106_load"/></StgValue>
</operation>

<operation id="2996" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:218 %weights_107_addr = getelementptr i16 %weights_107, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_107_addr"/></StgValue>
</operation>

<operation id="2997" st_id="110" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="16" op_0_bw="7">
<![CDATA[
.split15:219 %weights_107_load = load i7 %weights_107_addr

]]></Node>
<StgValue><ssdm name="weights_107_load"/></StgValue>
</operation>

<operation id="2998" st_id="110" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:778 %add_ln1245_103 = add i24 %shl_ln737_102, i24 %mul_ln1245_103

]]></Node>
<StgValue><ssdm name="add_ln1245_103"/></StgValue>
</operation>

<operation id="2999" st_id="110" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:780 %mul_ln1245_104 = mul i24 %sext_ln1245_104, i24 %sext_ln1245_232

]]></Node>
<StgValue><ssdm name="mul_ln1245_104"/></StgValue>
</operation>

<operation id="3000" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:781 %tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_103, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="3001" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:782 %shl_ln737_103 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_102, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_103"/></StgValue>
</operation>

<operation id="3002" st_id="110" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:783 %add_ln1245_104 = add i24 %shl_ln737_103, i24 %mul_ln1245_104

]]></Node>
<StgValue><ssdm name="add_ln1245_104"/></StgValue>
</operation>

<operation id="3003" st_id="110" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:785 %mul_ln1245_105 = mul i24 %sext_ln1245_105, i24 %sext_ln1245_233

]]></Node>
<StgValue><ssdm name="mul_ln1245_105"/></StgValue>
</operation>

<operation id="3004" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="24" op_0_bw="16">
<![CDATA[
.split15:789 %sext_ln1245_234 = sext i16 %weights_106_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_234"/></StgValue>
</operation>

<operation id="3005" st_id="110" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:790 %mul_ln1245_106 = mul i24 %sext_ln1245_106, i24 %sext_ln1245_234

]]></Node>
<StgValue><ssdm name="mul_ln1245_106"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="3006" st_id="111" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="16" op_0_bw="7">
<![CDATA[
.split15:219 %weights_107_load = load i7 %weights_107_addr

]]></Node>
<StgValue><ssdm name="weights_107_load"/></StgValue>
</operation>

<operation id="3007" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:220 %weights_108_addr = getelementptr i16 %weights_108, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_108_addr"/></StgValue>
</operation>

<operation id="3008" st_id="111" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="7">
<![CDATA[
.split15:221 %weights_108_load = load i7 %weights_108_addr

]]></Node>
<StgValue><ssdm name="weights_108_load"/></StgValue>
</operation>

<operation id="3009" st_id="111" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:783 %add_ln1245_104 = add i24 %shl_ln737_103, i24 %mul_ln1245_104

]]></Node>
<StgValue><ssdm name="add_ln1245_104"/></StgValue>
</operation>

<operation id="3010" st_id="111" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:785 %mul_ln1245_105 = mul i24 %sext_ln1245_105, i24 %sext_ln1245_233

]]></Node>
<StgValue><ssdm name="mul_ln1245_105"/></StgValue>
</operation>

<operation id="3011" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:786 %tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_104, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="3012" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:787 %shl_ln737_104 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_103, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_104"/></StgValue>
</operation>

<operation id="3013" st_id="111" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:788 %add_ln1245_105 = add i24 %shl_ln737_104, i24 %mul_ln1245_105

]]></Node>
<StgValue><ssdm name="add_ln1245_105"/></StgValue>
</operation>

<operation id="3014" st_id="111" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:790 %mul_ln1245_106 = mul i24 %sext_ln1245_106, i24 %sext_ln1245_234

]]></Node>
<StgValue><ssdm name="mul_ln1245_106"/></StgValue>
</operation>

<operation id="3015" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="24" op_0_bw="16">
<![CDATA[
.split15:794 %sext_ln1245_235 = sext i16 %weights_107_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_235"/></StgValue>
</operation>

<operation id="3016" st_id="111" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:795 %mul_ln1245_107 = mul i24 %sext_ln1245_107, i24 %sext_ln1245_235

]]></Node>
<StgValue><ssdm name="mul_ln1245_107"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="3017" st_id="112" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="7">
<![CDATA[
.split15:221 %weights_108_load = load i7 %weights_108_addr

]]></Node>
<StgValue><ssdm name="weights_108_load"/></StgValue>
</operation>

<operation id="3018" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:222 %weights_109_addr = getelementptr i16 %weights_109, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_109_addr"/></StgValue>
</operation>

<operation id="3019" st_id="112" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="16" op_0_bw="7">
<![CDATA[
.split15:223 %weights_109_load = load i7 %weights_109_addr

]]></Node>
<StgValue><ssdm name="weights_109_load"/></StgValue>
</operation>

<operation id="3020" st_id="112" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:788 %add_ln1245_105 = add i24 %shl_ln737_104, i24 %mul_ln1245_105

]]></Node>
<StgValue><ssdm name="add_ln1245_105"/></StgValue>
</operation>

<operation id="3021" st_id="112" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:790 %mul_ln1245_106 = mul i24 %sext_ln1245_106, i24 %sext_ln1245_234

]]></Node>
<StgValue><ssdm name="mul_ln1245_106"/></StgValue>
</operation>

<operation id="3022" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:791 %tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_105, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="3023" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:792 %shl_ln737_105 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_104, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_105"/></StgValue>
</operation>

<operation id="3024" st_id="112" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:793 %add_ln1245_106 = add i24 %shl_ln737_105, i24 %mul_ln1245_106

]]></Node>
<StgValue><ssdm name="add_ln1245_106"/></StgValue>
</operation>

<operation id="3025" st_id="112" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:795 %mul_ln1245_107 = mul i24 %sext_ln1245_107, i24 %sext_ln1245_235

]]></Node>
<StgValue><ssdm name="mul_ln1245_107"/></StgValue>
</operation>

<operation id="3026" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="24" op_0_bw="16">
<![CDATA[
.split15:799 %sext_ln1245_236 = sext i16 %weights_108_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_236"/></StgValue>
</operation>

<operation id="3027" st_id="112" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:800 %mul_ln1245_108 = mul i24 %sext_ln1245_108, i24 %sext_ln1245_236

]]></Node>
<StgValue><ssdm name="mul_ln1245_108"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="3028" st_id="113" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="16" op_0_bw="7">
<![CDATA[
.split15:223 %weights_109_load = load i7 %weights_109_addr

]]></Node>
<StgValue><ssdm name="weights_109_load"/></StgValue>
</operation>

<operation id="3029" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:224 %weights_110_addr = getelementptr i16 %weights_110, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_110_addr"/></StgValue>
</operation>

<operation id="3030" st_id="113" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="16" op_0_bw="7">
<![CDATA[
.split15:225 %weights_110_load = load i7 %weights_110_addr

]]></Node>
<StgValue><ssdm name="weights_110_load"/></StgValue>
</operation>

<operation id="3031" st_id="113" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:793 %add_ln1245_106 = add i24 %shl_ln737_105, i24 %mul_ln1245_106

]]></Node>
<StgValue><ssdm name="add_ln1245_106"/></StgValue>
</operation>

<operation id="3032" st_id="113" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:795 %mul_ln1245_107 = mul i24 %sext_ln1245_107, i24 %sext_ln1245_235

]]></Node>
<StgValue><ssdm name="mul_ln1245_107"/></StgValue>
</operation>

<operation id="3033" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:796 %tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_106, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="3034" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:797 %shl_ln737_106 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_105, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_106"/></StgValue>
</operation>

<operation id="3035" st_id="113" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:798 %add_ln1245_107 = add i24 %shl_ln737_106, i24 %mul_ln1245_107

]]></Node>
<StgValue><ssdm name="add_ln1245_107"/></StgValue>
</operation>

<operation id="3036" st_id="113" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:800 %mul_ln1245_108 = mul i24 %sext_ln1245_108, i24 %sext_ln1245_236

]]></Node>
<StgValue><ssdm name="mul_ln1245_108"/></StgValue>
</operation>

<operation id="3037" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="24" op_0_bw="16">
<![CDATA[
.split15:804 %sext_ln1245_237 = sext i16 %weights_109_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_237"/></StgValue>
</operation>

<operation id="3038" st_id="113" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:805 %mul_ln1245_109 = mul i24 %sext_ln1245_109, i24 %sext_ln1245_237

]]></Node>
<StgValue><ssdm name="mul_ln1245_109"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="3039" st_id="114" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="16" op_0_bw="7">
<![CDATA[
.split15:225 %weights_110_load = load i7 %weights_110_addr

]]></Node>
<StgValue><ssdm name="weights_110_load"/></StgValue>
</operation>

<operation id="3040" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:226 %weights_111_addr = getelementptr i16 %weights_111, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_111_addr"/></StgValue>
</operation>

<operation id="3041" st_id="114" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="7">
<![CDATA[
.split15:227 %weights_111_load = load i7 %weights_111_addr

]]></Node>
<StgValue><ssdm name="weights_111_load"/></StgValue>
</operation>

<operation id="3042" st_id="114" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:798 %add_ln1245_107 = add i24 %shl_ln737_106, i24 %mul_ln1245_107

]]></Node>
<StgValue><ssdm name="add_ln1245_107"/></StgValue>
</operation>

<operation id="3043" st_id="114" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:800 %mul_ln1245_108 = mul i24 %sext_ln1245_108, i24 %sext_ln1245_236

]]></Node>
<StgValue><ssdm name="mul_ln1245_108"/></StgValue>
</operation>

<operation id="3044" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:801 %tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_107, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="3045" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:802 %shl_ln737_107 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_106, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_107"/></StgValue>
</operation>

<operation id="3046" st_id="114" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:803 %add_ln1245_108 = add i24 %shl_ln737_107, i24 %mul_ln1245_108

]]></Node>
<StgValue><ssdm name="add_ln1245_108"/></StgValue>
</operation>

<operation id="3047" st_id="114" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:805 %mul_ln1245_109 = mul i24 %sext_ln1245_109, i24 %sext_ln1245_237

]]></Node>
<StgValue><ssdm name="mul_ln1245_109"/></StgValue>
</operation>

<operation id="3048" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="24" op_0_bw="16">
<![CDATA[
.split15:809 %sext_ln1245_238 = sext i16 %weights_110_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_238"/></StgValue>
</operation>

<operation id="3049" st_id="114" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:810 %mul_ln1245_110 = mul i24 %sext_ln1245_110, i24 %sext_ln1245_238

]]></Node>
<StgValue><ssdm name="mul_ln1245_110"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="3050" st_id="115" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="16" op_0_bw="7">
<![CDATA[
.split15:227 %weights_111_load = load i7 %weights_111_addr

]]></Node>
<StgValue><ssdm name="weights_111_load"/></StgValue>
</operation>

<operation id="3051" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:228 %weights_112_addr = getelementptr i16 %weights_112, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_112_addr"/></StgValue>
</operation>

<operation id="3052" st_id="115" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="16" op_0_bw="7">
<![CDATA[
.split15:229 %weights_112_load = load i7 %weights_112_addr

]]></Node>
<StgValue><ssdm name="weights_112_load"/></StgValue>
</operation>

<operation id="3053" st_id="115" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:803 %add_ln1245_108 = add i24 %shl_ln737_107, i24 %mul_ln1245_108

]]></Node>
<StgValue><ssdm name="add_ln1245_108"/></StgValue>
</operation>

<operation id="3054" st_id="115" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:805 %mul_ln1245_109 = mul i24 %sext_ln1245_109, i24 %sext_ln1245_237

]]></Node>
<StgValue><ssdm name="mul_ln1245_109"/></StgValue>
</operation>

<operation id="3055" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:806 %tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_108, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="3056" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:807 %shl_ln737_108 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_107, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_108"/></StgValue>
</operation>

<operation id="3057" st_id="115" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:808 %add_ln1245_109 = add i24 %shl_ln737_108, i24 %mul_ln1245_109

]]></Node>
<StgValue><ssdm name="add_ln1245_109"/></StgValue>
</operation>

<operation id="3058" st_id="115" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:810 %mul_ln1245_110 = mul i24 %sext_ln1245_110, i24 %sext_ln1245_238

]]></Node>
<StgValue><ssdm name="mul_ln1245_110"/></StgValue>
</operation>

<operation id="3059" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="24" op_0_bw="16">
<![CDATA[
.split15:814 %sext_ln1245_239 = sext i16 %weights_111_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_239"/></StgValue>
</operation>

<operation id="3060" st_id="115" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:815 %mul_ln1245_111 = mul i24 %sext_ln1245_111, i24 %sext_ln1245_239

]]></Node>
<StgValue><ssdm name="mul_ln1245_111"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="3061" st_id="116" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="16" op_0_bw="7">
<![CDATA[
.split15:229 %weights_112_load = load i7 %weights_112_addr

]]></Node>
<StgValue><ssdm name="weights_112_load"/></StgValue>
</operation>

<operation id="3062" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:230 %weights_113_addr = getelementptr i16 %weights_113, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_113_addr"/></StgValue>
</operation>

<operation id="3063" st_id="116" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="7">
<![CDATA[
.split15:231 %weights_113_load = load i7 %weights_113_addr

]]></Node>
<StgValue><ssdm name="weights_113_load"/></StgValue>
</operation>

<operation id="3064" st_id="116" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:808 %add_ln1245_109 = add i24 %shl_ln737_108, i24 %mul_ln1245_109

]]></Node>
<StgValue><ssdm name="add_ln1245_109"/></StgValue>
</operation>

<operation id="3065" st_id="116" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:810 %mul_ln1245_110 = mul i24 %sext_ln1245_110, i24 %sext_ln1245_238

]]></Node>
<StgValue><ssdm name="mul_ln1245_110"/></StgValue>
</operation>

<operation id="3066" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:811 %tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_109, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="3067" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:812 %shl_ln737_109 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_108, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_109"/></StgValue>
</operation>

<operation id="3068" st_id="116" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:813 %add_ln1245_110 = add i24 %shl_ln737_109, i24 %mul_ln1245_110

]]></Node>
<StgValue><ssdm name="add_ln1245_110"/></StgValue>
</operation>

<operation id="3069" st_id="116" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:815 %mul_ln1245_111 = mul i24 %sext_ln1245_111, i24 %sext_ln1245_239

]]></Node>
<StgValue><ssdm name="mul_ln1245_111"/></StgValue>
</operation>

<operation id="3070" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="24" op_0_bw="16">
<![CDATA[
.split15:819 %sext_ln1245_240 = sext i16 %weights_112_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_240"/></StgValue>
</operation>

<operation id="3071" st_id="116" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:820 %mul_ln1245_112 = mul i24 %sext_ln1245_112, i24 %sext_ln1245_240

]]></Node>
<StgValue><ssdm name="mul_ln1245_112"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="3072" st_id="117" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="7">
<![CDATA[
.split15:231 %weights_113_load = load i7 %weights_113_addr

]]></Node>
<StgValue><ssdm name="weights_113_load"/></StgValue>
</operation>

<operation id="3073" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:232 %weights_114_addr = getelementptr i16 %weights_114, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_114_addr"/></StgValue>
</operation>

<operation id="3074" st_id="117" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="16" op_0_bw="7">
<![CDATA[
.split15:233 %weights_114_load = load i7 %weights_114_addr

]]></Node>
<StgValue><ssdm name="weights_114_load"/></StgValue>
</operation>

<operation id="3075" st_id="117" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:813 %add_ln1245_110 = add i24 %shl_ln737_109, i24 %mul_ln1245_110

]]></Node>
<StgValue><ssdm name="add_ln1245_110"/></StgValue>
</operation>

<operation id="3076" st_id="117" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:815 %mul_ln1245_111 = mul i24 %sext_ln1245_111, i24 %sext_ln1245_239

]]></Node>
<StgValue><ssdm name="mul_ln1245_111"/></StgValue>
</operation>

<operation id="3077" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:816 %tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_110, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="3078" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:817 %shl_ln737_110 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_110"/></StgValue>
</operation>

<operation id="3079" st_id="117" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:818 %add_ln1245_111 = add i24 %shl_ln737_110, i24 %mul_ln1245_111

]]></Node>
<StgValue><ssdm name="add_ln1245_111"/></StgValue>
</operation>

<operation id="3080" st_id="117" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:820 %mul_ln1245_112 = mul i24 %sext_ln1245_112, i24 %sext_ln1245_240

]]></Node>
<StgValue><ssdm name="mul_ln1245_112"/></StgValue>
</operation>

<operation id="3081" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="24" op_0_bw="16">
<![CDATA[
.split15:824 %sext_ln1245_241 = sext i16 %weights_113_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_241"/></StgValue>
</operation>

<operation id="3082" st_id="117" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:825 %mul_ln1245_113 = mul i24 %sext_ln1245_113, i24 %sext_ln1245_241

]]></Node>
<StgValue><ssdm name="mul_ln1245_113"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="3083" st_id="118" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="16" op_0_bw="7">
<![CDATA[
.split15:233 %weights_114_load = load i7 %weights_114_addr

]]></Node>
<StgValue><ssdm name="weights_114_load"/></StgValue>
</operation>

<operation id="3084" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:234 %weights_115_addr = getelementptr i16 %weights_115, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_115_addr"/></StgValue>
</operation>

<operation id="3085" st_id="118" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="16" op_0_bw="7">
<![CDATA[
.split15:235 %weights_115_load = load i7 %weights_115_addr

]]></Node>
<StgValue><ssdm name="weights_115_load"/></StgValue>
</operation>

<operation id="3086" st_id="118" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:818 %add_ln1245_111 = add i24 %shl_ln737_110, i24 %mul_ln1245_111

]]></Node>
<StgValue><ssdm name="add_ln1245_111"/></StgValue>
</operation>

<operation id="3087" st_id="118" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:820 %mul_ln1245_112 = mul i24 %sext_ln1245_112, i24 %sext_ln1245_240

]]></Node>
<StgValue><ssdm name="mul_ln1245_112"/></StgValue>
</operation>

<operation id="3088" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:821 %tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_111, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="3089" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:822 %shl_ln737_111 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_110, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_111"/></StgValue>
</operation>

<operation id="3090" st_id="118" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:823 %add_ln1245_112 = add i24 %shl_ln737_111, i24 %mul_ln1245_112

]]></Node>
<StgValue><ssdm name="add_ln1245_112"/></StgValue>
</operation>

<operation id="3091" st_id="118" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:825 %mul_ln1245_113 = mul i24 %sext_ln1245_113, i24 %sext_ln1245_241

]]></Node>
<StgValue><ssdm name="mul_ln1245_113"/></StgValue>
</operation>

<operation id="3092" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="24" op_0_bw="16">
<![CDATA[
.split15:829 %sext_ln1245_242 = sext i16 %weights_114_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_242"/></StgValue>
</operation>

<operation id="3093" st_id="118" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:830 %mul_ln1245_114 = mul i24 %sext_ln1245_114, i24 %sext_ln1245_242

]]></Node>
<StgValue><ssdm name="mul_ln1245_114"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="3094" st_id="119" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="16" op_0_bw="7">
<![CDATA[
.split15:235 %weights_115_load = load i7 %weights_115_addr

]]></Node>
<StgValue><ssdm name="weights_115_load"/></StgValue>
</operation>

<operation id="3095" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:236 %weights_116_addr = getelementptr i16 %weights_116, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_116_addr"/></StgValue>
</operation>

<operation id="3096" st_id="119" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="16" op_0_bw="7">
<![CDATA[
.split15:237 %weights_116_load = load i7 %weights_116_addr

]]></Node>
<StgValue><ssdm name="weights_116_load"/></StgValue>
</operation>

<operation id="3097" st_id="119" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:823 %add_ln1245_112 = add i24 %shl_ln737_111, i24 %mul_ln1245_112

]]></Node>
<StgValue><ssdm name="add_ln1245_112"/></StgValue>
</operation>

<operation id="3098" st_id="119" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:825 %mul_ln1245_113 = mul i24 %sext_ln1245_113, i24 %sext_ln1245_241

]]></Node>
<StgValue><ssdm name="mul_ln1245_113"/></StgValue>
</operation>

<operation id="3099" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:826 %tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_112, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="3100" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:827 %shl_ln737_112 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_112"/></StgValue>
</operation>

<operation id="3101" st_id="119" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:828 %add_ln1245_113 = add i24 %shl_ln737_112, i24 %mul_ln1245_113

]]></Node>
<StgValue><ssdm name="add_ln1245_113"/></StgValue>
</operation>

<operation id="3102" st_id="119" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:830 %mul_ln1245_114 = mul i24 %sext_ln1245_114, i24 %sext_ln1245_242

]]></Node>
<StgValue><ssdm name="mul_ln1245_114"/></StgValue>
</operation>

<operation id="3103" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="24" op_0_bw="16">
<![CDATA[
.split15:834 %sext_ln1245_243 = sext i16 %weights_115_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_243"/></StgValue>
</operation>

<operation id="3104" st_id="119" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:835 %mul_ln1245_115 = mul i24 %sext_ln1245_115, i24 %sext_ln1245_243

]]></Node>
<StgValue><ssdm name="mul_ln1245_115"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="3105" st_id="120" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="16" op_0_bw="7">
<![CDATA[
.split15:237 %weights_116_load = load i7 %weights_116_addr

]]></Node>
<StgValue><ssdm name="weights_116_load"/></StgValue>
</operation>

<operation id="3106" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:238 %weights_117_addr = getelementptr i16 %weights_117, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_117_addr"/></StgValue>
</operation>

<operation id="3107" st_id="120" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="7">
<![CDATA[
.split15:239 %weights_117_load = load i7 %weights_117_addr

]]></Node>
<StgValue><ssdm name="weights_117_load"/></StgValue>
</operation>

<operation id="3108" st_id="120" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:828 %add_ln1245_113 = add i24 %shl_ln737_112, i24 %mul_ln1245_113

]]></Node>
<StgValue><ssdm name="add_ln1245_113"/></StgValue>
</operation>

<operation id="3109" st_id="120" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:830 %mul_ln1245_114 = mul i24 %sext_ln1245_114, i24 %sext_ln1245_242

]]></Node>
<StgValue><ssdm name="mul_ln1245_114"/></StgValue>
</operation>

<operation id="3110" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:831 %tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_113, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="3111" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:832 %shl_ln737_113 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_113"/></StgValue>
</operation>

<operation id="3112" st_id="120" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:833 %add_ln1245_114 = add i24 %shl_ln737_113, i24 %mul_ln1245_114

]]></Node>
<StgValue><ssdm name="add_ln1245_114"/></StgValue>
</operation>

<operation id="3113" st_id="120" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:835 %mul_ln1245_115 = mul i24 %sext_ln1245_115, i24 %sext_ln1245_243

]]></Node>
<StgValue><ssdm name="mul_ln1245_115"/></StgValue>
</operation>

<operation id="3114" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="24" op_0_bw="16">
<![CDATA[
.split15:839 %sext_ln1245_244 = sext i16 %weights_116_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_244"/></StgValue>
</operation>

<operation id="3115" st_id="120" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:840 %mul_ln1245_116 = mul i24 %sext_ln1245_116, i24 %sext_ln1245_244

]]></Node>
<StgValue><ssdm name="mul_ln1245_116"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="3116" st_id="121" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="7">
<![CDATA[
.split15:239 %weights_117_load = load i7 %weights_117_addr

]]></Node>
<StgValue><ssdm name="weights_117_load"/></StgValue>
</operation>

<operation id="3117" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:240 %weights_118_addr = getelementptr i16 %weights_118, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_118_addr"/></StgValue>
</operation>

<operation id="3118" st_id="121" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="16" op_0_bw="7">
<![CDATA[
.split15:241 %weights_118_load = load i7 %weights_118_addr

]]></Node>
<StgValue><ssdm name="weights_118_load"/></StgValue>
</operation>

<operation id="3119" st_id="121" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:833 %add_ln1245_114 = add i24 %shl_ln737_113, i24 %mul_ln1245_114

]]></Node>
<StgValue><ssdm name="add_ln1245_114"/></StgValue>
</operation>

<operation id="3120" st_id="121" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:835 %mul_ln1245_115 = mul i24 %sext_ln1245_115, i24 %sext_ln1245_243

]]></Node>
<StgValue><ssdm name="mul_ln1245_115"/></StgValue>
</operation>

<operation id="3121" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:836 %tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_114, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="3122" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:837 %shl_ln737_114 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_113, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_114"/></StgValue>
</operation>

<operation id="3123" st_id="121" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:838 %add_ln1245_115 = add i24 %shl_ln737_114, i24 %mul_ln1245_115

]]></Node>
<StgValue><ssdm name="add_ln1245_115"/></StgValue>
</operation>

<operation id="3124" st_id="121" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:840 %mul_ln1245_116 = mul i24 %sext_ln1245_116, i24 %sext_ln1245_244

]]></Node>
<StgValue><ssdm name="mul_ln1245_116"/></StgValue>
</operation>

<operation id="3125" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="24" op_0_bw="16">
<![CDATA[
.split15:844 %sext_ln1245_245 = sext i16 %weights_117_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_245"/></StgValue>
</operation>

<operation id="3126" st_id="121" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:845 %mul_ln1245_117 = mul i24 %sext_ln1245_117, i24 %sext_ln1245_245

]]></Node>
<StgValue><ssdm name="mul_ln1245_117"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="3127" st_id="122" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="16" op_0_bw="7">
<![CDATA[
.split15:241 %weights_118_load = load i7 %weights_118_addr

]]></Node>
<StgValue><ssdm name="weights_118_load"/></StgValue>
</operation>

<operation id="3128" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:242 %weights_119_addr = getelementptr i16 %weights_119, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_119_addr"/></StgValue>
</operation>

<operation id="3129" st_id="122" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="16" op_0_bw="7">
<![CDATA[
.split15:243 %weights_119_load = load i7 %weights_119_addr

]]></Node>
<StgValue><ssdm name="weights_119_load"/></StgValue>
</operation>

<operation id="3130" st_id="122" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:838 %add_ln1245_115 = add i24 %shl_ln737_114, i24 %mul_ln1245_115

]]></Node>
<StgValue><ssdm name="add_ln1245_115"/></StgValue>
</operation>

<operation id="3131" st_id="122" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:840 %mul_ln1245_116 = mul i24 %sext_ln1245_116, i24 %sext_ln1245_244

]]></Node>
<StgValue><ssdm name="mul_ln1245_116"/></StgValue>
</operation>

<operation id="3132" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:841 %tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_115, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="3133" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:842 %shl_ln737_115 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_114, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_115"/></StgValue>
</operation>

<operation id="3134" st_id="122" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:843 %add_ln1245_116 = add i24 %shl_ln737_115, i24 %mul_ln1245_116

]]></Node>
<StgValue><ssdm name="add_ln1245_116"/></StgValue>
</operation>

<operation id="3135" st_id="122" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:845 %mul_ln1245_117 = mul i24 %sext_ln1245_117, i24 %sext_ln1245_245

]]></Node>
<StgValue><ssdm name="mul_ln1245_117"/></StgValue>
</operation>

<operation id="3136" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="24" op_0_bw="16">
<![CDATA[
.split15:849 %sext_ln1245_246 = sext i16 %weights_118_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_246"/></StgValue>
</operation>

<operation id="3137" st_id="122" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:850 %mul_ln1245_118 = mul i24 %sext_ln1245_118, i24 %sext_ln1245_246

]]></Node>
<StgValue><ssdm name="mul_ln1245_118"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="3138" st_id="123" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="16" op_0_bw="7">
<![CDATA[
.split15:243 %weights_119_load = load i7 %weights_119_addr

]]></Node>
<StgValue><ssdm name="weights_119_load"/></StgValue>
</operation>

<operation id="3139" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:244 %weights_120_addr = getelementptr i16 %weights_120, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_120_addr"/></StgValue>
</operation>

<operation id="3140" st_id="123" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="16" op_0_bw="7">
<![CDATA[
.split15:245 %weights_120_load = load i7 %weights_120_addr

]]></Node>
<StgValue><ssdm name="weights_120_load"/></StgValue>
</operation>

<operation id="3141" st_id="123" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:843 %add_ln1245_116 = add i24 %shl_ln737_115, i24 %mul_ln1245_116

]]></Node>
<StgValue><ssdm name="add_ln1245_116"/></StgValue>
</operation>

<operation id="3142" st_id="123" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:845 %mul_ln1245_117 = mul i24 %sext_ln1245_117, i24 %sext_ln1245_245

]]></Node>
<StgValue><ssdm name="mul_ln1245_117"/></StgValue>
</operation>

<operation id="3143" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:846 %tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_116, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="3144" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:847 %shl_ln737_116 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_115, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_116"/></StgValue>
</operation>

<operation id="3145" st_id="123" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:848 %add_ln1245_117 = add i24 %shl_ln737_116, i24 %mul_ln1245_117

]]></Node>
<StgValue><ssdm name="add_ln1245_117"/></StgValue>
</operation>

<operation id="3146" st_id="123" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:850 %mul_ln1245_118 = mul i24 %sext_ln1245_118, i24 %sext_ln1245_246

]]></Node>
<StgValue><ssdm name="mul_ln1245_118"/></StgValue>
</operation>

<operation id="3147" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="24" op_0_bw="16">
<![CDATA[
.split15:854 %sext_ln1245_247 = sext i16 %weights_119_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_247"/></StgValue>
</operation>

<operation id="3148" st_id="123" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:855 %mul_ln1245_119 = mul i24 %sext_ln1245_119, i24 %sext_ln1245_247

]]></Node>
<StgValue><ssdm name="mul_ln1245_119"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="3149" st_id="124" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="16" op_0_bw="7">
<![CDATA[
.split15:245 %weights_120_load = load i7 %weights_120_addr

]]></Node>
<StgValue><ssdm name="weights_120_load"/></StgValue>
</operation>

<operation id="3150" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:246 %weights_121_addr = getelementptr i16 %weights_121, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_121_addr"/></StgValue>
</operation>

<operation id="3151" st_id="124" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="16" op_0_bw="7">
<![CDATA[
.split15:247 %weights_121_load = load i7 %weights_121_addr

]]></Node>
<StgValue><ssdm name="weights_121_load"/></StgValue>
</operation>

<operation id="3152" st_id="124" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:848 %add_ln1245_117 = add i24 %shl_ln737_116, i24 %mul_ln1245_117

]]></Node>
<StgValue><ssdm name="add_ln1245_117"/></StgValue>
</operation>

<operation id="3153" st_id="124" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:850 %mul_ln1245_118 = mul i24 %sext_ln1245_118, i24 %sext_ln1245_246

]]></Node>
<StgValue><ssdm name="mul_ln1245_118"/></StgValue>
</operation>

<operation id="3154" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:851 %tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_117, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="3155" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:852 %shl_ln737_117 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_116, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_117"/></StgValue>
</operation>

<operation id="3156" st_id="124" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:853 %add_ln1245_118 = add i24 %shl_ln737_117, i24 %mul_ln1245_118

]]></Node>
<StgValue><ssdm name="add_ln1245_118"/></StgValue>
</operation>

<operation id="3157" st_id="124" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:855 %mul_ln1245_119 = mul i24 %sext_ln1245_119, i24 %sext_ln1245_247

]]></Node>
<StgValue><ssdm name="mul_ln1245_119"/></StgValue>
</operation>

<operation id="3158" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="24" op_0_bw="16">
<![CDATA[
.split15:859 %sext_ln1245_248 = sext i16 %weights_120_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_248"/></StgValue>
</operation>

<operation id="3159" st_id="124" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:860 %mul_ln1245_120 = mul i24 %sext_ln1245_120, i24 %sext_ln1245_248

]]></Node>
<StgValue><ssdm name="mul_ln1245_120"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="3160" st_id="125" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="16" op_0_bw="7">
<![CDATA[
.split15:247 %weights_121_load = load i7 %weights_121_addr

]]></Node>
<StgValue><ssdm name="weights_121_load"/></StgValue>
</operation>

<operation id="3161" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:248 %weights_122_addr = getelementptr i16 %weights_122, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_122_addr"/></StgValue>
</operation>

<operation id="3162" st_id="125" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="16" op_0_bw="7">
<![CDATA[
.split15:249 %weights_122_load = load i7 %weights_122_addr

]]></Node>
<StgValue><ssdm name="weights_122_load"/></StgValue>
</operation>

<operation id="3163" st_id="125" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:853 %add_ln1245_118 = add i24 %shl_ln737_117, i24 %mul_ln1245_118

]]></Node>
<StgValue><ssdm name="add_ln1245_118"/></StgValue>
</operation>

<operation id="3164" st_id="125" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:855 %mul_ln1245_119 = mul i24 %sext_ln1245_119, i24 %sext_ln1245_247

]]></Node>
<StgValue><ssdm name="mul_ln1245_119"/></StgValue>
</operation>

<operation id="3165" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:856 %tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_118, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="3166" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:857 %shl_ln737_118 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_117, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_118"/></StgValue>
</operation>

<operation id="3167" st_id="125" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:858 %add_ln1245_119 = add i24 %shl_ln737_118, i24 %mul_ln1245_119

]]></Node>
<StgValue><ssdm name="add_ln1245_119"/></StgValue>
</operation>

<operation id="3168" st_id="125" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:860 %mul_ln1245_120 = mul i24 %sext_ln1245_120, i24 %sext_ln1245_248

]]></Node>
<StgValue><ssdm name="mul_ln1245_120"/></StgValue>
</operation>

<operation id="3169" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="24" op_0_bw="16">
<![CDATA[
.split15:864 %sext_ln1245_249 = sext i16 %weights_121_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_249"/></StgValue>
</operation>

<operation id="3170" st_id="125" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:865 %mul_ln1245_121 = mul i24 %sext_ln1245_121, i24 %sext_ln1245_249

]]></Node>
<StgValue><ssdm name="mul_ln1245_121"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="3171" st_id="126" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="16" op_0_bw="7">
<![CDATA[
.split15:249 %weights_122_load = load i7 %weights_122_addr

]]></Node>
<StgValue><ssdm name="weights_122_load"/></StgValue>
</operation>

<operation id="3172" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:250 %weights_123_addr = getelementptr i16 %weights_123, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_123_addr"/></StgValue>
</operation>

<operation id="3173" st_id="126" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="16" op_0_bw="7">
<![CDATA[
.split15:251 %weights_123_load = load i7 %weights_123_addr

]]></Node>
<StgValue><ssdm name="weights_123_load"/></StgValue>
</operation>

<operation id="3174" st_id="126" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:858 %add_ln1245_119 = add i24 %shl_ln737_118, i24 %mul_ln1245_119

]]></Node>
<StgValue><ssdm name="add_ln1245_119"/></StgValue>
</operation>

<operation id="3175" st_id="126" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:860 %mul_ln1245_120 = mul i24 %sext_ln1245_120, i24 %sext_ln1245_248

]]></Node>
<StgValue><ssdm name="mul_ln1245_120"/></StgValue>
</operation>

<operation id="3176" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:861 %tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_119, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="3177" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:862 %shl_ln737_119 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_118, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_119"/></StgValue>
</operation>

<operation id="3178" st_id="126" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:863 %add_ln1245_120 = add i24 %shl_ln737_119, i24 %mul_ln1245_120

]]></Node>
<StgValue><ssdm name="add_ln1245_120"/></StgValue>
</operation>

<operation id="3179" st_id="126" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:865 %mul_ln1245_121 = mul i24 %sext_ln1245_121, i24 %sext_ln1245_249

]]></Node>
<StgValue><ssdm name="mul_ln1245_121"/></StgValue>
</operation>

<operation id="3180" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="24" op_0_bw="16">
<![CDATA[
.split15:869 %sext_ln1245_250 = sext i16 %weights_122_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_250"/></StgValue>
</operation>

<operation id="3181" st_id="126" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:870 %mul_ln1245_122 = mul i24 %sext_ln1245_122, i24 %sext_ln1245_250

]]></Node>
<StgValue><ssdm name="mul_ln1245_122"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="3182" st_id="127" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="16" op_0_bw="7">
<![CDATA[
.split15:251 %weights_123_load = load i7 %weights_123_addr

]]></Node>
<StgValue><ssdm name="weights_123_load"/></StgValue>
</operation>

<operation id="3183" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:252 %weights_124_addr = getelementptr i16 %weights_124, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_124_addr"/></StgValue>
</operation>

<operation id="3184" st_id="127" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="7">
<![CDATA[
.split15:253 %weights_124_load = load i7 %weights_124_addr

]]></Node>
<StgValue><ssdm name="weights_124_load"/></StgValue>
</operation>

<operation id="3185" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:254 %weights_125_addr = getelementptr i16 %weights_125, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_125_addr"/></StgValue>
</operation>

<operation id="3186" st_id="127" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="16" op_0_bw="7">
<![CDATA[
.split15:255 %weights_125_load = load i7 %weights_125_addr

]]></Node>
<StgValue><ssdm name="weights_125_load"/></StgValue>
</operation>

<operation id="3187" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:256 %weights_126_addr = getelementptr i16 %weights_126, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_126_addr"/></StgValue>
</operation>

<operation id="3188" st_id="127" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="16" op_0_bw="7">
<![CDATA[
.split15:257 %weights_126_load = load i7 %weights_126_addr

]]></Node>
<StgValue><ssdm name="weights_126_load"/></StgValue>
</operation>

<operation id="3189" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split15:258 %weights_127_addr = getelementptr i16 %weights_127, i64 0, i64 %idxprom8_i22

]]></Node>
<StgValue><ssdm name="weights_127_addr"/></StgValue>
</operation>

<operation id="3190" st_id="127" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="16" op_0_bw="7">
<![CDATA[
.split15:259 %weights_127_load = load i7 %weights_127_addr

]]></Node>
<StgValue><ssdm name="weights_127_load"/></StgValue>
</operation>

<operation id="3191" st_id="127" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:863 %add_ln1245_120 = add i24 %shl_ln737_119, i24 %mul_ln1245_120

]]></Node>
<StgValue><ssdm name="add_ln1245_120"/></StgValue>
</operation>

<operation id="3192" st_id="127" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:865 %mul_ln1245_121 = mul i24 %sext_ln1245_121, i24 %sext_ln1245_249

]]></Node>
<StgValue><ssdm name="mul_ln1245_121"/></StgValue>
</operation>

<operation id="3193" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:866 %tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_120, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="3194" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:867 %shl_ln737_120 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_119, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_120"/></StgValue>
</operation>

<operation id="3195" st_id="127" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:868 %add_ln1245_121 = add i24 %shl_ln737_120, i24 %mul_ln1245_121

]]></Node>
<StgValue><ssdm name="add_ln1245_121"/></StgValue>
</operation>

<operation id="3196" st_id="127" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:870 %mul_ln1245_122 = mul i24 %sext_ln1245_122, i24 %sext_ln1245_250

]]></Node>
<StgValue><ssdm name="mul_ln1245_122"/></StgValue>
</operation>

<operation id="3197" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="24" op_0_bw="16">
<![CDATA[
.split15:874 %sext_ln1245_251 = sext i16 %weights_123_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_251"/></StgValue>
</operation>

<operation id="3198" st_id="127" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:875 %mul_ln1245_123 = mul i24 %sext_ln1245_123, i24 %sext_ln1245_251

]]></Node>
<StgValue><ssdm name="mul_ln1245_123"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="3199" st_id="128" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="7">
<![CDATA[
.split15:253 %weights_124_load = load i7 %weights_124_addr

]]></Node>
<StgValue><ssdm name="weights_124_load"/></StgValue>
</operation>

<operation id="3200" st_id="128" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="16" op_0_bw="7">
<![CDATA[
.split15:255 %weights_125_load = load i7 %weights_125_addr

]]></Node>
<StgValue><ssdm name="weights_125_load"/></StgValue>
</operation>

<operation id="3201" st_id="128" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="16" op_0_bw="7">
<![CDATA[
.split15:257 %weights_126_load = load i7 %weights_126_addr

]]></Node>
<StgValue><ssdm name="weights_126_load"/></StgValue>
</operation>

<operation id="3202" st_id="128" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="16" op_0_bw="7">
<![CDATA[
.split15:259 %weights_127_load = load i7 %weights_127_addr

]]></Node>
<StgValue><ssdm name="weights_127_load"/></StgValue>
</operation>

<operation id="3203" st_id="128" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:868 %add_ln1245_121 = add i24 %shl_ln737_120, i24 %mul_ln1245_121

]]></Node>
<StgValue><ssdm name="add_ln1245_121"/></StgValue>
</operation>

<operation id="3204" st_id="128" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:870 %mul_ln1245_122 = mul i24 %sext_ln1245_122, i24 %sext_ln1245_250

]]></Node>
<StgValue><ssdm name="mul_ln1245_122"/></StgValue>
</operation>

<operation id="3205" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:871 %tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_121, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="3206" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:872 %shl_ln737_121 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_120, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_121"/></StgValue>
</operation>

<operation id="3207" st_id="128" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:873 %add_ln1245_122 = add i24 %shl_ln737_121, i24 %mul_ln1245_122

]]></Node>
<StgValue><ssdm name="add_ln1245_122"/></StgValue>
</operation>

<operation id="3208" st_id="128" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:875 %mul_ln1245_123 = mul i24 %sext_ln1245_123, i24 %sext_ln1245_251

]]></Node>
<StgValue><ssdm name="mul_ln1245_123"/></StgValue>
</operation>

<operation id="3209" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="24" op_0_bw="16">
<![CDATA[
.split15:879 %sext_ln1245_252 = sext i16 %weights_124_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_252"/></StgValue>
</operation>

<operation id="3210" st_id="128" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:880 %mul_ln1245_124 = mul i24 %sext_ln1245_124, i24 %sext_ln1245_252

]]></Node>
<StgValue><ssdm name="mul_ln1245_124"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="3211" st_id="129" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:873 %add_ln1245_122 = add i24 %shl_ln737_121, i24 %mul_ln1245_122

]]></Node>
<StgValue><ssdm name="add_ln1245_122"/></StgValue>
</operation>

<operation id="3212" st_id="129" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:875 %mul_ln1245_123 = mul i24 %sext_ln1245_123, i24 %sext_ln1245_251

]]></Node>
<StgValue><ssdm name="mul_ln1245_123"/></StgValue>
</operation>

<operation id="3213" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:876 %tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_122, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="3214" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:877 %shl_ln737_122 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_121, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_122"/></StgValue>
</operation>

<operation id="3215" st_id="129" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:878 %add_ln1245_123 = add i24 %shl_ln737_122, i24 %mul_ln1245_123

]]></Node>
<StgValue><ssdm name="add_ln1245_123"/></StgValue>
</operation>

<operation id="3216" st_id="129" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:880 %mul_ln1245_124 = mul i24 %sext_ln1245_124, i24 %sext_ln1245_252

]]></Node>
<StgValue><ssdm name="mul_ln1245_124"/></StgValue>
</operation>

<operation id="3217" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="24" op_0_bw="16">
<![CDATA[
.split15:884 %sext_ln1245_253 = sext i16 %weights_125_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_253"/></StgValue>
</operation>

<operation id="3218" st_id="129" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:885 %mul_ln1245_125 = mul i24 %sext_ln1245_125, i24 %sext_ln1245_253

]]></Node>
<StgValue><ssdm name="mul_ln1245_125"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="3219" st_id="130" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:878 %add_ln1245_123 = add i24 %shl_ln737_122, i24 %mul_ln1245_123

]]></Node>
<StgValue><ssdm name="add_ln1245_123"/></StgValue>
</operation>

<operation id="3220" st_id="130" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:880 %mul_ln1245_124 = mul i24 %sext_ln1245_124, i24 %sext_ln1245_252

]]></Node>
<StgValue><ssdm name="mul_ln1245_124"/></StgValue>
</operation>

<operation id="3221" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:881 %tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_123, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="3222" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:882 %shl_ln737_123 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_122, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_123"/></StgValue>
</operation>

<operation id="3223" st_id="130" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:883 %add_ln1245_124 = add i24 %shl_ln737_123, i24 %mul_ln1245_124

]]></Node>
<StgValue><ssdm name="add_ln1245_124"/></StgValue>
</operation>

<operation id="3224" st_id="130" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:885 %mul_ln1245_125 = mul i24 %sext_ln1245_125, i24 %sext_ln1245_253

]]></Node>
<StgValue><ssdm name="mul_ln1245_125"/></StgValue>
</operation>

<operation id="3225" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="24" op_0_bw="16">
<![CDATA[
.split15:889 %sext_ln1245_254 = sext i16 %weights_126_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_254"/></StgValue>
</operation>

<operation id="3226" st_id="130" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:890 %mul_ln1245_126 = mul i24 %sext_ln1245_126, i24 %sext_ln1245_254

]]></Node>
<StgValue><ssdm name="mul_ln1245_126"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="3227" st_id="131" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:883 %add_ln1245_124 = add i24 %shl_ln737_123, i24 %mul_ln1245_124

]]></Node>
<StgValue><ssdm name="add_ln1245_124"/></StgValue>
</operation>

<operation id="3228" st_id="131" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:885 %mul_ln1245_125 = mul i24 %sext_ln1245_125, i24 %sext_ln1245_253

]]></Node>
<StgValue><ssdm name="mul_ln1245_125"/></StgValue>
</operation>

<operation id="3229" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:886 %tmp_123 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_124, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="3230" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:887 %shl_ln737_124 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_123, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_124"/></StgValue>
</operation>

<operation id="3231" st_id="131" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:888 %add_ln1245_125 = add i24 %shl_ln737_124, i24 %mul_ln1245_125

]]></Node>
<StgValue><ssdm name="add_ln1245_125"/></StgValue>
</operation>

<operation id="3232" st_id="131" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:890 %mul_ln1245_126 = mul i24 %sext_ln1245_126, i24 %sext_ln1245_254

]]></Node>
<StgValue><ssdm name="mul_ln1245_126"/></StgValue>
</operation>

<operation id="3233" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="24" op_0_bw="16">
<![CDATA[
.split15:894 %sext_ln1245_255 = sext i16 %weights_127_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_255"/></StgValue>
</operation>

<operation id="3234" st_id="131" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:895 %mul_ln1245_127 = mul i24 %sext_ln1245_127, i24 %sext_ln1245_255

]]></Node>
<StgValue><ssdm name="mul_ln1245_127"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="3235" st_id="132" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:888 %add_ln1245_125 = add i24 %shl_ln737_124, i24 %mul_ln1245_125

]]></Node>
<StgValue><ssdm name="add_ln1245_125"/></StgValue>
</operation>

<operation id="3236" st_id="132" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:890 %mul_ln1245_126 = mul i24 %sext_ln1245_126, i24 %sext_ln1245_254

]]></Node>
<StgValue><ssdm name="mul_ln1245_126"/></StgValue>
</operation>

<operation id="3237" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:891 %tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_125, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="3238" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:892 %shl_ln737_125 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_124, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_125"/></StgValue>
</operation>

<operation id="3239" st_id="132" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:893 %add_ln1245_126 = add i24 %shl_ln737_125, i24 %mul_ln1245_126

]]></Node>
<StgValue><ssdm name="add_ln1245_126"/></StgValue>
</operation>

<operation id="3240" st_id="132" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:895 %mul_ln1245_127 = mul i24 %sext_ln1245_127, i24 %sext_ln1245_255

]]></Node>
<StgValue><ssdm name="mul_ln1245_127"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="3241" st_id="133" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:893 %add_ln1245_126 = add i24 %shl_ln737_125, i24 %mul_ln1245_126

]]></Node>
<StgValue><ssdm name="add_ln1245_126"/></StgValue>
</operation>

<operation id="3242" st_id="133" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:895 %mul_ln1245_127 = mul i24 %sext_ln1245_127, i24 %sext_ln1245_255

]]></Node>
<StgValue><ssdm name="mul_ln1245_127"/></StgValue>
</operation>

<operation id="3243" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:896 %tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_126, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="3244" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split15:897 %shl_ln737_126 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_125, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_126"/></StgValue>
</operation>

<operation id="3245" st_id="133" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:898 %add_ln1245_127 = add i24 %shl_ln737_126, i24 %mul_ln1245_127

]]></Node>
<StgValue><ssdm name="add_ln1245_127"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="3246" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:0 %specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_394

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="3247" st_id="134" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split15:898 %add_ln1245_127 = add i24 %shl_ln737_126, i24 %mul_ln1245_127

]]></Node>
<StgValue><ssdm name="add_ln1245_127"/></StgValue>
</operation>

<operation id="3248" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split15:899 %trunc_ln717_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_127, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="3249" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split15:900 %store_ln736 = store i16 %trunc_ln717_s, i7 %output_V_addr

]]></Node>
<StgValue><ssdm name="store_ln736"/></StgValue>
</operation>

<operation id="3250" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="0" op_0_bw="0">
<![CDATA[
.split15:902 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="3251" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i:0 %i_6 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="3252" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="16" op_0_bw="8">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i:1 %zext_ln46 = zext i8 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="3253" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i:2 %icmp_ln46 = icmp_eq  i16 %zext_ln46, i16 %numOfOutputNeurons_read

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="3254" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i:3 %empty_414 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="3255" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i:4 %i_10 = add i8 %i_6, i8 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="3256" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i:5 %br_ln46 = br i1 %icmp_ln46, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="3257" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="64" op_0_bw="8">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:1 %zext_ln49 = zext i8 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="3258" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:2 %output_V_addr_3 = getelementptr i16 %output_V, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="output_V_addr_3"/></StgValue>
</operation>

<operation id="3259" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="7">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:3 %x_V = load i7 %output_V_addr_3

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="3260" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:23 %resArray_V_addr_1 = getelementptr i32 %resArray_V, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="resArray_V_addr_1"/></StgValue>
</operation>

<operation id="3261" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %sum_V_load_1 = load i32 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_load_1"/></StgValue>
</operation>

<operation id="3262" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="48" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit:1 %sext_ln1547 = sext i32 %sum_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1547"/></StgValue>
</operation>

<operation id="3263" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:2 %icmp_ln1547 = icmp_sgt  i32 %sum_V_load_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1547"/></StgValue>
</operation>

<operation id="3264" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:3 %br_ln66 = br i1 %icmp_ln1547, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i, void %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="3265" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
<literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="8" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader:0 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="3266" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
<literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader:1 %store_ln67 = store i8 0, i8 %i_7

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3267" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
<literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader:2 %br_ln67 = br void %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="3268" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="7">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:3 %x_V = load i7 %output_V_addr_3

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="3269" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:4 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_V, i32 15

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="3270" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:5 %sub_ln712_1 = sub i16 0, i16 %x_V

]]></Node>
<StgValue><ssdm name="sub_ln712_1"/></StgValue>
</operation>

<operation id="3271" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:6 %select_ln7 = select i1 %tmp_127, i16 %sub_ln712_1, i16 %x_V

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="3272" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:12 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="3273" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:22 %icmp_ln1547_1 = icmp_sgt  i16 %x_V, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1547_1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="3274" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:7 %t_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln7, i8 0

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="3275" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="50" op_0_bw="24">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:8 %sext_ln1201_2 = sext i24 %t_2

]]></Node>
<StgValue><ssdm name="sext_ln1201_2"/></StgValue>
</operation>

<operation id="3276" st_id="137" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:9 %mul_ln1201 = mul i50 %sext_ln1201_2, i50 24265352

]]></Node>
<StgValue><ssdm name="mul_ln1201"/></StgValue>
</operation>

<operation id="3277" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="49" op_0_bw="50">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:10 %trunc_ln1201 = trunc i50 %mul_ln1201

]]></Node>
<StgValue><ssdm name="trunc_ln1201"/></StgValue>
</operation>

<operation id="3278" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="16" op_0_bw="16" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:14 %tmp_129_cast = partselect i16 @_ssdm_op_PartSelect.i16.i50.i32.i32, i50 %mul_ln1201, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="3279" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:11 %sub_ln1201 = sub i49 0, i49 %trunc_ln1201

]]></Node>
<StgValue><ssdm name="sub_ln1201"/></StgValue>
</operation>

<operation id="3280" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="16" op_0_bw="16" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:13 %tmp_128_cast = partselect i16 @_ssdm_op_PartSelect.i16.i49.i32.i32, i49 %sub_ln1201, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="3281" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:15 %select_ln1201 = select i1 %tmp_128, i16 %tmp_128_cast, i16 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="select_ln1201"/></StgValue>
</operation>

<operation id="3282" st_id="138" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:16 %sub_ln1201_1 = sub i16 0, i16 %select_ln1201

]]></Node>
<StgValue><ssdm name="sub_ln1201_1"/></StgValue>
</operation>

<operation id="3283" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:17 %fixed = select i1 %tmp_128, i16 %sub_ln1201_1, i16 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="fixed"/></StgValue>
</operation>

<operation id="3284" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:18 %p_Result_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %fixed, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="3285" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:0 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_393

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="3286" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:19 %whole_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_s, i8 0

]]></Node>
<StgValue><ssdm name="whole_V"/></StgValue>
</operation>

<operation id="3287" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:20 %sub_ln712_2 = sub i16 %fixed, i16 %whole_V

]]></Node>
<StgValue><ssdm name="sub_ln712_2"/></StgValue>
</operation>

<operation id="3288" st_id="139" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:21 %tmp_V = add i16 %sub_ln712_2, i16 256

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="3289" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i.split:24 %br_ln53 = br i1 %icmp_ln1547_1, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i18.i, void %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="3290" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i18.i:0 %br_ln56 = br i1 %tmp_127, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="3291" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="18" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %sext_ln1201_1 = sext i16 %tmp_V

]]></Node>
<StgValue><ssdm name="sext_ln1201_1"/></StgValue>
</operation>

<operation id="3292" st_id="139" stage="22" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="3293" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %fixed, i32 15

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="3294" st_id="140" stage="21" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="3295" st_id="141" stage="20" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="3296" st_id="142" stage="19" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="3297" st_id="143" stage="18" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="3298" st_id="144" stage="17" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="3299" st_id="145" stage="16" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="3300" st_id="146" stage="15" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="3301" st_id="147" stage="14" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="3302" st_id="148" stage="13" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="3303" st_id="149" stage="12" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="3304" st_id="150" stage="11" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="3305" st_id="151" stage="10" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="3306" st_id="152" stage="9" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="3307" st_id="153" stage="8" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="3308" st_id="154" stage="7" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="3309" st_id="155" stage="6" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="3310" st_id="156" stage="5" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="3311" st_id="157" stage="4" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="3312" st_id="158" stage="3" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="3313" st_id="159" stage="2" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="3314" st_id="160" stage="1" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sdiv_ln1201 = sdiv i18 65536, i18 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="3315" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %r_V_2 = trunc i16 %sdiv_ln1201

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="3316" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="9" op_0_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %zext_ln1201 = zext i1 %tmp_130

]]></Node>
<StgValue><ssdm name="zext_ln1201"/></StgValue>
</operation>

<operation id="3317" st_id="160" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %lshr_ln1201 = lshr i9 256, i9 %zext_ln1201

]]></Node>
<StgValue><ssdm name="lshr_ln1201"/></StgValue>
</operation>

<operation id="3318" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="25" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6 %sext_ln1168 = sext i16 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1168"/></StgValue>
</operation>

<operation id="3319" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="25" op_0_bw="9">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:7 %zext_ln1171 = zext i9 %lshr_ln1201

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="3320" st_id="160" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8 %r_V_3 = mul i25 %zext_ln1171, i25 %sext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="3321" st_id="161" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8 %r_V_3 = mul i25 %zext_ln1171, i25 %sext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="3322" st_id="162" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8 %r_V_3 = mul i25 %zext_ln1171, i25 %sext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="3323" st_id="163" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8 %r_V_3 = mul i25 %zext_ln1171, i25 %sext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="3324" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="32" op_0_bw="25">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:9 %sext_ln1168_1 = sext i25 %r_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1168_1"/></StgValue>
</operation>

<operation id="3325" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:10 %br_ln58 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="3326" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="32" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %zext_ln54 = zext i8 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="3327" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %sext_ln740 = sext i16 %tmp_V

]]></Node>
<StgValue><ssdm name="sext_ln740"/></StgValue>
</operation>

<operation id="3328" st_id="163" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %shl_ln740 = shl i32 %sext_ln740, i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="shl_ln740"/></StgValue>
</operation>

<operation id="3329" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %shl_ln740_1 = shl i32 %shl_ln740, i32 8

]]></Node>
<StgValue><ssdm name="shl_ln740_1"/></StgValue>
</operation>

<operation id="3330" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1547_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %br_ln55 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="3331" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:4 %store_ln46 = store i8 %i_10, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="3332" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:0 %storemerge8 = phi i32 %shl_ln740_1, void %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi48ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 %sext_ln1168_1, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi16ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, i32 65536, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i18.i

]]></Node>
<StgValue><ssdm name="storemerge8"/></StgValue>
</operation>

<operation id="3333" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:1 %sum_V_load = load i32 %sum_V

]]></Node>
<StgValue><ssdm name="sum_V_load"/></StgValue>
</operation>

<operation id="3334" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:2 %store_ln54 = store i32 %storemerge8, i7 %resArray_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="3335" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:3 %sum_V_1 = add i32 %storemerge8, i32 %sum_V_load

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="3336" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:5 %store_ln712 = store i32 %sum_V_1, i32 %sum_V

]]></Node>
<StgValue><ssdm name="store_ln712"/></StgValue>
</operation>

<operation id="3337" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i:6 %br_ln0 = br void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="3338" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %i_11 = load i8 %i_7

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="3339" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %icmp_ln67 = icmp_eq  i8 %i_11, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="3340" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %empty_415 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="3341" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %i_12 = add i8 %i_11, i8 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="3342" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %br_ln67 = br i1 %icmp_ln67, void %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="3343" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="64" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:1 %zext_ln70 = zext i8 %i_11

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="3344" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %resArray_V_addr_2 = getelementptr i32 %resArray_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="resArray_V_addr_2"/></StgValue>
</operation>

<operation id="3345" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %resArray_V_load = load i7 %resArray_V_addr_2

]]></Node>
<StgValue><ssdm name="resArray_V_load"/></StgValue>
</operation>

<operation id="3346" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="7" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %trunc_ln70 = trunc i8 %i_11

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="3347" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="1"/>
<literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="0" op_0_bw="0">
<![CDATA[
_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit:0 %br_ln0 = br void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3348" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln67" val="1"/>
</and_exp><and_exp><literal name="activation_read" val="3"/>
<literal name="icmp_ln1547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="0">
<![CDATA[
_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i:0 %br_ln106 = br void %._crit_edge666.loopexit

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="3349" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="icmp_ln67" val="1"/>
</and_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="icmp_ln1547" val="0"/>
</and_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!2"/>
<literal name="activation_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge666.loopexit:0 %br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3350" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="icmp_ln67" val="1"/>
</and_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="icmp_ln1547" val="0"/>
</and_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="!3"/>
</and_exp><and_exp><literal name="activation_read" val="!1"/>
<literal name="activation_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4179" bw="0" op_0_bw="0">
<![CDATA[
_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit:0 %br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_th.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3351" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1547" val="0"/>
</and_exp><and_exp><literal name="activation_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="0">
<![CDATA[
_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_th.exit:0 %ret_ln137 = ret

]]></Node>
<StgValue><ssdm name="ret_ln137"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="3352" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %resArray_V_load = load i7 %resArray_V_addr_2

]]></Node>
<StgValue><ssdm name="resArray_V_load"/></StgValue>
</operation>

<operation id="3353" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %t_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %resArray_V_load, i16 0

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="3354" st_id="166" stage="52" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="3355" st_id="167" stage="51" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="3356" st_id="168" stage="50" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="3357" st_id="169" stage="49" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="3358" st_id="170" stage="48" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="3359" st_id="171" stage="47" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="3360" st_id="172" stage="46" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="3361" st_id="173" stage="45" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="3362" st_id="174" stage="44" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="3363" st_id="175" stage="43" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="3364" st_id="176" stage="42" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="3365" st_id="177" stage="41" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="3366" st_id="178" stage="40" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="3367" st_id="179" stage="39" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="3368" st_id="180" stage="38" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="3369" st_id="181" stage="37" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="3370" st_id="182" stage="36" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="3371" st_id="183" stage="35" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="3372" st_id="184" stage="34" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="3373" st_id="185" stage="33" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="3374" st_id="186" stage="32" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="3375" st_id="187" stage="31" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="3376" st_id="188" stage="30" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="3377" st_id="189" stage="29" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="3378" st_id="190" stage="28" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="3379" st_id="191" stage="27" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="3380" st_id="192" stage="26" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="3381" st_id="193" stage="25" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="3382" st_id="194" stage="24" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="3383" st_id="195" stage="23" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="3384" st_id="196" stage="22" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="3385" st_id="197" stage="21" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="3386" st_id="198" stage="20" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="3387" st_id="199" stage="19" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="3388" st_id="200" stage="18" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="3389" st_id="201" stage="17" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="3390" st_id="202" stage="16" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="3391" st_id="203" stage="15" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="3392" st_id="204" stage="14" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="3393" st_id="205" stage="13" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="3394" st_id="206" stage="12" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="3395" st_id="207" stage="11" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="3396" st_id="208" stage="10" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="3397" st_id="209" stage="9" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="3398" st_id="210" stage="8" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="3399" st_id="211" stage="7" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="3400" st_id="212" stage="6" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="3401" st_id="213" stage="5" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="3402" st_id="214" stage="4" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="3403" st_id="215" stage="3" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="3404" st_id="216" stage="2" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="3405" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:0 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_392

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="3406" st_id="217" stage="1" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %sdiv_ln1201_1 = sdiv i48 %t_3, i48 %sext_ln1547

]]></Node>
<StgValue><ssdm name="sdiv_ln1201_1"/></StgValue>
</operation>

<operation id="3407" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %trunc_ln717_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %sdiv_ln1201_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_2"/></StgValue>
</operation>

<operation id="3408" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0" op_192_bw="7" op_193_bw="0" op_194_bw="7" op_195_bw="0" op_196_bw="7" op_197_bw="0" op_198_bw="7" op_199_bw="0" op_200_bw="7" op_201_bw="0" op_202_bw="7" op_203_bw="0" op_204_bw="7" op_205_bw="0" op_206_bw="7" op_207_bw="0" op_208_bw="7" op_209_bw="0" op_210_bw="7" op_211_bw="0" op_212_bw="7" op_213_bw="0" op_214_bw="7" op_215_bw="0" op_216_bw="7" op_217_bw="0" op_218_bw="7" op_219_bw="0" op_220_bw="7" op_221_bw="0" op_222_bw="7" op_223_bw="0" op_224_bw="7" op_225_bw="0" op_226_bw="7" op_227_bw="0" op_228_bw="7" op_229_bw="0" op_230_bw="7" op_231_bw="0" op_232_bw="7" op_233_bw="0" op_234_bw="7" op_235_bw="0" op_236_bw="7" op_237_bw="0" op_238_bw="7" op_239_bw="0" op_240_bw="7" op_241_bw="0" op_242_bw="7" op_243_bw="0" op_244_bw="7" op_245_bw="0" op_246_bw="7" op_247_bw="0" op_248_bw="7" op_249_bw="0" op_250_bw="7" op_251_bw="0" op_252_bw="7" op_253_bw="0" op_254_bw="7" op_255_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %switch_ln70 = switch i7 %trunc_ln70, void %arrayidx44.i.i.0.0.06351.case.127, i7 0, void %arrayidx44.i.i.0.0.06351.case.0, i7 1, void %arrayidx44.i.i.0.0.06351.case.1, i7 2, void %arrayidx44.i.i.0.0.06351.case.2, i7 3, void %arrayidx44.i.i.0.0.06351.case.3, i7 4, void %arrayidx44.i.i.0.0.06351.case.4, i7 5, void %arrayidx44.i.i.0.0.06351.case.5, i7 6, void %arrayidx44.i.i.0.0.06351.case.6, i7 7, void %arrayidx44.i.i.0.0.06351.case.7, i7 8, void %arrayidx44.i.i.0.0.06351.case.8, i7 9, void %arrayidx44.i.i.0.0.06351.case.9, i7 10, void %arrayidx44.i.i.0.0.06351.case.10, i7 11, void %arrayidx44.i.i.0.0.06351.case.11, i7 12, void %arrayidx44.i.i.0.0.06351.case.12, i7 13, void %arrayidx44.i.i.0.0.06351.case.13, i7 14, void %arrayidx44.i.i.0.0.06351.case.14, i7 15, void %arrayidx44.i.i.0.0.06351.case.15, i7 16, void %arrayidx44.i.i.0.0.06351.case.16, i7 17, void %arrayidx44.i.i.0.0.06351.case.17, i7 18, void %arrayidx44.i.i.0.0.06351.case.18, i7 19, void %arrayidx44.i.i.0.0.06351.case.19, i7 20, void %arrayidx44.i.i.0.0.06351.case.20, i7 21, void %arrayidx44.i.i.0.0.06351.case.21, i7 22, void %arrayidx44.i.i.0.0.06351.case.22, i7 23, void %arrayidx44.i.i.0.0.06351.case.23, i7 24, void %arrayidx44.i.i.0.0.06351.case.24, i7 25, void %arrayidx44.i.i.0.0.06351.case.25, i7 26, void %arrayidx44.i.i.0.0.06351.case.26, i7 27, void %arrayidx44.i.i.0.0.06351.case.27, i7 28, void %arrayidx44.i.i.0.0.06351.case.28, i7 29, void %arrayidx44.i.i.0.0.06351.case.29, i7 30, void %arrayidx44.i.i.0.0.06351.case.30, i7 31, void %arrayidx44.i.i.0.0.06351.case.31, i7 32, void %arrayidx44.i.i.0.0.06351.case.32, i7 33, void %arrayidx44.i.i.0.0.06351.case.33, i7 34, void %arrayidx44.i.i.0.0.06351.case.34, i7 35, void %arrayidx44.i.i.0.0.06351.case.35, i7 36, void %arrayidx44.i.i.0.0.06351.case.36, i7 37, void %arrayidx44.i.i.0.0.06351.case.37, i7 38, void %arrayidx44.i.i.0.0.06351.case.38, i7 39, void %arrayidx44.i.i.0.0.06351.case.39, i7 40, void %arrayidx44.i.i.0.0.06351.case.40, i7 41, void %arrayidx44.i.i.0.0.06351.case.41, i7 42, void %arrayidx44.i.i.0.0.06351.case.42, i7 43, void %arrayidx44.i.i.0.0.06351.case.43, i7 44, void %arrayidx44.i.i.0.0.06351.case.44, i7 45, void %arrayidx44.i.i.0.0.06351.case.45, i7 46, void %arrayidx44.i.i.0.0.06351.case.46, i7 47, void %arrayidx44.i.i.0.0.06351.case.47, i7 48, void %arrayidx44.i.i.0.0.06351.case.48, i7 49, void %arrayidx44.i.i.0.0.06351.case.49, i7 50, void %arrayidx44.i.i.0.0.06351.case.50, i7 51, void %arrayidx44.i.i.0.0.06351.case.51, i7 52, void %arrayidx44.i.i.0.0.06351.case.52, i7 53, void %arrayidx44.i.i.0.0.06351.case.53, i7 54, void %arrayidx44.i.i.0.0.06351.case.54, i7 55, void %arrayidx44.i.i.0.0.06351.case.55, i7 56, void %arrayidx44.i.i.0.0.06351.case.56, i7 57, void %arrayidx44.i.i.0.0.06351.case.57, i7 58, void %arrayidx44.i.i.0.0.06351.case.58, i7 59, void %arrayidx44.i.i.0.0.06351.case.59, i7 60, void %arrayidx44.i.i.0.0.06351.case.60, i7 61, void %arrayidx44.i.i.0.0.06351.case.61, i7 62, void %arrayidx44.i.i.0.0.06351.case.62, i7 63, void %arrayidx44.i.i.0.0.06351.case.63, i7 64, void %arrayidx44.i.i.0.0.06351.case.64, i7 65, void %arrayidx44.i.i.0.0.06351.case.65, i7 66, void %arrayidx44.i.i.0.0.06351.case.66, i7 67, void %arrayidx44.i.i.0.0.06351.case.67, i7 68, void %arrayidx44.i.i.0.0.06351.case.68, i7 69, void %arrayidx44.i.i.0.0.06351.case.69, i7 70, void %arrayidx44.i.i.0.0.06351.case.70, i7 71, void %arrayidx44.i.i.0.0.06351.case.71, i7 72, void %arrayidx44.i.i.0.0.06351.case.72, i7 73, void %arrayidx44.i.i.0.0.06351.case.73, i7 74, void %arrayidx44.i.i.0.0.06351.case.74, i7 75, void %arrayidx44.i.i.0.0.06351.case.75, i7 76, void %arrayidx44.i.i.0.0.06351.case.76, i7 77, void %arrayidx44.i.i.0.0.06351.case.77, i7 78, void %arrayidx44.i.i.0.0.06351.case.78, i7 79, void %arrayidx44.i.i.0.0.06351.case.79, i7 80, void %arrayidx44.i.i.0.0.06351.case.80, i7 81, void %arrayidx44.i.i.0.0.06351.case.81, i7 82, void %arrayidx44.i.i.0.0.06351.case.82, i7 83, void %arrayidx44.i.i.0.0.06351.case.83, i7 84, void %arrayidx44.i.i.0.0.06351.case.84, i7 85, void %arrayidx44.i.i.0.0.06351.case.85, i7 86, void %arrayidx44.i.i.0.0.06351.case.86, i7 87, void %arrayidx44.i.i.0.0.06351.case.87, i7 88, void %arrayidx44.i.i.0.0.06351.case.88, i7 89, void %arrayidx44.i.i.0.0.06351.case.89, i7 90, void %arrayidx44.i.i.0.0.06351.case.90, i7 91, void %arrayidx44.i.i.0.0.06351.case.91, i7 92, void %arrayidx44.i.i.0.0.06351.case.92, i7 93, void %arrayidx44.i.i.0.0.06351.case.93, i7 94, void %arrayidx44.i.i.0.0.06351.case.94, i7 95, void %arrayidx44.i.i.0.0.06351.case.95, i7 96, void %arrayidx44.i.i.0.0.06351.case.96, i7 97, void %arrayidx44.i.i.0.0.06351.case.97, i7 98, void %arrayidx44.i.i.0.0.06351.case.98, i7 99, void %arrayidx44.i.i.0.0.06351.case.99, i7 100, void %arrayidx44.i.i.0.0.06351.case.100, i7 101, void %arrayidx44.i.i.0.0.06351.case.101, i7 102, void %arrayidx44.i.i.0.0.06351.case.102, i7 103, void %arrayidx44.i.i.0.0.06351.case.103, i7 104, void %arrayidx44.i.i.0.0.06351.case.104, i7 105, void %arrayidx44.i.i.0.0.06351.case.105, i7 106, void %arrayidx44.i.i.0.0.06351.case.106, i7 107, void %arrayidx44.i.i.0.0.06351.case.107, i7 108, void %arrayidx44.i.i.0.0.06351.case.108, i7 109, void %arrayidx44.i.i.0.0.06351.case.109, i7 110, void %arrayidx44.i.i.0.0.06351.case.110, i7 111, void %arrayidx44.i.i.0.0.06351.case.111, i7 112, void %arrayidx44.i.i.0.0.06351.case.112, i7 113, void %arrayidx44.i.i.0.0.06351.case.113, i7 114, void %arrayidx44.i.i.0.0.06351.case.114, i7 115, void %arrayidx44.i.i.0.0.06351.case.115, i7 116, void %arrayidx44.i.i.0.0.06351.case.116, i7 117, void %arrayidx44.i.i.0.0.06351.case.117, i7 118, void %arrayidx44.i.i.0.0.06351.case.118, i7 119, void %arrayidx44.i.i.0.0.06351.case.119, i7 120, void %arrayidx44.i.i.0.0.06351.case.120, i7 121, void %arrayidx44.i.i.0.0.06351.case.121, i7 122, void %arrayidx44.i.i.0.0.06351.case.122, i7 123, void %arrayidx44.i.i.0.0.06351.case.123, i7 124, void %arrayidx44.i.i.0.0.06351.case.124, i7 125, void %arrayidx44.i.i.0.0.06351.case.125, i7 126, void %arrayidx44.i.i.0.0.06351.case.126

]]></Node>
<StgValue><ssdm name="switch_ln70"/></StgValue>
</operation>

<operation id="3409" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.126:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_126, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3410" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.126:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3411" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.125:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_125, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3412" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.125:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3413" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.124:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_124, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3414" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.124:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3415" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.123:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_123, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3416" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.123:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3417" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.122:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_122, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3418" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.122:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3419" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.121:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_121, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3420" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.121:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3421" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.120:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_120, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3422" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.120:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3423" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.119:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_119, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3424" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.119:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3425" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.118:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_118, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3426" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.118:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3427" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.117:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_117, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3428" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.117:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3429" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.116:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_116, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3430" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.116:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3431" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.115:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_115, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3432" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.115:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3433" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.114:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_114, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3434" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.114:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3435" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.113:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_113, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3436" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.113:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3437" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.112:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_112, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3438" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.112:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3439" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.111:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_111, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3440" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.111:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3441" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.110:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_110, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3442" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.110:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3443" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.109:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_109, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3444" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.109:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3445" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.108:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_108, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3446" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.108:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3447" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.107:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_107, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3448" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.107:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3449" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.106:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_106, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3450" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.106:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3451" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.105:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_105, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3452" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.105:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3453" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.104:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_104, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3454" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.104:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3455" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.103:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_103, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3456" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.103:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3457" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.102:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_102, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3458" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.102:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3459" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.101:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_101, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3460" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.101:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3461" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.100:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_100, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3462" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.100:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3463" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.99:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_99, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3464" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.99:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3465" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.98:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_98, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3466" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.98:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3467" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.97:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_97, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3468" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.97:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3469" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.96:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_96, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3470" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.96:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3471" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.95:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_95, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3472" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.95:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3473" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.94:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_94, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3474" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.94:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3475" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.93:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_93, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3476" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.93:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3477" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.92:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_92, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3478" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.92:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3479" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.91:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_91, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3480" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.91:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3481" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.90:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_90, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3482" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.90:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3483" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.89:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_89, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3484" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.89:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3485" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.88:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_88, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3486" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.88:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3487" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.87:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_87, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3488" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.87:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3489" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.86:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_86, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3490" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.86:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3491" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.85:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_85, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3492" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.85:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3493" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.84:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_84, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3494" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.84:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3495" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.83:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_83, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3496" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.83:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3497" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.82:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_82, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3498" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.82:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3499" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.81:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_81, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3500" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.81:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3501" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.80:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_80, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3502" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.80:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3503" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.79:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_79, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3504" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.79:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3505" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.78:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_78, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3506" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.78:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3507" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.77:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_77, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3508" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.77:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3509" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.76:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_76, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3510" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.76:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3511" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.75:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_75, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3512" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.75:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3513" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.74:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_74, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3514" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.74:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3515" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.73:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_73, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3516" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.73:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3517" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.72:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_72, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3518" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.72:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3519" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.71:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_71, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3520" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.71:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3521" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.70:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_70, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3522" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.70:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3523" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.69:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_69, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3524" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.69:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3525" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.68:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_68, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3526" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.68:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3527" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.67:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_67, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3528" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.67:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3529" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.66:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_66, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3530" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.66:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3531" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.65:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_65, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3532" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.65:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3533" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.64:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_64, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3534" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.64:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3535" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.63:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_63, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3536" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.63:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3537" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.62:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_62, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3538" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.62:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3539" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.61:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_61, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3540" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.61:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3541" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.60:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_60, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3542" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.60:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3543" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.59:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_59, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3544" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.59:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3545" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.58:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_58, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3546" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.58:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3547" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.57:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_57, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3548" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.57:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3549" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.56:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_56, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3550" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.56:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3551" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.55:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_55, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3552" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.55:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3553" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.54:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_54, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3554" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.54:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3555" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.53:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_53, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3556" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.53:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3557" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.52:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_52, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3558" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.52:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3559" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.51:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_51, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3560" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.51:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3561" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.50:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_50, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3562" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.50:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3563" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.49:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_49, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3564" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.49:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3565" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.48:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_48, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3566" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.48:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3567" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.47:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_47, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3568" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.47:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3569" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.46:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_46, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3570" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.46:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3571" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.45:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_45, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3572" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.45:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3573" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.44:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_44, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3574" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.44:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3575" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.43:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_43, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3576" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.43:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3577" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.42:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_42, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3578" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.42:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3579" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.41:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_41, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3580" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.41:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3581" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.40:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_40, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3582" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.40:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3583" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.39:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_39, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3584" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.39:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3585" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.38:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_38, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3586" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.38:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3587" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.37:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_37, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3588" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.37:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3589" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.36:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_36, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3590" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.36:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3591" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.35:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_35, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3592" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.35:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3593" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.34:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_34, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3594" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.34:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3595" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.33:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_33, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3596" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.33:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3597" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.32:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_32, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3598" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.32:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3599" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.31:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_31, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3600" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.31:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3601" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.30:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_30, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3602" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.30:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3603" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.29:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_29, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3604" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.29:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3605" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.28:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_28, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3606" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.28:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3607" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.27:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_27, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3608" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.27:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3609" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.26:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_26, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3610" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.26:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3611" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.25:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_25, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3612" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.25:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3613" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.24:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_24, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3614" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.24:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3615" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.23:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_23, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3616" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.23:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3617" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.22:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_22, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3618" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.22:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3619" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.21:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_21, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3620" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.21:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3621" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.20:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_20, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3622" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.20:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3623" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.19:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_19, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3624" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.19:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3625" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.18:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_18, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3626" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.18:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3627" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.17:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_17, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3628" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.17:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3629" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.16:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_16, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3630" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.16:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3631" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.15:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_15, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3632" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.15:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3633" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.14:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_14, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3634" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.14:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3635" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.13:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_13, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3636" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.13:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3637" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.12:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_12, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3638" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.12:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3639" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.11:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_11, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3640" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.11:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3641" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.10:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_10, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3642" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.10:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3643" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.9:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_9, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3644" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.9:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3645" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.8:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_8, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3646" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.8:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3647" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.7:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_7, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3648" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.7:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3649" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.6:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_6, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3650" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.6:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3651" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.5:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_5, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3652" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.5:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3653" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.4:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_4, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3654" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.4:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3655" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.3:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_3, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3656" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.3:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3657" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.2:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_2, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3658" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.2:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3659" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.1:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_1, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3660" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.1:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3661" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.0:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_0, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3662" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.0:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="3663" st_id="217" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.127:0 %write_ln70 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_127, i16 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="3664" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.case.127:1 %br_ln70 = br void %arrayidx44.i.i.0.0.06351.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="3665" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.exit:0 %store_ln67 = store i8 %i_12, i8 %i_7

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="3666" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx44.i.i.0.0.06351.exit:1 %br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="3667" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i:0 %i_5 = load i8 %i_3

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="3668" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="16" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i:1 %zext_ln30 = zext i8 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="3669" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i:2 %icmp_ln30 = icmp_eq  i16 %zext_ln30, i16 %numOfOutputNeurons_read

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="3670" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i:3 %empty_413 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="3671" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i:4 %i_9 = add i8 %i_5, i8 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="3672" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i:5 %br_ln30 = br i1 %icmp_ln30, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split, void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="3673" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="64" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:1 %zext_ln33 = zext i8 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="3674" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:2 %output_V_addr_2 = getelementptr i16 %output_V, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="output_V_addr_2"/></StgValue>
</operation>

<operation id="3675" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="16" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:3 %x_V_3 = load i7 %output_V_addr_2

]]></Node>
<StgValue><ssdm name="x_V_3"/></StgValue>
</operation>

<operation id="3676" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="7" op_0_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:15 %trunc_ln33 = trunc i8 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="3677" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="0" op_0_bw="0">
<![CDATA[
_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit.loopexit:0 %br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="3678" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="16" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:3 %x_V_3 = load i7 %output_V_addr_2

]]></Node>
<StgValue><ssdm name="x_V_3"/></StgValue>
</operation>

<operation id="3679" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:4 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_V_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="3680" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:5 %sub_ln712 = sub i16 0, i16 %x_V_3

]]></Node>
<StgValue><ssdm name="sub_ln712"/></StgValue>
</operation>

<operation id="3681" st_id="220" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:6 %x_V_4 = select i1 %tmp_126, i16 %sub_ln712, i16 %x_V_3

]]></Node>
<StgValue><ssdm name="x_V_4"/></StgValue>
</operation>

<operation id="3682" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="17" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:7 %sext_ln712 = sext i16 %x_V_4

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="3683" st_id="220" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:8 %ret_V = add i17 %sext_ln712, i17 256

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="3684" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:9 %t_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %x_V_3, i8 0

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="3685" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="24" op_0_bw="17">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:10 %sext_ln1201 = sext i17 %ret_V

]]></Node>
<StgValue><ssdm name="sext_ln1201"/></StgValue>
</operation>

<operation id="3686" st_id="221" stage="28" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="3687" st_id="222" stage="27" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="3688" st_id="223" stage="26" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="3689" st_id="224" stage="25" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="3690" st_id="225" stage="24" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="3691" st_id="226" stage="23" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="3692" st_id="227" stage="22" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="3693" st_id="228" stage="21" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="3694" st_id="229" stage="20" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="3695" st_id="230" stage="19" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="3696" st_id="231" stage="18" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="3697" st_id="232" stage="17" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="3698" st_id="233" stage="16" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="3699" st_id="234" stage="15" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="3700" st_id="235" stage="14" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="3701" st_id="236" stage="13" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="3702" st_id="237" stage="12" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="3703" st_id="238" stage="11" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="3704" st_id="239" stage="10" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="3705" st_id="240" stage="9" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="3706" st_id="241" stage="8" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="3707" st_id="242" stage="7" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="3708" st_id="243" stage="6" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="3709" st_id="244" stage="5" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="3710" st_id="245" stage="4" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="3711" st_id="246" stage="3" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3712" st_id="247" stage="2" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3713" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:0 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_391

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="3714" st_id="248" stage="1" lat="28">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:11 %r_V = sdiv i24 %t_1, i24 %sext_ln1201

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="3715" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:12 %r_V_1 = shl i24 %r_V, i24 7

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="3716" st_id="248" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:13 %ret_V_1 = add i24 %r_V_1, i24 32768

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="3717" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:14 %trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_1"/></StgValue>
</operation>

<operation id="3718" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0" op_192_bw="7" op_193_bw="0" op_194_bw="7" op_195_bw="0" op_196_bw="7" op_197_bw="0" op_198_bw="7" op_199_bw="0" op_200_bw="7" op_201_bw="0" op_202_bw="7" op_203_bw="0" op_204_bw="7" op_205_bw="0" op_206_bw="7" op_207_bw="0" op_208_bw="7" op_209_bw="0" op_210_bw="7" op_211_bw="0" op_212_bw="7" op_213_bw="0" op_214_bw="7" op_215_bw="0" op_216_bw="7" op_217_bw="0" op_218_bw="7" op_219_bw="0" op_220_bw="7" op_221_bw="0" op_222_bw="7" op_223_bw="0" op_224_bw="7" op_225_bw="0" op_226_bw="7" op_227_bw="0" op_228_bw="7" op_229_bw="0" op_230_bw="7" op_231_bw="0" op_232_bw="7" op_233_bw="0" op_234_bw="7" op_235_bw="0" op_236_bw="7" op_237_bw="0" op_238_bw="7" op_239_bw="0" op_240_bw="7" op_241_bw="0" op_242_bw="7" op_243_bw="0" op_244_bw="7" op_245_bw="0" op_246_bw="7" op_247_bw="0" op_248_bw="7" op_249_bw="0" op_250_bw="7" op_251_bw="0" op_252_bw="7" op_253_bw="0" op_254_bw="7" op_255_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split:16 %switch_ln33 = switch i7 %trunc_ln33, void %arrayidx12.i.i.0.0.06412.case.127, i7 0, void %arrayidx12.i.i.0.0.06412.case.0, i7 1, void %arrayidx12.i.i.0.0.06412.case.1, i7 2, void %arrayidx12.i.i.0.0.06412.case.2, i7 3, void %arrayidx12.i.i.0.0.06412.case.3, i7 4, void %arrayidx12.i.i.0.0.06412.case.4, i7 5, void %arrayidx12.i.i.0.0.06412.case.5, i7 6, void %arrayidx12.i.i.0.0.06412.case.6, i7 7, void %arrayidx12.i.i.0.0.06412.case.7, i7 8, void %arrayidx12.i.i.0.0.06412.case.8, i7 9, void %arrayidx12.i.i.0.0.06412.case.9, i7 10, void %arrayidx12.i.i.0.0.06412.case.10, i7 11, void %arrayidx12.i.i.0.0.06412.case.11, i7 12, void %arrayidx12.i.i.0.0.06412.case.12, i7 13, void %arrayidx12.i.i.0.0.06412.case.13, i7 14, void %arrayidx12.i.i.0.0.06412.case.14, i7 15, void %arrayidx12.i.i.0.0.06412.case.15, i7 16, void %arrayidx12.i.i.0.0.06412.case.16, i7 17, void %arrayidx12.i.i.0.0.06412.case.17, i7 18, void %arrayidx12.i.i.0.0.06412.case.18, i7 19, void %arrayidx12.i.i.0.0.06412.case.19, i7 20, void %arrayidx12.i.i.0.0.06412.case.20, i7 21, void %arrayidx12.i.i.0.0.06412.case.21, i7 22, void %arrayidx12.i.i.0.0.06412.case.22, i7 23, void %arrayidx12.i.i.0.0.06412.case.23, i7 24, void %arrayidx12.i.i.0.0.06412.case.24, i7 25, void %arrayidx12.i.i.0.0.06412.case.25, i7 26, void %arrayidx12.i.i.0.0.06412.case.26, i7 27, void %arrayidx12.i.i.0.0.06412.case.27, i7 28, void %arrayidx12.i.i.0.0.06412.case.28, i7 29, void %arrayidx12.i.i.0.0.06412.case.29, i7 30, void %arrayidx12.i.i.0.0.06412.case.30, i7 31, void %arrayidx12.i.i.0.0.06412.case.31, i7 32, void %arrayidx12.i.i.0.0.06412.case.32, i7 33, void %arrayidx12.i.i.0.0.06412.case.33, i7 34, void %arrayidx12.i.i.0.0.06412.case.34, i7 35, void %arrayidx12.i.i.0.0.06412.case.35, i7 36, void %arrayidx12.i.i.0.0.06412.case.36, i7 37, void %arrayidx12.i.i.0.0.06412.case.37, i7 38, void %arrayidx12.i.i.0.0.06412.case.38, i7 39, void %arrayidx12.i.i.0.0.06412.case.39, i7 40, void %arrayidx12.i.i.0.0.06412.case.40, i7 41, void %arrayidx12.i.i.0.0.06412.case.41, i7 42, void %arrayidx12.i.i.0.0.06412.case.42, i7 43, void %arrayidx12.i.i.0.0.06412.case.43, i7 44, void %arrayidx12.i.i.0.0.06412.case.44, i7 45, void %arrayidx12.i.i.0.0.06412.case.45, i7 46, void %arrayidx12.i.i.0.0.06412.case.46, i7 47, void %arrayidx12.i.i.0.0.06412.case.47, i7 48, void %arrayidx12.i.i.0.0.06412.case.48, i7 49, void %arrayidx12.i.i.0.0.06412.case.49, i7 50, void %arrayidx12.i.i.0.0.06412.case.50, i7 51, void %arrayidx12.i.i.0.0.06412.case.51, i7 52, void %arrayidx12.i.i.0.0.06412.case.52, i7 53, void %arrayidx12.i.i.0.0.06412.case.53, i7 54, void %arrayidx12.i.i.0.0.06412.case.54, i7 55, void %arrayidx12.i.i.0.0.06412.case.55, i7 56, void %arrayidx12.i.i.0.0.06412.case.56, i7 57, void %arrayidx12.i.i.0.0.06412.case.57, i7 58, void %arrayidx12.i.i.0.0.06412.case.58, i7 59, void %arrayidx12.i.i.0.0.06412.case.59, i7 60, void %arrayidx12.i.i.0.0.06412.case.60, i7 61, void %arrayidx12.i.i.0.0.06412.case.61, i7 62, void %arrayidx12.i.i.0.0.06412.case.62, i7 63, void %arrayidx12.i.i.0.0.06412.case.63, i7 64, void %arrayidx12.i.i.0.0.06412.case.64, i7 65, void %arrayidx12.i.i.0.0.06412.case.65, i7 66, void %arrayidx12.i.i.0.0.06412.case.66, i7 67, void %arrayidx12.i.i.0.0.06412.case.67, i7 68, void %arrayidx12.i.i.0.0.06412.case.68, i7 69, void %arrayidx12.i.i.0.0.06412.case.69, i7 70, void %arrayidx12.i.i.0.0.06412.case.70, i7 71, void %arrayidx12.i.i.0.0.06412.case.71, i7 72, void %arrayidx12.i.i.0.0.06412.case.72, i7 73, void %arrayidx12.i.i.0.0.06412.case.73, i7 74, void %arrayidx12.i.i.0.0.06412.case.74, i7 75, void %arrayidx12.i.i.0.0.06412.case.75, i7 76, void %arrayidx12.i.i.0.0.06412.case.76, i7 77, void %arrayidx12.i.i.0.0.06412.case.77, i7 78, void %arrayidx12.i.i.0.0.06412.case.78, i7 79, void %arrayidx12.i.i.0.0.06412.case.79, i7 80, void %arrayidx12.i.i.0.0.06412.case.80, i7 81, void %arrayidx12.i.i.0.0.06412.case.81, i7 82, void %arrayidx12.i.i.0.0.06412.case.82, i7 83, void %arrayidx12.i.i.0.0.06412.case.83, i7 84, void %arrayidx12.i.i.0.0.06412.case.84, i7 85, void %arrayidx12.i.i.0.0.06412.case.85, i7 86, void %arrayidx12.i.i.0.0.06412.case.86, i7 87, void %arrayidx12.i.i.0.0.06412.case.87, i7 88, void %arrayidx12.i.i.0.0.06412.case.88, i7 89, void %arrayidx12.i.i.0.0.06412.case.89, i7 90, void %arrayidx12.i.i.0.0.06412.case.90, i7 91, void %arrayidx12.i.i.0.0.06412.case.91, i7 92, void %arrayidx12.i.i.0.0.06412.case.92, i7 93, void %arrayidx12.i.i.0.0.06412.case.93, i7 94, void %arrayidx12.i.i.0.0.06412.case.94, i7 95, void %arrayidx12.i.i.0.0.06412.case.95, i7 96, void %arrayidx12.i.i.0.0.06412.case.96, i7 97, void %arrayidx12.i.i.0.0.06412.case.97, i7 98, void %arrayidx12.i.i.0.0.06412.case.98, i7 99, void %arrayidx12.i.i.0.0.06412.case.99, i7 100, void %arrayidx12.i.i.0.0.06412.case.100, i7 101, void %arrayidx12.i.i.0.0.06412.case.101, i7 102, void %arrayidx12.i.i.0.0.06412.case.102, i7 103, void %arrayidx12.i.i.0.0.06412.case.103, i7 104, void %arrayidx12.i.i.0.0.06412.case.104, i7 105, void %arrayidx12.i.i.0.0.06412.case.105, i7 106, void %arrayidx12.i.i.0.0.06412.case.106, i7 107, void %arrayidx12.i.i.0.0.06412.case.107, i7 108, void %arrayidx12.i.i.0.0.06412.case.108, i7 109, void %arrayidx12.i.i.0.0.06412.case.109, i7 110, void %arrayidx12.i.i.0.0.06412.case.110, i7 111, void %arrayidx12.i.i.0.0.06412.case.111, i7 112, void %arrayidx12.i.i.0.0.06412.case.112, i7 113, void %arrayidx12.i.i.0.0.06412.case.113, i7 114, void %arrayidx12.i.i.0.0.06412.case.114, i7 115, void %arrayidx12.i.i.0.0.06412.case.115, i7 116, void %arrayidx12.i.i.0.0.06412.case.116, i7 117, void %arrayidx12.i.i.0.0.06412.case.117, i7 118, void %arrayidx12.i.i.0.0.06412.case.118, i7 119, void %arrayidx12.i.i.0.0.06412.case.119, i7 120, void %arrayidx12.i.i.0.0.06412.case.120, i7 121, void %arrayidx12.i.i.0.0.06412.case.121, i7 122, void %arrayidx12.i.i.0.0.06412.case.122, i7 123, void %arrayidx12.i.i.0.0.06412.case.123, i7 124, void %arrayidx12.i.i.0.0.06412.case.124, i7 125, void %arrayidx12.i.i.0.0.06412.case.125, i7 126, void %arrayidx12.i.i.0.0.06412.case.126

]]></Node>
<StgValue><ssdm name="switch_ln33"/></StgValue>
</operation>

<operation id="3719" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.126:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_126, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3720" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.126:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3721" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.125:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_125, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3722" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.125:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3723" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.124:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_124, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3724" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.124:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3725" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.123:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_123, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3726" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.123:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3727" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.122:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_122, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3728" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.122:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3729" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.121:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_121, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3730" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.121:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3731" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.120:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_120, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3732" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.120:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3733" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.119:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_119, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3734" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.119:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3735" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.118:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_118, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3736" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.118:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3737" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.117:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_117, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3738" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.117:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3739" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.116:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_116, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3740" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.116:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3741" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.115:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_115, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3742" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.115:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3743" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.114:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_114, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3744" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.114:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3745" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.113:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_113, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3746" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.113:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3747" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.112:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_112, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3748" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.112:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3749" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.111:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_111, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3750" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.111:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3751" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.110:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_110, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3752" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.110:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3753" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.109:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_109, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3754" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.109:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3755" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.108:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_108, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3756" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.108:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3757" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.107:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_107, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3758" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.107:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3759" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.106:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_106, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3760" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.106:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3761" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.105:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_105, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3762" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.105:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3763" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.104:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_104, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3764" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.104:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3765" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.103:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_103, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3766" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.103:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3767" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.102:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_102, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3768" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.102:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3769" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.101:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_101, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3770" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.101:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3771" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.100:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_100, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3772" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.100:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3773" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.99:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_99, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3774" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.99:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3775" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.98:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_98, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3776" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.98:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3777" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.97:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_97, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3778" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.97:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3779" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.96:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_96, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3780" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.96:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3781" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.95:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_95, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3782" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.95:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3783" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.94:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_94, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3784" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.94:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3785" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.93:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_93, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3786" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.93:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3787" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.92:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_92, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3788" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.92:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3789" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.91:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_91, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3790" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.91:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3791" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.90:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_90, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3792" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.90:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3793" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.89:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_89, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3794" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.89:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3795" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.88:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_88, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3796" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.88:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3797" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.87:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_87, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3798" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.87:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3799" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.86:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_86, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3800" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.86:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3801" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.85:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_85, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3802" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.85:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3803" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.84:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_84, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3804" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.84:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3805" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.83:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_83, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3806" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.83:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3807" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.82:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_82, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3808" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.82:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3809" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.81:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_81, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3810" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.81:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3811" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.80:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_80, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3812" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.80:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3813" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.79:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_79, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3814" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.79:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3815" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.78:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_78, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3816" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.78:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3817" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.77:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_77, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3818" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.77:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3819" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.76:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_76, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3820" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.76:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3821" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.75:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_75, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3822" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.75:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3823" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.74:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_74, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3824" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.74:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3825" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.73:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_73, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3826" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.73:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3827" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.72:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_72, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3828" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.72:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3829" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.71:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_71, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3830" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.71:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3831" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.70:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_70, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3832" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.70:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3833" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.69:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_69, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3834" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.69:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3835" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.68:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_68, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3836" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.68:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3837" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.67:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_67, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3838" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.67:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3839" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.66:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_66, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3840" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.66:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3841" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.65:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_65, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3842" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.65:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3843" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.64:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_64, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3844" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.64:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3845" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.63:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_63, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3846" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.63:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3847" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.62:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_62, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3848" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.62:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3849" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.61:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_61, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3850" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.61:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3851" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.60:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_60, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3852" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.60:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3853" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.59:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_59, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3854" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.59:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3855" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.58:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_58, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3856" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.58:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3857" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.57:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_57, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3858" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.57:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3859" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.56:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_56, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3860" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.56:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3861" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.55:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_55, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3862" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.55:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3863" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.54:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_54, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3864" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.54:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3865" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.53:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_53, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3866" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.53:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3867" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.52:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_52, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3868" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.52:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3869" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.51:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_51, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3870" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.51:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3871" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.50:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_50, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3872" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.50:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3873" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.49:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_49, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3874" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.49:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3875" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.48:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_48, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3876" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.48:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3877" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.47:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_47, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3878" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.47:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3879" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.46:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_46, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3880" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.46:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3881" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.45:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_45, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3882" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.45:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3883" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.44:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_44, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3884" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.44:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3885" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.43:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_43, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3886" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.43:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3887" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.42:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_42, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3888" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.42:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3889" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.41:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_41, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3890" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.41:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3891" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.40:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_40, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3892" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.40:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3893" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.39:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_39, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3894" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.39:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3895" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.38:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_38, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3896" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.38:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3897" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.37:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_37, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3898" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.37:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3899" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.36:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_36, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3900" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.36:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3901" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.35:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_35, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3902" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.35:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3903" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.34:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_34, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3904" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.34:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3905" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.33:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_33, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3906" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.33:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3907" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.32:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_32, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3908" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.32:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3909" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.31:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_31, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3910" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.31:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3911" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.30:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_30, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3912" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.30:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3913" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.29:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_29, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3914" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.29:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3915" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.28:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_28, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3916" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.28:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3917" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.27:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_27, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3918" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.27:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3919" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.26:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_26, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3920" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.26:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3921" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.25:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_25, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3922" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.25:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3923" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.24:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_24, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3924" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.24:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3925" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.23:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_23, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3926" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.23:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3927" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.22:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_22, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3928" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.22:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3929" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.21:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_21, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3930" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.21:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3931" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.20:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_20, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3932" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.20:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3933" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.19:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_19, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3934" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.19:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3935" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.18:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_18, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3936" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.18:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3937" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.17:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_17, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3938" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.17:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3939" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.16:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_16, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3940" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.16:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3941" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.15:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_15, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3942" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.15:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3943" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.14:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_14, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3944" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.14:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3945" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.13:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_13, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3946" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.13:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3947" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.12:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_12, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3948" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.12:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3949" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.11:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_11, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3950" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.11:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3951" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.10:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_10, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3952" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.10:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3953" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.9:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_9, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3954" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.9:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3955" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.8:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_8, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3956" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.8:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3957" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.7:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_7, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3958" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.7:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3959" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.6:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_6, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3960" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.6:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3961" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.5:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_5, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3962" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.5:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3963" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.4:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_4, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3964" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.4:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3965" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.3:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_3, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3966" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.3:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3967" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.2:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_2, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3968" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.2:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3969" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.1:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_1, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3970" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.1:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3971" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.0:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_0, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3972" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.0:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3973" st_id="248" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.127:0 %write_ln33 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_127, i16 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="write_ln33"/></StgValue>
</operation>

<operation id="3974" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln33" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.case.127:1 %br_ln33 = br void %arrayidx12.i.i.0.0.06412.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="3975" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.exit:0 %store_ln30 = store i8 %i_9, i8 %i_3

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="3976" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12.i.i.0.0.06412.exit:1 %br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="3977" st_id="250" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="0" op_132_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader:0 %call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_16_1, i8 %empty, i16 %output_0, i16 %output_1, i16 %output_2, i16 %output_3, i16 %output_4, i16 %output_5, i16 %output_6, i16 %output_7, i16 %output_8, i16 %output_9, i16 %output_10, i16 %output_11, i16 %output_12, i16 %output_13, i16 %output_14, i16 %output_15, i16 %output_16, i16 %output_17, i16 %output_18, i16 %output_19, i16 %output_20, i16 %output_21, i16 %output_22, i16 %output_23, i16 %output_24, i16 %output_25, i16 %output_26, i16 %output_27, i16 %output_28, i16 %output_29, i16 %output_30, i16 %output_31, i16 %output_32, i16 %output_33, i16 %output_34, i16 %output_35, i16 %output_36, i16 %output_37, i16 %output_38, i16 %output_39, i16 %output_40, i16 %output_41, i16 %output_42, i16 %output_43, i16 %output_44, i16 %output_45, i16 %output_46, i16 %output_47, i16 %output_48, i16 %output_49, i16 %output_50, i16 %output_51, i16 %output_52, i16 %output_53, i16 %output_54, i16 %output_55, i16 %output_56, i16 %output_57, i16 %output_58, i16 %output_59, i16 %output_60, i16 %output_61, i16 %output_62, i16 %output_63, i16 %output_64, i16 %output_65, i16 %output_66, i16 %output_67, i16 %output_68, i16 %output_69, i16 %output_70, i16 %output_71, i16 %output_72, i16 %output_73, i16 %output_74, i16 %output_75, i16 %output_76, i16 %output_77, i16 %output_78, i16 %output_79, i16 %output_80, i16 %output_81, i16 %output_82, i16 %output_83, i16 %output_84, i16 %output_85, i16 %output_86, i16 %output_87, i16 %output_88, i16 %output_89, i16 %output_90, i16 %output_91, i16 %output_92, i16 %output_93, i16 %output_94, i16 %output_95, i16 %output_96, i16 %output_97, i16 %output_98, i16 %output_99, i16 %output_100, i16 %output_101, i16 %output_102, i16 %output_103, i16 %output_104, i16 %output_105, i16 %output_106, i16 %output_107, i16 %output_108, i16 %output_109, i16 %output_110, i16 %output_111, i16 %output_112, i16 %output_113, i16 %output_114, i16 %output_115, i16 %output_116, i16 %output_117, i16 %output_118, i16 %output_119, i16 %output_120, i16 %output_121, i16 %output_122, i16 %output_123, i16 %output_124, i16 %output_125, i16 %output_126, i16 %output_127, i16 %output_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="3978" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader:1 %br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_th.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="3979" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.lr.ph665:0 %i_4 = load i8 %i_1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="3980" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph665:1 %zext_ln108 = zext i8 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="3981" st_id="251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph665:2 %icmp_ln108 = icmp_eq  i16 %zext_ln108, i16 %numOfOutputNeurons_read

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="3982" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph665:3 %empty_416 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="3983" st_id="251" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph665:4 %i_8 = add i8 %i_4, i8 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="3984" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph665:5 %br_ln108 = br i1 %icmp_ln108, void %.split, void %._crit_edge666.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="3985" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="64" op_0_bw="8">
<![CDATA[
.split:1 %zext_ln111 = zext i8 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="3986" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %output_V_addr_1 = getelementptr i16 %output_V, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="3987" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="16" op_0_bw="7">
<![CDATA[
.split:3 %output_V_load_1 = load i7 %output_V_addr_1

]]></Node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>

<operation id="3988" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="7" op_0_bw="8">
<![CDATA[
.split:4 %trunc_ln111 = trunc i8 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="3989" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge666.loopexit.loopexit:0 %br_ln0 = br void %._crit_edge666.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="3990" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_389

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="3991" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="16" op_0_bw="7">
<![CDATA[
.split:3 %output_V_load_1 = load i7 %output_V_addr_1

]]></Node>
<StgValue><ssdm name="output_V_load_1"/></StgValue>
</operation>

<operation id="3992" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0" op_192_bw="7" op_193_bw="0" op_194_bw="7" op_195_bw="0" op_196_bw="7" op_197_bw="0" op_198_bw="7" op_199_bw="0" op_200_bw="7" op_201_bw="0" op_202_bw="7" op_203_bw="0" op_204_bw="7" op_205_bw="0" op_206_bw="7" op_207_bw="0" op_208_bw="7" op_209_bw="0" op_210_bw="7" op_211_bw="0" op_212_bw="7" op_213_bw="0" op_214_bw="7" op_215_bw="0" op_216_bw="7" op_217_bw="0" op_218_bw="7" op_219_bw="0" op_220_bw="7" op_221_bw="0" op_222_bw="7" op_223_bw="0" op_224_bw="7" op_225_bw="0" op_226_bw="7" op_227_bw="0" op_228_bw="7" op_229_bw="0" op_230_bw="7" op_231_bw="0" op_232_bw="7" op_233_bw="0" op_234_bw="7" op_235_bw="0" op_236_bw="7" op_237_bw="0" op_238_bw="7" op_239_bw="0" op_240_bw="7" op_241_bw="0" op_242_bw="7" op_243_bw="0" op_244_bw="7" op_245_bw="0" op_246_bw="7" op_247_bw="0" op_248_bw="7" op_249_bw="0" op_250_bw="7" op_251_bw="0" op_252_bw="7" op_253_bw="0" op_254_bw="7" op_255_bw="0">
<![CDATA[
.split:5 %switch_ln111 = switch i7 %trunc_ln111, void %arrayidx9.i.0.0.06344.case.127, i7 0, void %arrayidx9.i.0.0.06344.case.0, i7 1, void %arrayidx9.i.0.0.06344.case.1, i7 2, void %arrayidx9.i.0.0.06344.case.2, i7 3, void %arrayidx9.i.0.0.06344.case.3, i7 4, void %arrayidx9.i.0.0.06344.case.4, i7 5, void %arrayidx9.i.0.0.06344.case.5, i7 6, void %arrayidx9.i.0.0.06344.case.6, i7 7, void %arrayidx9.i.0.0.06344.case.7, i7 8, void %arrayidx9.i.0.0.06344.case.8, i7 9, void %arrayidx9.i.0.0.06344.case.9, i7 10, void %arrayidx9.i.0.0.06344.case.10, i7 11, void %arrayidx9.i.0.0.06344.case.11, i7 12, void %arrayidx9.i.0.0.06344.case.12, i7 13, void %arrayidx9.i.0.0.06344.case.13, i7 14, void %arrayidx9.i.0.0.06344.case.14, i7 15, void %arrayidx9.i.0.0.06344.case.15, i7 16, void %arrayidx9.i.0.0.06344.case.16, i7 17, void %arrayidx9.i.0.0.06344.case.17, i7 18, void %arrayidx9.i.0.0.06344.case.18, i7 19, void %arrayidx9.i.0.0.06344.case.19, i7 20, void %arrayidx9.i.0.0.06344.case.20, i7 21, void %arrayidx9.i.0.0.06344.case.21, i7 22, void %arrayidx9.i.0.0.06344.case.22, i7 23, void %arrayidx9.i.0.0.06344.case.23, i7 24, void %arrayidx9.i.0.0.06344.case.24, i7 25, void %arrayidx9.i.0.0.06344.case.25, i7 26, void %arrayidx9.i.0.0.06344.case.26, i7 27, void %arrayidx9.i.0.0.06344.case.27, i7 28, void %arrayidx9.i.0.0.06344.case.28, i7 29, void %arrayidx9.i.0.0.06344.case.29, i7 30, void %arrayidx9.i.0.0.06344.case.30, i7 31, void %arrayidx9.i.0.0.06344.case.31, i7 32, void %arrayidx9.i.0.0.06344.case.32, i7 33, void %arrayidx9.i.0.0.06344.case.33, i7 34, void %arrayidx9.i.0.0.06344.case.34, i7 35, void %arrayidx9.i.0.0.06344.case.35, i7 36, void %arrayidx9.i.0.0.06344.case.36, i7 37, void %arrayidx9.i.0.0.06344.case.37, i7 38, void %arrayidx9.i.0.0.06344.case.38, i7 39, void %arrayidx9.i.0.0.06344.case.39, i7 40, void %arrayidx9.i.0.0.06344.case.40, i7 41, void %arrayidx9.i.0.0.06344.case.41, i7 42, void %arrayidx9.i.0.0.06344.case.42, i7 43, void %arrayidx9.i.0.0.06344.case.43, i7 44, void %arrayidx9.i.0.0.06344.case.44, i7 45, void %arrayidx9.i.0.0.06344.case.45, i7 46, void %arrayidx9.i.0.0.06344.case.46, i7 47, void %arrayidx9.i.0.0.06344.case.47, i7 48, void %arrayidx9.i.0.0.06344.case.48, i7 49, void %arrayidx9.i.0.0.06344.case.49, i7 50, void %arrayidx9.i.0.0.06344.case.50, i7 51, void %arrayidx9.i.0.0.06344.case.51, i7 52, void %arrayidx9.i.0.0.06344.case.52, i7 53, void %arrayidx9.i.0.0.06344.case.53, i7 54, void %arrayidx9.i.0.0.06344.case.54, i7 55, void %arrayidx9.i.0.0.06344.case.55, i7 56, void %arrayidx9.i.0.0.06344.case.56, i7 57, void %arrayidx9.i.0.0.06344.case.57, i7 58, void %arrayidx9.i.0.0.06344.case.58, i7 59, void %arrayidx9.i.0.0.06344.case.59, i7 60, void %arrayidx9.i.0.0.06344.case.60, i7 61, void %arrayidx9.i.0.0.06344.case.61, i7 62, void %arrayidx9.i.0.0.06344.case.62, i7 63, void %arrayidx9.i.0.0.06344.case.63, i7 64, void %arrayidx9.i.0.0.06344.case.64, i7 65, void %arrayidx9.i.0.0.06344.case.65, i7 66, void %arrayidx9.i.0.0.06344.case.66, i7 67, void %arrayidx9.i.0.0.06344.case.67, i7 68, void %arrayidx9.i.0.0.06344.case.68, i7 69, void %arrayidx9.i.0.0.06344.case.69, i7 70, void %arrayidx9.i.0.0.06344.case.70, i7 71, void %arrayidx9.i.0.0.06344.case.71, i7 72, void %arrayidx9.i.0.0.06344.case.72, i7 73, void %arrayidx9.i.0.0.06344.case.73, i7 74, void %arrayidx9.i.0.0.06344.case.74, i7 75, void %arrayidx9.i.0.0.06344.case.75, i7 76, void %arrayidx9.i.0.0.06344.case.76, i7 77, void %arrayidx9.i.0.0.06344.case.77, i7 78, void %arrayidx9.i.0.0.06344.case.78, i7 79, void %arrayidx9.i.0.0.06344.case.79, i7 80, void %arrayidx9.i.0.0.06344.case.80, i7 81, void %arrayidx9.i.0.0.06344.case.81, i7 82, void %arrayidx9.i.0.0.06344.case.82, i7 83, void %arrayidx9.i.0.0.06344.case.83, i7 84, void %arrayidx9.i.0.0.06344.case.84, i7 85, void %arrayidx9.i.0.0.06344.case.85, i7 86, void %arrayidx9.i.0.0.06344.case.86, i7 87, void %arrayidx9.i.0.0.06344.case.87, i7 88, void %arrayidx9.i.0.0.06344.case.88, i7 89, void %arrayidx9.i.0.0.06344.case.89, i7 90, void %arrayidx9.i.0.0.06344.case.90, i7 91, void %arrayidx9.i.0.0.06344.case.91, i7 92, void %arrayidx9.i.0.0.06344.case.92, i7 93, void %arrayidx9.i.0.0.06344.case.93, i7 94, void %arrayidx9.i.0.0.06344.case.94, i7 95, void %arrayidx9.i.0.0.06344.case.95, i7 96, void %arrayidx9.i.0.0.06344.case.96, i7 97, void %arrayidx9.i.0.0.06344.case.97, i7 98, void %arrayidx9.i.0.0.06344.case.98, i7 99, void %arrayidx9.i.0.0.06344.case.99, i7 100, void %arrayidx9.i.0.0.06344.case.100, i7 101, void %arrayidx9.i.0.0.06344.case.101, i7 102, void %arrayidx9.i.0.0.06344.case.102, i7 103, void %arrayidx9.i.0.0.06344.case.103, i7 104, void %arrayidx9.i.0.0.06344.case.104, i7 105, void %arrayidx9.i.0.0.06344.case.105, i7 106, void %arrayidx9.i.0.0.06344.case.106, i7 107, void %arrayidx9.i.0.0.06344.case.107, i7 108, void %arrayidx9.i.0.0.06344.case.108, i7 109, void %arrayidx9.i.0.0.06344.case.109, i7 110, void %arrayidx9.i.0.0.06344.case.110, i7 111, void %arrayidx9.i.0.0.06344.case.111, i7 112, void %arrayidx9.i.0.0.06344.case.112, i7 113, void %arrayidx9.i.0.0.06344.case.113, i7 114, void %arrayidx9.i.0.0.06344.case.114, i7 115, void %arrayidx9.i.0.0.06344.case.115, i7 116, void %arrayidx9.i.0.0.06344.case.116, i7 117, void %arrayidx9.i.0.0.06344.case.117, i7 118, void %arrayidx9.i.0.0.06344.case.118, i7 119, void %arrayidx9.i.0.0.06344.case.119, i7 120, void %arrayidx9.i.0.0.06344.case.120, i7 121, void %arrayidx9.i.0.0.06344.case.121, i7 122, void %arrayidx9.i.0.0.06344.case.122, i7 123, void %arrayidx9.i.0.0.06344.case.123, i7 124, void %arrayidx9.i.0.0.06344.case.124, i7 125, void %arrayidx9.i.0.0.06344.case.125, i7 126, void %arrayidx9.i.0.0.06344.case.126

]]></Node>
<StgValue><ssdm name="switch_ln111"/></StgValue>
</operation>

<operation id="3993" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.126:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_126, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="3994" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.126:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="3995" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.125:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_125, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="3996" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.125:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="3997" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.124:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_124, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="3998" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.124:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="3999" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.123:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_123, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4000" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.123:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4001" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.122:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_122, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4002" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.122:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4003" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.121:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_121, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4004" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.121:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4005" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.120:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_120, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4006" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.120:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4007" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.119:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_119, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4008" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.119:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4009" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.118:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_118, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4010" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.118:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4011" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.117:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_117, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4012" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.117:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4013" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.116:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_116, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4014" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.116:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4015" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.115:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_115, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4016" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.115:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4017" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.114:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_114, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4018" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.114:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4019" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.113:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_113, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4020" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.113:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4021" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.112:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_112, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4022" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.112:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4023" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.111:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_111, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4024" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.111:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4025" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.110:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_110, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4026" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.110:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4027" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.109:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_109, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4028" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.109:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4029" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.108:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_108, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4030" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.108:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4031" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.107:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_107, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4032" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.107:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4033" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.106:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_106, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4034" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.106:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4035" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.105:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_105, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4036" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.105:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4037" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.104:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_104, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4038" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.104:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4039" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.103:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_103, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4040" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.103:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4041" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.102:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_102, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4042" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.102:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4043" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.101:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_101, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4044" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.101:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4045" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.100:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_100, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4046" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.100:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4047" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.99:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_99, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4048" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.99:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4049" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.98:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_98, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4050" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.98:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4051" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.97:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_97, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4052" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.97:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4053" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.96:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_96, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4054" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.96:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4055" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.95:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_95, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4056" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.95:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4057" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.94:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_94, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4058" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.94:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4059" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.93:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_93, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4060" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.93:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4061" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.92:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_92, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4062" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.92:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4063" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.91:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_91, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4064" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.91:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4065" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.90:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_90, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4066" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.90:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4067" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.89:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_89, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4068" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.89:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4069" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.88:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_88, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4070" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.88:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4071" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.87:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_87, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4072" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.87:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4073" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.86:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_86, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4074" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.86:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4075" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.85:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_85, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4076" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.85:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4077" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.84:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_84, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4078" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.84:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4079" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.83:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_83, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4080" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.83:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4081" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.82:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_82, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4082" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.82:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4083" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.81:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_81, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4084" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.81:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4085" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.80:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_80, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4086" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.80:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4087" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.79:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_79, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4088" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.79:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4089" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.78:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_78, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4090" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.78:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4091" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.77:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_77, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4092" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="3936" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.77:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4093" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.76:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_76, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4094" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.76:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4095" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.75:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_75, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4096" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.75:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4097" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.74:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_74, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4098" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.74:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4099" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.73:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_73, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4100" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.73:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4101" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.72:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_72, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4102" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.72:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4103" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.71:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_71, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4104" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.71:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4105" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.70:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_70, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4106" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.70:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4107" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.69:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_69, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4108" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.69:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4109" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.68:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_68, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4110" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.68:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4111" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.67:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_67, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4112" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.67:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4113" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.66:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_66, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4114" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.66:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4115" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.65:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_65, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4116" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.65:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4117" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.64:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_64, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4118" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.64:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4119" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.63:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_63, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4120" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.63:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4121" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.62:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_62, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4122" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.62:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4123" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.61:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_61, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4124" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.61:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4125" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.60:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_60, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4126" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.60:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4127" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.59:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_59, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4128" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.59:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4129" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.58:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_58, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4130" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.58:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4131" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.57:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_57, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4132" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.57:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4133" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.56:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_56, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4134" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.56:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4135" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.55:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_55, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4136" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.55:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4137" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.54:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_54, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4138" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.54:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4139" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.53:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_53, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4140" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.53:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4141" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.52:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_52, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4142" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.52:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4143" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.51:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_51, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4144" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.51:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4145" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.50:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_50, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4146" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.50:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4147" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.49:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_49, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4148" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="4020" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.49:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4149" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.48:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_48, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4150" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="4023" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.48:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4151" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.47:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_47, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4152" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.47:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4153" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.46:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_46, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4154" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.46:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4155" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.45:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_45, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4156" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.45:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4157" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.44:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_44, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4158" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.44:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4159" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.43:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_43, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4160" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.43:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4161" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.42:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_42, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4162" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.42:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4163" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.41:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_41, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4164" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.41:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4165" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.40:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_40, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4166" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.40:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4167" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.39:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_39, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4168" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.39:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4169" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.38:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_38, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4170" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.38:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4171" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.37:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_37, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4172" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.37:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4173" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.36:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_36, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4174" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.36:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4175" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.35:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_35, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4176" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.35:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4177" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.34:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_34, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4178" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.34:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4179" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.33:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_33, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4180" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.33:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4181" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.32:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_32, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4182" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="4071" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.32:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4183" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.31:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_31, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4184" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.31:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4185" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.30:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_30, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4186" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.30:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4187" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.29:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_29, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4188" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="4080" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.29:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4189" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.28:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_28, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4190" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="4083" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.28:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4191" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.27:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_27, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4192" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.27:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4193" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.26:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_26, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4194" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.26:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4195" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.25:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_25, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4196" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.25:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4197" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.24:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_24, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4198" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.24:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4199" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.23:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_23, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4200" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.23:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4201" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.22:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_22, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4202" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.22:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4203" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.21:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_21, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4204" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="4104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.21:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4205" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.20:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_20, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4206" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="4107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.20:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4207" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.19:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_19, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4208" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="4110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.19:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4209" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.18:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_18, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4210" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="4113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.18:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4211" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.17:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_17, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4212" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.17:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4213" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.16:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_16, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4214" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.16:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4215" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.15:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_15, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4216" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.15:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4217" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.14:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_14, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4218" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="4125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.14:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4219" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.13:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_13, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4220" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="4128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.13:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4221" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.12:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_12, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4222" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="4131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.12:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4223" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.11:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_11, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4224" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="4134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.11:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4225" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.10:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_10, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4226" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="4137" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.10:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4227" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.9:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_9, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4228" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="4140" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.9:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4229" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.8:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_8, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4230" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="4143" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.8:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4231" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.7:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_7, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4232" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="4146" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.7:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4233" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.6:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_6, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4234" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="4149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.6:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4235" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.5:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_5, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4236" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="4152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.5:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4237" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.4:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_4, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4238" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="4155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.4:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4239" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.3:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_3, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4240" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="4158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.3:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4241" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.2:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_2, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4242" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="4161" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.2:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4243" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.1:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_1, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4244" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.1:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4245" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.0:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_0, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4246" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.0:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="4247" st_id="252" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx9.i.0.0.06344.case.127:0 %write_ln111 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %output_127, i16 %output_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln111"/></StgValue>
</operation>

<operation id="4248" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln111" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="4170" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.case.127:1 %br_ln111 = br void %arrayidx9.i.0.0.06344.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="4249" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.exit:0 %store_ln108 = store i8 %i_8, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="4250" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.i.0.0.06344.exit:1 %br_ln0 = br void %.lr.ph665

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
