static void F_1 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_3 ,\r\nbool V_4 )\r\n{\r\nT_1 V_5 ;\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nif ( ! F_2 ( V_2 , true ) )\r\nreturn;\r\nif ( V_4 ) {\r\nF_3 ( V_9 , F_4 ( V_9 ) |\r\nV_10 ) ;\r\ndo {\r\nV_5 = F_4 ( V_11 ) ;\r\n} while ( ( V_5 & ( V_12 | V_13 ) ) == V_13 );\r\nV_7 -> V_14 = true ;\r\nif ( V_7 -> V_15 -> V_16 )\r\nV_7 -> V_15 -> V_16 ( V_2 , true ) ;\r\n} else {\r\nif ( V_7 -> V_15 -> V_16 )\r\nV_7 -> V_15 -> V_16 ( V_2 , false ) ;\r\nF_3 ( V_9 , F_4 ( V_9 ) &\r\n~ V_10 ) ;\r\ndo {\r\nV_5 = F_4 ( V_11 ) ;\r\n} while ( V_5 & V_12 );\r\nV_7 -> V_14 = false ;\r\nF_5 ( & V_2 -> V_17 -> V_2 ) ;\r\n}\r\nF_6 ( V_2 ) ;\r\n}\r\nstatic void F_7 ( struct V_18 * V_19 , int V_20 )\r\n{\r\nstruct V_1 * V_2 = V_19 -> V_2 ;\r\nstruct V_3 * V_3 =\r\nF_8 ( V_19 ) ;\r\nif ( V_20 == V_21 )\r\nF_1 ( V_2 , V_3 , true ) ;\r\nelse\r\nF_1 ( V_2 , V_3 , false ) ;\r\n}\r\nstatic void F_9 ( struct V_18 * V_19 ,\r\nstruct V_22 * V_20 ,\r\nstruct V_22 * V_23 )\r\n{\r\nstruct V_1 * V_2 = V_19 -> V_2 ;\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_24 * V_25 = & V_7 -> V_25 ;\r\nstruct V_26 * V_27 = & V_2 -> V_27 ;\r\nstruct V_28 * V_29 = NULL ;\r\nstruct V_30 * V_31 = V_19 -> V_31 ;\r\nT_1 V_32 ;\r\nT_2 V_33 = V_34 ;\r\nif ( ! F_2 ( V_2 , true ) )\r\nreturn;\r\nV_32 = ( F_4 ( V_35 ) &\r\n( ~ V_36 ) ) |\r\nV_37 |\r\nV_38 ;\r\nif ( V_25 -> V_39 || V_7 -> V_40 )\r\nV_32 |= V_41 ;\r\nF_3 ( V_35 , V_32 ) ;\r\nF_10 (connector, &mode_config->connector_list, head) {\r\nif ( ! V_29 -> V_19 || V_29 -> V_19 -> V_31 != V_31 )\r\ncontinue;\r\n}\r\nif ( ! V_29 ) {\r\nF_11 ( L_1 ) ;\r\nreturn;\r\n}\r\nF_12 (\r\nV_29 ,\r\nV_2 -> V_27 . V_42 ,\r\n& V_33 ) ;\r\nif ( V_33 == V_43 )\r\nF_3 ( V_44 , 0 ) ;\r\nelse if ( V_33 == V_45 ) {\r\nif ( ( V_20 -> V_46 != V_23 -> V_47 ) ||\r\n( V_20 -> V_48 != V_23 -> V_49 ) ) {\r\nif ( ( V_23 -> V_49 * V_20 -> V_46 ) ==\r\n( V_20 -> V_48 * V_23 -> V_47 ) )\r\nF_3 ( V_44 , V_50 ) ;\r\nelse if ( ( V_23 -> V_49 *\r\nV_20 -> V_46 ) > ( V_20 -> V_48 *\r\nV_23 -> V_47 ) )\r\nF_3 ( V_44 , V_50 |\r\nV_51 ) ;\r\nelse\r\nF_3 ( V_44 , V_50 |\r\nV_52 ) ;\r\n} else\r\nF_3 ( V_44 , V_50 ) ;\r\n} else\r\nF_3 ( V_44 , V_50 ) ;\r\nF_6 ( V_2 ) ;\r\n}\r\nstatic void F_13 ( struct V_18 * V_19 )\r\n{\r\nstruct V_1 * V_2 = V_19 -> V_2 ;\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_3 * V_3 =\r\nF_8 ( V_19 ) ;\r\nstruct V_24 * V_25 = & V_7 -> V_25 ;\r\nif ( ! F_2 ( V_2 , true ) )\r\nreturn;\r\nV_25 -> V_53 = F_4 ( V_54 ) ;\r\nV_25 -> V_55 = ( V_25 -> V_53 &\r\nV_56 ) ;\r\nF_1 ( V_2 , V_3 , false ) ;\r\nF_6 ( V_2 ) ;\r\n}\r\nstatic T_1 F_14 ( struct V_1 * V_2 )\r\n{\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nT_1 V_57 ;\r\nif ( F_2 ( V_2 , false ) ) {\r\nV_57 = ( ( F_4 ( V_54 ) &\r\nV_58 ) >>\r\nV_59 ) * 2 ;\r\nF_6 ( V_2 ) ;\r\n} else\r\nV_57 = ( ( V_7 -> V_60 . V_53 &\r\nV_58 ) >>\r\nV_59 ) * 2 ;\r\nreturn V_57 ;\r\n}\r\nstatic void F_15 ( struct V_18 * V_19 )\r\n{\r\nstruct V_1 * V_2 = V_19 -> V_2 ;\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_3 * V_3 =\r\nF_8 ( V_19 ) ;\r\nstruct V_24 * V_25 = & V_7 -> V_25 ;\r\nif ( V_25 -> V_55 == 0 )\r\nV_25 -> V_55 =\r\nF_14 ( V_2 ) ;\r\nF_1 ( V_2 , V_3 , true ) ;\r\n}\r\nstatic void F_16 ( struct V_1 * V_2 ,\r\nstruct V_24 * V_25 )\r\n{\r\nstruct V_22 * V_20 = NULL ;\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_61 * V_62 = & V_7 -> V_63 . V_64 ;\r\nV_25 -> V_65 = NULL ;\r\nif ( V_7 -> V_66 ) {\r\nV_20 = F_17 ( sizeof( * V_20 ) , V_67 ) ;\r\nif ( ! V_20 )\r\nreturn;\r\nV_20 -> V_48 = ( V_62 -> V_68 << 8 ) | V_62 -> V_69 ;\r\nV_20 -> V_46 = ( V_62 -> V_70 << 8 ) | V_62 -> V_71 ;\r\nV_20 -> V_72 = V_20 -> V_48 + \\r\n( ( V_62 -> V_73 << 8 ) | \\r\nV_62 -> V_74 ) ;\r\nV_20 -> V_75 = V_20 -> V_72 + \\r\n( ( V_62 -> V_76 << 8 ) | \\r\nV_62 -> V_77 ) ;\r\nV_20 -> V_78 = V_20 -> V_48 + ( ( V_62 -> V_79 << 8 ) | \\r\nV_62 -> V_80 ) ;\r\nV_20 -> V_81 = \\r\nV_20 -> V_46 + ( ( V_62 -> V_82 << 4 ) | \\r\nV_62 -> V_83 ) ;\r\nV_20 -> V_84 = \\r\nV_20 -> V_81 + ( ( V_62 -> V_85 << 4 ) | \\r\nV_62 -> V_86 ) ;\r\nV_20 -> V_87 = V_20 -> V_46 + \\r\n( ( V_62 -> V_88 << 8 ) | V_62 -> V_89 ) ;\r\nV_20 -> clock = V_62 -> V_90 * 10 ;\r\n#if 0\r\nprintk(KERN_INFO "hdisplay is %d\n", mode->hdisplay);\r\nprintk(KERN_INFO "vdisplay is %d\n", mode->vdisplay);\r\nprintk(KERN_INFO "HSS is %d\n", mode->hsync_start);\r\nprintk(KERN_INFO "HSE is %d\n", mode->hsync_end);\r\nprintk(KERN_INFO "htotal is %d\n", mode->htotal);\r\nprintk(KERN_INFO "VSS is %d\n", mode->vsync_start);\r\nprintk(KERN_INFO "VSE is %d\n", mode->vsync_end);\r\nprintk(KERN_INFO "vtotal is %d\n", mode->vtotal);\r\nprintk(KERN_INFO "clock is %d\n", mode->clock);\r\n#endif\r\nV_25 -> V_65 = V_20 ;\r\n}\r\nif ( V_25 -> V_65 == NULL && V_25 -> V_91 )\r\nV_25 -> V_65 = F_18 ( V_2 ,\r\nV_25 -> V_91 ) ;\r\nif ( V_25 -> V_65 == NULL )\r\nif ( V_7 -> V_92 )\r\nV_25 -> V_65 =\r\nF_18 ( V_2 ,\r\nV_7 -> V_92 ) ;\r\nif ( V_25 -> V_65 == NULL )\r\nV_25 -> V_65\r\n= F_18 ( V_2 , & V_93 [ 2 ] ) ;\r\nF_19 ( V_25 -> V_65 ) ;\r\nF_20 ( V_25 -> V_65 , 0 ) ;\r\n}\r\nvoid F_21 ( struct V_1 * V_2 ,\r\nstruct V_24 * V_25 )\r\n{\r\nstruct V_3 * V_3 ;\r\nstruct V_94 * V_94 ;\r\nstruct V_28 * V_29 ;\r\nstruct V_18 * V_19 ;\r\nstruct V_6 * V_7 = V_2 -> V_8 ;\r\nstruct V_95 * V_95 ;\r\nstruct V_96 * V_97 ;\r\nstruct V_22 * V_98 ;\r\nV_3 = F_17 ( sizeof( struct V_3 ) , V_67 ) ;\r\nif ( ! V_3 )\r\nreturn;\r\nV_94 = F_17 ( sizeof( struct V_94 ) , V_67 ) ;\r\nif ( ! V_94 )\r\ngoto V_99;\r\nV_29 = & V_94 -> V_100 ;\r\nV_19 = & V_3 -> V_100 ;\r\nV_7 -> V_14 = true ;\r\nF_22 ( V_2 , V_29 ,\r\n& V_101 ,\r\nV_102 ) ;\r\nF_23 ( V_2 , V_19 , & V_103 ,\r\nV_104 ) ;\r\nF_24 ( V_94 ,\r\nV_3 ) ;\r\nV_3 -> type = V_105 ;\r\nF_25 ( V_19 , & V_106 ) ;\r\nF_26 ( V_29 ,\r\n& V_107 ) ;\r\nV_29 -> V_108 . V_109 = V_110 ;\r\nV_29 -> V_111 = false ;\r\nV_29 -> V_112 = false ;\r\nF_27 ( V_29 ,\r\nV_2 -> V_27 . V_42 ,\r\nV_34 ) ;\r\nF_27 ( V_29 ,\r\nV_7 -> V_113 ,\r\nV_114 ) ;\r\nV_25 -> V_39 = false ;\r\nif ( V_7 -> V_66 )\r\nV_25 -> V_39 = ( V_7 -> V_63 .\r\nV_115 & V_41 ) ;\r\nif ( V_7 -> V_40 )\r\nV_25 -> V_39 = 1 ;\r\nV_97 = F_28 ( V_7 -> V_15 -> V_116 ) ;\r\nif ( V_97 == NULL )\r\nF_29 ( V_2 -> V_2 , L_2 ) ;\r\nif ( V_97 ) {\r\nV_95 = F_30 ( V_29 , V_97 ) ;\r\nif ( V_95 ) {\r\nF_31 ( V_29 ,\r\nV_95 ) ;\r\nF_32 ( V_29 , V_95 ) ;\r\nF_33 ( V_95 ) ;\r\n}\r\nF_10 (scan, &connector->probed_modes, head) {\r\nif ( V_98 -> type & V_117 ) {\r\nV_25 -> V_65 =\r\nF_18 ( V_2 , V_98 ) ;\r\ngoto V_118;\r\n}\r\n}\r\n}\r\nF_16 ( V_2 , V_25 ) ;\r\nif ( V_25 -> V_65 ) {\r\nV_25 -> V_65 -> type |= V_117 ;\r\ngoto V_118;\r\n}\r\nif ( ! V_25 -> V_65 ) {\r\nF_29 ( V_2 -> V_2 , L_3 ) ;\r\ngoto V_119;\r\n}\r\nV_118:\r\nF_34 ( V_29 ) ;\r\nreturn;\r\nV_119:\r\nF_35 ( V_2 -> V_2 , L_4 ) ;\r\nif ( V_3 -> V_120 )\r\nF_36 ( V_3 -> V_120 ) ;\r\nF_37 ( V_19 ) ;\r\nF_38 ( V_29 ) ;\r\nF_33 ( V_94 ) ;\r\nV_99:\r\nF_33 ( V_3 ) ;\r\n}
