#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed May 01 13:01:42 2019
# Process ID: 2308
# Current directory: P:/ENEL373/Lab_A01_group_20
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9848 P:\ENEL373\Lab_A01_group_20\project.xpr
# Log file: P:/ENEL373/Lab_A01_group_20/vivado.log
# Journal file: P:/ENEL373/Lab_A01_group_20\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/ENEL373/Lab_A01_group_20/project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Ben/Desktop/project' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'P:/ENEL373/Lab_A01_group_20/project.ip_user_files', nor could it be found using path 'C:/Users/Ben/Desktop/project/project.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 794.199 ; gain = 130.430
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed May 01 13:02:46 2019] Launched synth_1...
Run output will be captured here: P:/ENEL373/Lab_A01_group_20/project.runs/synth_1/runme.log
[Wed May 01 13:02:46 2019] Launched impl_1...
Run output will be captured here: P:/ENEL373/Lab_A01_group_20/project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7A82A
set_property PROGRAM.FILE {P:/ENEL373/Lab_A01_group_20/project.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {P:/ENEL373/Lab_A01_group_20/project.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
file mkdir P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd w ]
add_files -fileset sim_1 P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:8]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:9]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:10]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:11]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:12]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:13]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:14]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:15]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:16]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:17]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:18]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:21]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:22]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:23]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:24]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:25]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:26]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:27]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:28]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:8]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:9]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:10]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:11]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:12]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:13]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:14]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:15]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:16]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:17]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:18]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:21]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:22]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:23]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:24]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:25]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:26]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:27]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:28]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd:1]
[Wed May 01 13:50:05 2019] Launched synth_1...
Run output will be captured here: P:/ENEL373/Lab_A01_group_20/project.runs/synth_1/runme.log
launch_runs impl_1
[Wed May 01 13:50:42 2019] Launched impl_1...
Run output will be captured here: P:/ENEL373/Lab_A01_group_20/project.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:8]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:9]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:10]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:11]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:12]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:13]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:14]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:15]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:16]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:17]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:18]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:21]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:22]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:23]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:24]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:25]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:26]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:27]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:28]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:8]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:9]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:10]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:11]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:12]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:13]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:14]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:15]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:16]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:17]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:18]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:21]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:22]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:23]
ERROR: [VRFC 10-91] std_logic_vector is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:24]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:25]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:26]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:27]
ERROR: [VRFC 10-91] std_logic is not declared [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:28]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf5a05f02374464e8183bfc235b936ab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd:108]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 934.488 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf5a05f02374464e8183bfc235b936ab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd:128]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf5a05f02374464e8183bfc235b936ab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd:84]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 943.422 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf5a05f02374464e8183bfc235b936ab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd:84]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf5a05f02374464e8183bfc235b936ab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_reg [btn_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_8 [reg_8_default]
Compiling architecture behavioral of entity xil_defaultlib.tri_8 [tri_8_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 01 14:01:35 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 943.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 944.078 ; gain = 0.656
add_bp {P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd} 53
add_bp {P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd} 54
remove_bps -file {P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd} -line 53
remove_bps -file {P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd} -line 54
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 959.395 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 500 us
run 500 ns
run 500 ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 973.859 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 500 ns
run 500 ns
run 500 ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.777 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib [P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd:1]
[Wed May 01 14:22:55 2019] Launched synth_1...
Run output will be captured here: P:/ENEL373/Lab_A01_group_20/project.runs/synth_1/runme.log
launch_runs impl_1
[Wed May 01 14:23:35 2019] Launched impl_1...
Run output will be captured here: P:/ENEL373/Lab_A01_group_20/project.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf5a05f02374464e8183bfc235b936ab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 14 elements ; expected 16 [P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd:68]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1023.777 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
"xvhdl -m64 --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/tri_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/reg_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_8
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/imports/Downloads/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_divider
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/btn_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity btn_reg
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "P:/ENEL373/Lab_A01_group_20/project.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bf5a05f02374464e8183bfc235b936ab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.debounce [debounce_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_reg [btn_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_8 [reg_8_default]
Compiling architecture behavioral of entity xil_defaultlib.tri_8 [tri_8_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 01 14:26:04 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'P:/ENEL373/Lab_A01_group_20/project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1023.777 ; gain = 0.000
run 500 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.777 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 01 14:35:29 2019...
