/*
 * Copyright (c) 2023 Antmicro
 * Copyright (c) 2025 Silicon Laboratories Inc.
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <silabs/siwg917m111mgtba.dtsi>
#include <zephyr/dt-bindings/gpio/gpio.h>
#include <zephyr/dt-bindings/input/input-event-codes.h>
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
#include <zephyr/dt-bindings/pinctrl/silabs/siwx91x-pinctrl.h>
#include <freq.h>

/ {
	model = "Silicon Labs BRD4342A (SiWG917 Radio Board)";
	compatible = "silabs,x917_rb4342a", "silabs,siwg917";

	chosen {
		zephyr,bt-hci = &bt_hci0;
		zephyr,code-partition = &code_partition;
		zephyr,console = &ulpuart;
		zephyr,shell-uart = &ulpuart;
		zephyr,sram = &sram0;
		zephyr,uart-pipe = &ulpuart;
	};

	aliases {
		dht0 = &si7021;
		led0 = &led0;
		sw0 = &button0;
	};

	leds {
		compatible = "gpio-leds";

		led0: led_0 {
			gpios = <&ulpgpio 2 GPIO_ACTIVE_HIGH>;
		};
	};

	buttons {
		compatible = "gpio-keys";

		button0: button_0 {
			gpios = <&uulpgpio 2 GPIO_ACTIVE_LOW>;
			zephyr,code = <INPUT_KEY_0>;
		};
	};
};

&pinctrl0 {
	psram_default: psram_default {
		group {
			pinmux = <PSRAM_CLK_HP52>,
				 <PSRAM_D0_HP53>,
				 <PSRAM_D1_HP54>,
				 <PSRAM_D2_HP56>,
				 <PSRAM_D3_HP57>,
				 <PSRAM_CSN0_HP55>;
		};
	};

	ulpi2c_default: ulpi2c_default {
		group {
			pinmux = <ULPI2C_SDA_ULP6>, <ULPI2C_SCL_ULP7>;
		};
	};

	ulpuart_default: ulpuart_default {
		out {
			pinmux = <ULPUART_TX_ULP11>;
		};

		in {
			pinmux = <ULPUART_RX_ULP9>;
		};
	};
};

&ulpuart {
	pinctrl-0 = <&ulpuart_default>;
	pinctrl-names = "default";
	status = "okay";
};

&ulpi2c {
	clock-frequency = <DT_FREQ_K(100)>;
	pinctrl-0 = <&ulpi2c_default>;
	pinctrl-names = "default";
	status = "okay";

	si7021: si7021@40 {
		compatible = "silabs,si7006";
		reg = <0x40>;
	};
};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		code_partition: partition@202000 {
			reg = <0x00202000 DT_SIZE_K(2008)>;
			label = "code_partition";
		};

		storage_partition: partition@3f8000 {
			reg = <0x003f8000 DT_SIZE_K(32)>;
			label = "storage";
		};
	};
};

&sysrtc0 {
	status = "okay";
};

&memc {
	clocks = <&clock0 SIWX91X_CLK_QSPI>;
	pinctrl-0 = <&psram_default>;
	pinctrl-names = "default";
	device-id = [0d 5d 00 00 00 00 00 00];
	fast-freq = <DT_FREQ_M(144)>;
	normal-freq = <DT_FREQ_M(33)>;
	status = "okay";

	psram: psram@a000000 {
		compatible = "zephyr,memory-region", "mmio-sram";
		reg = <0xa000000 DT_SIZE_M(8)>;
		zephyr,memory-attr = <DT_MEM_ARM(ATTR_MPU_RAM)>;
		zephyr,memory-region = "psram";
	};
};

&bt_hci0 {
	status = "okay";
};

&wifi0 {
	status = "okay";
};
