static int F_1 ( void )\r\n{\r\nint V_1 , V_2 ;\r\nfor ( V_1 = 0 ; V_1 < F_2 ( V_3 ) ; V_1 ++ ) {\r\nV_2 = V_3 [ V_1 ] ;\r\nV_4 [ V_1 ] =\r\nF_3 ( V_5 + V_2 ) ;\r\n}\r\nF_4 ( 0xf3030000 , V_5 + V_6 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nint V_1 , V_2 ;\r\nfor ( V_1 = F_2 ( V_3 ) - 1 ; V_1 >= 0 ; V_1 -- ) {\r\nV_2 = V_3 [ V_1 ] ;\r\nF_4 ( V_4 [ V_1 ] | 0xffff0000 ,\r\nV_5 + V_2 ) ;\r\n}\r\n}\r\nstatic void F_6 ( void T_1 * V_7 )\r\n{\r\nV_5 = V_7 ;\r\nF_7 ( & V_8 ) ;\r\n}\r\nstatic void F_6 ( void T_1 * V_7 ) {}\r\nstatic void T_2 F_8 ( struct V_9 * V_10 )\r\n{\r\nvoid T_1 * V_7 ;\r\nstruct V_11 * V_11 ;\r\nV_7 = F_9 ( V_10 , 0 ) ;\r\nif ( ! V_7 ) {\r\nF_10 ( L_1 , V_12 ) ;\r\nreturn;\r\n}\r\nF_11 ( V_10 , V_7 , V_13 ) ;\r\nV_11 = F_12 ( NULL , L_2 , L_3 , 0 , 1 , 2 ) ;\r\nif ( F_13 ( V_11 ) )\r\nF_14 ( L_4 ,\r\nV_12 , F_15 ( V_11 ) ) ;\r\nV_11 = F_12 ( NULL , L_5 , L_3 , 0 , 20 , 1 ) ;\r\nif ( F_13 ( V_11 ) )\r\nF_14 ( L_6 ,\r\nV_12 , F_15 ( V_11 ) ) ;\r\nV_11 = F_12 ( NULL , L_7 ,\r\nL_8 , 0 , 1 , 4 ) ;\r\nif ( F_13 ( V_11 ) )\r\nF_14 ( L_9 ,\r\nV_12 , F_15 ( V_11 ) ) ;\r\nV_11 = F_12 ( NULL , L_10 , L_11 , 0 , 1 , 1 ) ;\r\nif ( F_13 ( V_11 ) )\r\nF_14 ( L_12 ,\r\nV_12 , F_15 ( V_11 ) ) ;\r\nelse\r\nF_16 ( V_11 , V_14 ) ;\r\nF_17 ( V_15 ,\r\nF_2 ( V_15 ) ,\r\nV_16 ) ;\r\nF_18 ( V_17 ,\r\nF_2 ( V_17 ) ) ;\r\nF_19 ( V_18 ,\r\nF_2 ( V_18 ) ) ;\r\nF_20 ( V_19 , L_13 ,\r\nV_20 , F_2 ( V_20 ) ,\r\n& V_21 , V_22 ,\r\nF_2 ( V_22 ) ) ;\r\nF_21 ( V_10 , 12 , V_7 + F_22 ( 0 ) ,\r\nV_23 ) ;\r\nF_23 ( V_24 ) ;\r\nF_6 ( V_7 ) ;\r\n}
