// Seed: 1709052959
module module_0 (
    output tri id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input supply1 id_10
);
  wor id_12 = id_4;
  assign id_9 = 1 ? id_10 : id_4;
  wire id_13;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    output wand id_3,
    input wor id_4,
    output wire id_5,
    input wire id_6,
    input tri0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri1 id_10,
    input wire id_11,
    input wire id_12
);
  module_0(
      id_0, id_5, id_5, id_7, id_11, id_12, id_7, id_12, id_6, id_5, id_1
  );
endmodule
