<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><!-- saved from url=(0092)http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=92195&test_id=254 --><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><title>Test Results</title><meta name="language" content="en"><meta name="tcexam_level" content="1"><meta name="description" content="[TCExam] TCExam by Tecnick.com [Raudra Exam (c) 2019]"><meta name="author" content="nick"><meta name="reply-to" content=""><meta name="keywords" content="TCExam, eExam, e-exam, web, exam"><link rel="stylesheet" href="./Test Results61_files/jquery-ui.css"><link rel="stylesheet" href="./Test Results61_files/calclayout.css"><script src="./Test Results61_files/jquery-1.12.4.js.download"></script><script src="./Test Results61_files/jquery-ui.js.download"></script><script src="./Test Results61_files/jquery.dialogextend.min.js.download"></script><script src="./Test Results61_files/custom.js.download"></script><script src="./Test Results61_files/oscZenoedited.js.download"></script><link rel="stylesheet" href="./Test Results61_files/default.css" type="text/css"><link rel="shortcut icon" href="http://www.gatexcel.co.in/favicon.ico"></head><body><div class="header"><div class="left"></div><div class="right"><a name="timersection" id="timersection"></a><form action="http://www.gatexcel.co.in/public/code/tce_show_result_user.php" id="timerform"><div><input type="text" name="timer" id="timer" value="" size="29" maxlength="29" title="Clock / Timer" readonly="readonly">&nbsp;</div></form><script src="./Test Results61_files/timer.js.download" type="text/javascript"></script><script type="text/javascript">//<![CDATA[FJ_start_timer(false, 1486837856, 'I\'m sorry, the time available to complete the test is over!', false, 1486837856073);//]]></script></div></div><div id="scrollayer" class="scrollmenu"><!--[if lte IE 7]><style type="text/css">ul.menu li {text-align:left;behavior:url("../../shared/jscripts/IEmen.htc");}ul.menu ul {background-color:#003399;margin:0;padding:0;display:none;position:absolute;top:20px;left:0px;}ul.menu ul li {width:200px;text-align:left;margin:0;}ul.menu ul ul {display:none;position:absolute;top:0px;left:190px;}</style><![endif]--><a name="menusection" id="menusection"></a><div class="hidden"><a href="http://www.gatexcel.co.in/public/code/tce_show_result_user.php?testuser_id=92195&amp;test_id=254#topofdoc" accesskey="2" title="[2] skip navigation menu">skip navigation menu</a></div><ul class="menu"><li><a href="http://www.gatexcel.co.in/public/code/index.php" title="Main Page" id="Main Page" accesskey="i">Home</a></li><li><a href="http://www.gatexcel.co.in/public/code/tce_page_user.php" title="User" id="User" accesskey="u">User</a><!--[if lte IE 6]><iframe class="menu"></iframe><![endif]--><ul><li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_email.php" title="Change Email" id="Change Email">Change Email</a></li><li><a href="http://www.gatexcel.co.in/public/code/tce_user_change_password.php" title="Change Password" id="Change Password">Change Password</a></li></ul></li><li><a href="http://www.gatexcel.co.in/public/code/tce_logout.php" title="click on this link to exit the system (session end)" id="click on this link to exit the system (session end)" accesskey="q">Logout</a></li></ul></div><div class="body"><a name="topofdoc" id="topofdoc"></a><script>    $(document).ready(function(){          // $('#numBox').click(function(){        $('#keypad').fadeToggle('fast');        event.stopPropagation();  //  });              $('.key').click(function(){        var numBox = document.getElementById('answertext');//        if(this.innerHTML == '0'){//            if (numBox.value.length > 0 && numBox.value.length<11)//                numBox.value = numBox.value + this.innerHTML;//        }//        else       if(numBox.value.length<11){        if(this.innerHTML == '-'){            if (numBox.value.length == 0)                numBox.value = numBox.value + this.innerHTML;        }        else if(this.innerHTML == '.'){            console.log(numBox.value.indexOf('-'));            if(numBox.value.length == 1){                            }else{                if(numBox.value.indexOf('.') == -1)                 numBox.value = numBox.value + this.innerHTML;            }        }        else{                    numBox.value = numBox.value + this.innerHTML;        }    }        event.stopPropagation();    });        $('.btn').click(function(){          var numBox = document.getElementById('answertext');        if(this.innerHTML == 'Backspace'){                       if(numBox.value.length > 0){                numBox.value = numBox.value.substring(0, numBox.value.length - 1);            }        }        else if(this.innerHTML == '←'){          var current_position = numBox.value.slice(0, numBox.selectionStart).length;          if(current_position != 0){              numBox.setSelectionRange(current_position-1,current_position-1);          }           numBox.focus();        }        else if(this.innerHTML == '→'){           var current_position = numBox.value.slice(0, numBox.selectionStart).length;                      if(current_position != numBox.value.length){              numBox.setSelectionRange(current_position+1,current_position+1);          }           numBox.focus();        }        else{            document.getElementById('answertext').value = '';        }                event.stopPropagation();    });    });        function validateNumeric(e) {            if (!e) var e = window.event;    if (!e.which) keyPressed = e.keyCode;    else keyPressed = e.which;       if ((keyPressed >= 48 && keyPressed <= 57) ||keyPressed == 45 || keyPressed == 46 || keyPressed == 8 || keyPressed == 9 || (keyPressed > 37 && keyPressed <= 40)) {      keyPressed = keyPressed;      var text = $("#answertext").val();      if(keyPressed ==  46){         if(text.indexOf(".") > -1){              return false;          }      }           if(keyPressed ==  45){                          if(text.length == 0){              return true;            }else{                return false;            }        }        if(keyPressed ==  46){                          if(text.length == 0){              return true;            }else{             if(text.length==1){                if(text.indexOf("-") == "0"){                        return false;                  }                 }                return true;            }        }      return true;    } else {      keyPressed = 0;      return false;    }  }  </script><div class="container"><div class="tceformbox"><div class="row"><span class="label"><span title="User">User:</span></span><span class="formw"> abhi.sinu.1 - abhi.sinu.1&nbsp;</span></div><div class="row"><span class="label"><span title="Test">Test:</span></span><span class="formw"><strong>CO Subject Test - 2</strong><br>Complete Syllabus&nbsp;</span></div><div class="row"><span class="label"><span title="test starting date and time [yyyy-mm-dd hh:mm:ss]">Start Time:</span></span><span class="formw">2017-02-11 23:33:58&nbsp;</span></div><div class="row"><span class="label"><span title="test ending date and time [yyyy-mm-dd hh:mm:ss]">End Time:</span></span><span class="formw">&nbsp;</span></div><div class="row"><span class="label"><span title="Test Time">Test Time:</span></span><span class="formw">01:30:00&nbsp;</span></div><div class="row"><span class="label"><span title="Final Score">Points:</span></span><span class="formw">0.000 / 50.000 (0%)&nbsp;</span></div><div class="row"><span class="label"><span title="Correct Answers">Correct:</span></span><span class="formw">0 / 33 (0%)&nbsp;</span></div><div class="rowl"><ol class="question"><li>The reference string for a certain process is <br>    1, 2, 3, 4, 3, 4, 2, 5, 6, 2, 3, 1, 2, 6, 7, 2, 1, 3. <br>      Assume memory has 4 frames. What is the number of page faults if the MRU used?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 10<br><span class="explanation"><li>&nbsp; 11</li><li>&nbsp; 12</li><li>&nbsp; 13</li></ol><br><br></li><li>A pipeline system overlap all kind of instructions except branch instructions. Branch instructions introduces 4 stall cycles. If there exist 60% branch instructions, what will be the CPI?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 4.4</li><li>&nbsp; 2.4</li><li>&nbsp; 3.4<br><span class="explanation"><li>&nbsp; 5.6</li></ol><br><br></li><li>A CPU has a five-stage pipeline and runs at 2 GHz frequency. A conditional branch instruction computes the target address and evaluates the condition in the third stage of the pipeline. The processor stops fetching new instructions following a conditional branch until the branch outcome is known. A program executes 10<sup class="tcecode">7</sup>  instructions out of which 40% are conditional branches. If each instruction takes one cycle to complete on average, the total execution time of the program is ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 18 million clocks<br><span class="explanation"><li>&nbsp; 16 million clocks</li><li>&nbsp; 15 million clocks</li><li>&nbsp; 17 million clocks</li></ol><br><br></li><li>Consider a 4-stage pipelined processor has Instruction Fetch(IF),Instruction Decode(ID), Execute (IE) and Write Operand (WO) stages.The IF, ID and WO stages take 1 clock cycle each for any instruction.The IE stage takes 2 clock cycle for ADD and SUB instructions and 6 clock cycles for MUL instruction respectively. What is the number of clock cycles needed to execute the following sequence of instructions with reordering of instructions done by compiler and pipeline is incorporated with operand forwarding hardware?<br><div class="tcecodepre">&nbsp;&nbsp;&nbsp;Instruction&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Meaning&nbsp;of&nbsp;instruction<br>&nbsp;	&nbsp;I0&nbsp;:LD&nbsp;R2&nbsp;,&nbsp;(200)R1	&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;R2&nbsp;¬&nbsp;M[200&nbsp;+&nbsp;R1]<br>&nbsp;	&nbsp;I1&nbsp;:SUB&nbsp;R5&nbsp;,R2&nbsp;,R4&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;R5&nbsp;¬&nbsp;R3&nbsp;-&nbsp;R4<br>	&nbsp;I2&nbsp;:MUL&nbsp;R2&nbsp;,R5&nbsp;,R2	&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;R2&nbsp;¬&nbsp;R5*R2<br>	&nbsp;I3&nbsp;:MUL&nbsp;R3&nbsp;,R6&nbsp;,R7	&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;R3&nbsp;¬&nbsp;R6*R7<br>	&nbsp;I4&nbsp;:ADD&nbsp;R8,&nbsp;R9,&nbsp;R10&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;R8&nbsp;¬&nbsp;R9&nbsp;+&nbsp;R10&nbsp;</div><span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 19 clock cycles<br><span class="explanation"><li>&nbsp; 23 clock cycles</li><li>&nbsp; 28 clock cycles</li><li>&nbsp; 30 clock cycles</li></ol><br><br></li><li>Consider the program which was made to run on two different machines the machine 2 results 25% speeder however the CPI is increased by 20%.If the clock frequency of the machine 1 is 1 MHZ what is the clock frequency of machine 2?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 1.6 MHZ<br><span class="explanation"><li>&nbsp; 2.6 MHZ</li><li>&nbsp; 3.6 MHZ</li><li>&nbsp; 4.6 MHZ</li></ol><br><br></li><li>A 32 KB cache has a 128 byte block size and is 16-way set-associative. what is the size of tag directory, assuming that the CPU provides 48-bit addresses ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 5678 bits</li><li>&nbsp; 4567 bits</li><li>&nbsp; 9472 bits<br><span class="explanation"><li>&nbsp; 7448 bits</li></ol><br><br></li><li>Arrange following in the descending order of their performances<br>    1.Horizontal microprogram<br>    2.Vertical microprogram<br>    3.Hardwired control unit<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 1&gt;2&gt;3</li><li>&nbsp; 3&gt;2&gt;1</li><li>&nbsp; 3&gt;1&gt;2<br><span class="explanation"><li>&nbsp; all have equal performance</li></ol><br><br></li><li>The addressing mode of the instruction MOV R1,100[R2]<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; Immediate addressing mode</li><li>&nbsp; Absolute addressing mode</li><li>&nbsp; Register direct addressing mode</li><li>&nbsp; Displacement addressing mode<br><span class="explanation"></ol><br><br></li><li>A RAM chip has a capacity of 1024 words of 8 bits each (1K * 8).The number of chips required to construct (16K * 16) RAM from 1K * 8 RAM is<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 64</li><li>&nbsp; 32<br><span class="explanation"><li>&nbsp; 128</li><li>&nbsp; 16</li></ol><br><br></li><li>Consider a system with a clock period of 10 ns can perform jumps (1 cycle), branches      (3 cycles), arithmetic instructions (2 cycles), multiply instructions (5 cycles), and memory instructions (4 cycles). A certain program has 10% jumps, 10% branches, 50% arithmetic, 10% multiply, and 20% memory instructions.If the program execute 10^9  instructions, what is its execution time？<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 18s</li><li>&nbsp; 27s<br><span class="explanation"><li>&nbsp; 11s</li><li>&nbsp; 16s</li></ol><br><br></li><li>Assume a memory access to main memory on a cache "miss" takes 30 ns and a memory access to the cache on a cache "hit" takes 3 ns. If 80% of the processor's memory requests result in a cache "hit", what is the average memory access time?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 27 ns<br><span class="explanation"><li>&nbsp; 37 ns</li><li>&nbsp; 22 ns</li><li>&nbsp; 30 ns</li></ol><br><br></li><li>Pipelining  improves the cpu performance due to<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; Increased clock speed</li><li>&nbsp; Reduced memory access time</li><li>&nbsp; Introduction of parallelism<br><span class="explanation"><li>&nbsp; additional functional units</li></ol><br><br></li><li>Which is the fastest cache mapping technique<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; Direct mapping</li><li>&nbsp; Set associative mapping</li><li>&nbsp; Associative mapping<br><span class="explanation"><li>&nbsp; all have equal speed</li></ol><br><br></li><li>Consider a 16 KB direct mapped cache with line size of 64 bytes. When you reduce the line size to 32 bytes, which of following is true ?<br>a.Access time decreases<br>b.Number of blocks decreases<br>c.Access time increases<br>d.Number of blocks increases<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; a,b</li><li>&nbsp; b,c</li><li>&nbsp; a,c</li><li>&nbsp; a,d<br><span class="explanation"></ol><br><br></li><li><strong class="tcecode">[Common data question 12 &amp; 13]<br></strong><br>   For all following questions we assume that: <br>            - Pipeline contains 5 stages: IF, ID, EX, M and W; <br>            - Each stage requires one clock cycle; <br>            - All memory references hit in cache; <br>            - Following program segment should be processed:                              <br>                                   <br>                                   LD R1, 0(R2)<br>                                   DADDI R1, R1, #1 <br>                                   SD 0(R2), R1 <br>                                   DADDI R2, R2, #4<br>                                   DSUB R4, R3, R2 <br>                                   BNEZ R4, Loop <br>Calculate how many clock cycles will take execution of this segment on the simple pipeline without forwarding or bypassing ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 18<br><span class="explanation"><li>&nbsp; 12</li><li>&nbsp; 22</li><li>&nbsp; 11</li></ol><br><br></li><li>For all following questions we assume that: <br>            - Pipeline contains 5 stages: IF, ID, EX, M and W; <br>            - Each stage requires one clock cycle; <br>            - All memory references hit in cache; <br>            - Following program segment should be processed:                              <br>                                   <br>                                   LD R1, 0(R2)<br>                                   DADDI R1, R1, #1 <br>                                   SD 0(R2), R1 <br>                                   DADDI R2, R2, #4<br>                                   DSUB R4, R3, R2 <br>                                   BNEZ R4, Loop <br><br>Find speed up factor and also how many clock cycles that will take to execute this segment on the simple pipeline with normal forwarding and bypassing<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 12</li><li>&nbsp; 16</li><li>&nbsp; 13<br><span class="explanation"><li>&nbsp; 21</li></ol><br><br></li><li>One major advantage of direct mapped cache is that the mapping itself is very simple. What is the main disadvantage of this organization?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; It does not allow simultaneous access to the intended data and its tag.</li><li>&nbsp; It is more expensive than other types of cache organizations.</li><li>&nbsp; The cache hit ratio is degraded if two or more blocks used alternately map onto the same block frame in the cache.</li><li>&nbsp; Its access time is greater than that of other cache organizations.</li></ol><br><br></li><li>Consider a 2-way set-associative cache has a block size of four 16-bit words. The cache can accommodate a total of 4096 words. The main memory size that is cacheable is 64K*32 bits. Calculate the size of tag directory assuming memory is 16-bit addressable?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 575 bits</li><li>&nbsp; 576 bits<br><span class="explanation"><li>&nbsp; 9 bits</li><li>&nbsp; 17 bits</li></ol><br><br></li><li>The form of the microprogramming in which control words are made permanent in ROM during hardware production is known as<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; Static microprogramming<br><span class="explanation"><li>&nbsp; Dynamic microprogramming</li><li>&nbsp; Horizontal microprogramming</li><li>&nbsp; Vertical microprogramming</li></ol><br><br></li><li>Consider the disk pack with the following specifications.<br>                           32 surfaces,<br>                           128 tracks/surface,<br>                           256 sectors/track,<br>                           256 bytes/sector.<br>   What is the capacity of disk pack?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 256MB<br><span class="explanation"><li>&nbsp; 128MB</li><li>&nbsp; 512MB</li><li>&nbsp; 64MB</li></ol><br><br></li><li>A Hard disk has an average seek time of 20 ms. The transfer rate is 10 MB/sec. The disk rotates at 15,000 rpm and the controller overhead is 0.1 msec. Find the average time to read or write 2048 bytes ?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 22.3<br><span class="explanation"><li>&nbsp; 23.3</li><li>&nbsp; 24.3</li><li>&nbsp; 21.3</li></ol><br><br></li><li>Consider the following page reference string<br>1, 2, 3, 4, 1, 2, 6, 5, 2, 1, 3, 7, 6, 2, 3, 2, 3.<br>How many page faults would occur for LRU replacement algorithm with 3 page frames?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 13</li><li>&nbsp; 14<br><span class="explanation"><li>&nbsp; 15</li><li>&nbsp; 16</li></ol><br><br></li><li>Computer A has an overall CPI of 1.3 and can be run at a clock rate of 600MHz. Computer B has a CPI of 2.5 and can be run at a clock rate of 750 Mhz. We have a particular program we wish to run. When compiled for computer A, this program has exactly 100,000 instructions. How many instructions would the program need to have when compiled for Computer B, in order for the two computers to have exactly the same execution time for this program?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 64000</li><li>&nbsp; 65000<br><span class="explanation"><li>&nbsp; 66000</li><li>&nbsp; 65500</li></ol><br><br></li><li>The cache in the Pentium 4 holds 8MB of data. It too is 8-way set associative and each block holds 128 bytes of data. If physical addresses are 32 bits long, each data word is 32 bits, and entries are word addressable, what bits of the 32 bit physical address comprise the tag, index and offset?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 12,13,7<br><span class="explanation"><li>&nbsp; 12,14,6</li><li>&nbsp; 11,14,7</li><li>&nbsp; 14,12,6</li></ol><br><br></li><li>Consider a device that is to transfer data at a rate of 1 Mbyte/sec in 16 byte chunks. The overhead of polling is 400 cycles on 500 Mhz processor. Calculate the overhead of polling assuming I/O uses polling mechanism to transfer data?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 5%<br><span class="explanation"><li>&nbsp; 8%</li><li>&nbsp; 6%</li><li>&nbsp; 4%</li></ol><br><br></li><li>Assume branch instructions occur 15% of the time and are predicted as not taken, while in practice they are taken 40% of the time with a penalty of 3 cycles. With forwarding, the load delay slot is one cycle and can be filled 60% of the time with useful instructions. 20% of the instructions are loads and 30% of these introduce load delay hazards. What is the New CPI due to load delay slots and branch hazards?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 1.204<br><span class="explanation"><li>&nbsp; 1.404</li><li>&nbsp; 2.204</li><li>&nbsp; 4.404</li></ol><br><br></li><li>Consider the following statements<br>	S1 : LRU page replacement algorithm always produces less number of page faults compared to optimal page replacement algorithm.<br>	S2 : In FIFO replacement algorithm the page fault rate may increase as the allocated frames increases<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; S1</li><li>&nbsp; S2<br><span class="explanation"><li>&nbsp; Both S1 and S2</li><li>&nbsp; None of the above</li></ol><br><br></li><li><strong class="tcecode">Common Data Question 28 &amp; 29</strong><br>A system is employing with 2-levels of cache.The average access time without level-1 cache  is 150 ns and with level-1 cache is 30 ns. The level-1 cache access time is 20 ns.<br>What is the hit ratio of level-1 cache?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 93%<br><span class="explanation"><li>&nbsp; 83%</li><li>&nbsp; 98%</li><li>&nbsp; 96%</li></ol><br><br></li><li><strong class="tcecode">Common Data Question 28 &amp; 29</strong><br>A system is employing with 2-levels of cache.The average access time without level-1 cache  is 150 ns and with level-1 cache is 30 ns. The level-1 cache access time is 20 ns.<br>In the above question if hit ratio is made to 100% what is the access time of L1 &amp; L2 memories in ns?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 150, 20</li><li>&nbsp; 20, 150<br><span class="explanation"><li>&nbsp; 32, 190</li><li>&nbsp; 120, 150</li></ol><br><br></li><li><strong class="tcecode">CommonData Question 30 &amp; 31</strong><br>Consider the following memory organization of a processor. The virtual address is 40 bits, the physical address is 32 bits, the page size is 8 KB. The processor has a 4-way set associative 128-entry TLB i.e. each way has 32 sets. Each page table entry is 32 bits in size. The processor also has a 2-way set associative 32 KB L1 cache with line size of 64 bytes. <br>What is the total size of the page table?<span style="float:right">( Marks: 0.00 )</span><ol class="answer"><li>&nbsp; 8MB</li><li>&nbsp; 10MB</li><li>&nbsp; 2MB<br><span class="explanation"><li>&nbsp; 4MB</li></ol><br><br></li><li><strong class="tcecode">CommonData Question 30 &amp; 31</strong><br>Consider the following memory organization of a processor. The virtual address is 40 bits, the physical address is 32 bits, the page size is 8 KB. The processor has a 4-way set associative 128-entry TLB i.e. each way has 32 sets. Each page table entry is 32 bits in size. The processor also has a 2-way set associative 32 KB L1 cache with line size of 64 bytes. <br>What is the number of Tag bits?<span style="float:right">