$date
	Mon Aug 18 20:39:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_link_top $end
$var wire 1 ! done $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ req $end
$var wire 1 ! done $end
$var wire 8 % data [7:0] $end
$var wire 1 & ack $end
$scope module master $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 & ack $end
$var parameter 32 ' DROP_REQ $end
$var parameter 32 ( FINISH $end
$var parameter 32 ) IDLE $end
$var parameter 32 * SEND $end
$var parameter 32 + WAIT_ACK $end
$var reg 2 , byte_count_d [1:0] $end
$var reg 2 - byte_count_q [1:0] $end
$var reg 8 . data [7:0] $end
$var reg 1 ! done $end
$var reg 1 $ req $end
$var reg 3 / state_d [2:0] $end
$var reg 3 0 state_q [2:0] $end
$upscope $end
$scope module slave $end
$var wire 1 " clk $end
$var wire 8 1 data_in [7:0] $end
$var wire 1 $ req $end
$var wire 1 # rst $end
$var parameter 32 2 ASSERT_ACK $end
$var parameter 32 3 DROP_ACK $end
$var parameter 32 4 HOLD_ACK $end
$var parameter 32 5 WAIT_REQ $end
$var reg 1 & ack $end
$var reg 2 6 hold_count_d [1:0] $end
$var reg 2 7 hold_count_q [1:0] $end
$var reg 8 8 last_byte [7:0] $end
$var reg 2 9 state_d [1:0] $end
$var reg 2 : state_q [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 5
b10 4
b11 3
b1 2
b10 +
b1 *
b0 )
b100 (
b11 '
$end
#0
$dumpvars
bx :
bx 9
bx 8
bx 7
bx 6
bx 1
bx 0
bx /
bx .
bx -
bx ,
x&
bx %
x$
1#
0"
x!
$end
#5000
b0 ,
b1 /
b0 %
b0 .
b0 1
0!
0$
b0 6
b0 9
b0 8
0&
b0 -
b0 0
b0 7
b0 :
1"
#10000
0"
#15000
1"
#20000
0"
0#
#25000
b10100000 8
b1 9
b10 /
b10100000 %
b10100000 .
b10100000 1
1$
b1 0
1"
#30000
0"
