$date
	Mon Jul 12 12:24:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module state_tb $end
$var wire 1 ! hour_inc $end
$var wire 1 " hour_onoff $end
$var wire 1 # min_inc $end
$var wire 1 $ min_onoff $end
$var wire 1 % sec_onoff $end
$var wire 1 & sec_resetl $end
$var reg 1 ' CLK $end
$var reg 1 ( RESETL $end
$var reg 1 ) SW1 $end
$var reg 1 * SW2 $end
$var reg 1 + SW3 $end
$scope module state $end
$var wire 1 , CLK $end
$var wire 1 - RESETL $end
$var wire 1 . SW1 $end
$var wire 1 / SW2 $end
$var wire 1 0 SW3 $end
$var wire 1 ! hour_inc $end
$var wire 1 " hour_onoff $end
$var wire 1 # min_inc $end
$var wire 1 $ min_onoff $end
$var wire 1 % sec_onoff $end
$var wire 1 & sec_resetl $end
$var reg 2 1 cur [1:0] $end
$var reg 2 2 nxt [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 2
bx 1
00
0/
0.
1-
0,
0+
0*
0)
1(
0'
1&
x%
x$
0#
x"
0!
$end
#500
1'
1,
#1000
b0 2
b0 1
0%
0$
0"
0'
0,
0(
0-
#1500
1'
1,
#2000
0'
0,
1(
1-
#2500
1'
1,
#3000
0'
0,
1)
1.
#3500
1'
1,
#4000
b1 2
0'
0,
1*
1/
0)
0.
#4500
b0 2
b1 1
1%
1'
1,
#5000
0'
0,
#5500
b1 2
b0 1
0%
1'
1,
#6000
b0 2
0'
0,
1+
10
0*
0/
#6500
1'
1,
#7000
b1 2
0'
0,
1*
1/
0+
00
#7500
b0 2
b1 1
1%
1'
1,
#8000
b1 2
0&
0'
0,
1)
1.
0*
0/
#8500
1'
1,
#9000
b0 2
1&
0'
0,
1*
1/
0)
0.
#9500
b1 2
b0 1
0%
1'
1,
#10000
0'
0,
#10500
b0 2
b1 1
1%
1'
1,
#11000
b11 2
0'
0,
1+
10
0*
0/
#11500
b10 2
b11 1
0%
1"
1'
1,
#12000
b11 2
1!
0'
0,
1)
1.
0+
00
#12500
1'
1,
#13000
b0 2
0!
0'
0,
1*
1/
0)
0.
#13500
b1 2
b0 1
0"
1'
1,
#14000
0'
0,
#14500
b0 2
b1 1
1%
1'
1,
#15000
b11 2
0'
0,
1+
10
0*
0/
#15500
b10 2
b11 1
0%
1"
1'
1,
#16000
0'
0,
#16500
b1 2
b10 1
1$
0"
1'
1,
#17000
b10 2
1#
0'
0,
1)
1.
0+
00
#17500
1'
1,
#18000
b0 2
0#
0'
0,
1*
1/
0)
0.
#18500
b1 2
b0 1
0$
1'
1,
#19000
0'
0,
#19500
b0 2
b1 1
1%
1'
1,
#20000
b11 2
0'
0,
1+
10
0*
0/
#20500
b10 2
b11 1
0%
1"
1'
1,
#21000
0'
0,
#21500
b1 2
b10 1
1$
0"
1'
1,
#22000
0'
0,
#22500
b11 2
b1 1
1%
0$
1'
1,
#23000
b0 2
0'
0,
1*
1/
0+
00
#23500
b1 2
b0 1
0%
1'
1,
#24000
0'
0,
