$date
	Sun Feb  1 05:11:48 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_spram $end
$var wire 16 ! out_data [15:0] $end
$var reg 10 " in_address [9:0] $end
$var reg 1 # in_clock $end
$var reg 16 $ in_data [15:0] $end
$var reg 1 % in_enable $end
$var reg 1 & in_reset $end
$var reg 1 ' in_write $end
$scope module DUT $end
$var wire 10 ( in_address [9:0] $end
$var wire 1 # in_clock $end
$var wire 16 ) in_data [15:0] $end
$var wire 1 % in_enable $end
$var wire 1 & in_reset $end
$var wire 1 ' in_write $end
$var wire 16 * out_data [15:0] $end
$var reg 16 + out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
0'
1&
0%
b0 $
1#
b0 "
b0 !
$end
#5
0#
#10
1#
#15
0#
#20
1#
0&
#25
0#
#30
1#
b1001000110100 $
b1001000110100 )
b1010 "
b1010 (
1'
1%
#35
0#
#40
1#
0%
0'
#45
0#
#50
b1001000110100 !
b1001000110100 *
b1001000110100 +
1#
1%
#55
0#
#60
bx !
bx *
bx +
1#
b10100 "
b10100 (
#65
0#
#70
1#
b1010101111001101 $
b1010101111001101 )
1'
#75
0#
#80
b1010101111001101 !
b1010101111001101 *
b1010101111001101 +
1#
0'
#85
0#
#90
1#
#95
0#
#100
b0 !
b0 *
b0 +
1#
1&
#105
0#
#110
b1010101111001101 !
b1010101111001101 *
b1010101111001101 +
1#
0&
#115
0#
#120
1#
b1111 $
b1111 )
b1010 "
b1010 (
1'
#125
0#
#130
1#
0%
0'
#135
0#
#140
1#
#145
0#
1%
#150
b1111 !
b1111 *
b1111 +
1#
#155
0#
1'
#160
1#
#165
0#
#170
1#
#175
0#
