Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.14 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: music_player_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "music_player_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "music_player_top"
Output Format                      : NGC
Target Device                      : xc2vp30-7-ff896

---- Source Options
Top Module Name                    : music_player_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : music_player_top.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../src/sine_rom.v" in library work
Compiling verilog file "../src/D_FFRE.v" in library work
Module <sine_rom> compiled
Compiling verilog file "../src/D_FFR.v" in library work
Module <D_FFRE> compiled
Compiling verilog file "../src/song_rom.v" in library work
Module <D_FFR> compiled
Compiling verilog file "../src/sine_reader.v" in library work
Module <song_rom> compiled
Compiling verilog file "../src/one_pulse.v" in library work
Module <sine_reader> compiled
Compiling verilog file "../src/frequency_rom.v" in library work
Module <one_pulse> compiled
Compiling verilog file "../src/song_reader.v" in library work
Module <frequency_rom> compiled
Compiling verilog file "../src/note_player.v" in library work
Module <song_reader> compiled
Compiling verilog file "../src/mcu.v" in library work
Module <note_player> compiled
Compiling verilog file "../src/debouncer.v" in library work
Module <mcu> compiled
Compiling verilog file "../src/codec_conditioner.v" in library work
Module <debouncer> compiled
Compiling verilog file "../src/beat_generator.v" in library work
Module <codec_conditioner> compiled
Compiling verilog file "../src/D_FF.v" in library work
Module <beat_generator> compiled
Compiling verilog file "../src/DIV_N.v" in library work
Module <D_FF> compiled
Compiling verilog file "../src/music_player.v" in library work
Module <DIV_N> compiled
Compiling verilog file "../src/button_press_unit.v" in library work
Module <music_player> compiled
Compiling verilog file "../src/ac97_if.v" in library work
Module <button_press_unit> compiled
Compiling verilog file "../src/music_player_top.v" in library work
Module <ac97_if> compiled
Module <music_player_top> compiled
No errors in compilation
Analysis of file <"music_player_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <music_player_top> in library <work>.

Analyzing hierarchy for module <button_press_unit> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010001"

Analyzing hierarchy for module <music_player> in library <work> with parameters.
	BEAT_COUNT = "00000000000000000000001111101000"

Analyzing hierarchy for module <DIV_N> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <D_FF> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <debouncer> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <one_pulse> in library <work>.

Analyzing hierarchy for module <mcu> in library <work> with parameters.
	END = "110"
	NEXT = "011"
	PLAY = "010"
	RESET = "000"
	WAIT = "001"

Analyzing hierarchy for module <song_reader> in library <work> with parameters.
	NEW_NOTE = "01"
	NEXT_NOTE = "10"
	RESET = "00"
	WAIT = "11"

Analyzing hierarchy for module <note_player> in library <work> with parameters.
	DONE = "00000000000000000000000000000011"
	LOAD = "00000000000000000000000000000010"
	PLAY = "00000000000000000000000000000001"
	RESET = "00000000000000000000000000000000"

Analyzing hierarchy for module <beat_generator> in library <work> with parameters.
	CounterBits = "00000000000000000000000000001010"
	N = "00000000000000000000001111101000"

Analyzing hierarchy for module <codec_conditioner> in library <work>.

Analyzing hierarchy for module <D_FFRE> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <D_FFRE> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <D_FFR> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <song_rom> in library <work>.

Analyzing hierarchy for module <one_pulse> in library <work>.

Analyzing hierarchy for module <sine_reader> in library <work>.

Analyzing hierarchy for module <frequency_rom> in library <work>.

Analyzing hierarchy for module <D_FFRE> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <D_FFRE> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <D_FFR> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <sine_rom> in library <work>.

Analyzing hierarchy for module <D_FFRE> in library <work> with parameters.
	WIDTH = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <music_player_top>.
WARNING:Xst:2211 - "../src/ac97_if.v" line 76: Instantiating black box module <ac97_if>.
Module <music_player_top> is correct for synthesis.
 
Analyzing module <button_press_unit> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010001
Module <button_press_unit> is correct for synthesis.
 
Analyzing module <DIV_N> in library <work>.
	n = 32'sb00000000000000000000000000010001
Module <DIV_N> is correct for synthesis.
 
Analyzing module <D_FF> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <D_FF> is correct for synthesis.
 
Analyzing module <debouncer> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000011
Module <debouncer> is correct for synthesis.
 
Analyzing module <D_FFRE.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000011
Module <D_FFRE.1> is correct for synthesis.
 
Analyzing module <D_FFRE.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000010
Module <D_FFRE.2> is correct for synthesis.
 
Analyzing module <one_pulse> in library <work>.
Module <one_pulse> is correct for synthesis.
 
Analyzing module <D_FFR> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <D_FFR> is correct for synthesis.
 
Analyzing module <music_player> in library <work>.
	BEAT_COUNT = 32'sb00000000000000000000001111101000
Module <music_player> is correct for synthesis.
 
Analyzing module <mcu> in library <work>.
	END = 3'b110
	NEXT = 3'b011
	PLAY = 3'b010
	RESET = 3'b000
	WAIT = 3'b001
Module <mcu> is correct for synthesis.
 
Analyzing module <song_reader> in library <work>.
	NEW_NOTE = 2'b01
	NEXT_NOTE = 2'b10
	RESET = 2'b00
	WAIT = 2'b11
Module <song_reader> is correct for synthesis.
 
Analyzing module <song_rom> in library <work>.
Module <song_rom> is correct for synthesis.
 
Analyzing module <note_player> in library <work>.
	DONE = 32'sb00000000000000000000000000000011
	LOAD = 32'sb00000000000000000000000000000010
	PLAY = 32'sb00000000000000000000000000000001
	RESET = 32'sb00000000000000000000000000000000
Module <note_player> is correct for synthesis.
 
Analyzing module <sine_reader> in library <work>.
Module <sine_reader> is correct for synthesis.
 
Analyzing module <sine_rom> in library <work>.
Module <sine_rom> is correct for synthesis.
 
Analyzing module <D_FFRE.5> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <D_FFRE.5> is correct for synthesis.
 
Analyzing module <frequency_rom> in library <work>.
Module <frequency_rom> is correct for synthesis.
 
Analyzing module <beat_generator> in library <work>.
	CounterBits = 32'sb00000000000000000000000000001010
	N = 32'sb00000000000000000000001111101000
Module <beat_generator> is correct for synthesis.
 
Analyzing module <codec_conditioner> in library <work>.
Module <codec_conditioner> is correct for synthesis.
 
Analyzing module <D_FFRE.3> in library <work>.
	WIDTH = 32'sb00000000000000000000000000000001
Module <D_FFRE.3> is correct for synthesis.
 
Analyzing module <D_FFRE.4> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010000
Module <D_FFRE.4> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DIV_N>.
    Related source file is "../src/DIV_N.v".
    Found 17-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <DIV_N> synthesized.


Synthesizing Unit <D_FF>.
    Related source file is "../src/D_FF.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_FF> synthesized.


Synthesizing Unit <D_FFRE_1>.
    Related source file is "../src/D_FFRE.v".
    Found 3-bit register for signal <q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <D_FFRE_1> synthesized.


Synthesizing Unit <D_FFRE_2>.
    Related source file is "../src/D_FFRE.v".
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <D_FFRE_2> synthesized.


Synthesizing Unit <D_FFR>.
    Related source file is "../src/D_FFR.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_FFR> synthesized.


Synthesizing Unit <mcu>.
    Related source file is "../src/mcu.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <reset_play>.
    Found 2-bit register for signal <song>.
    Found 1-bit register for signal <play>.
    Found 2-bit adder for signal <song$addsub0000> created at line 44.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mcu> synthesized.


Synthesizing Unit <beat_generator>.
    Related source file is "../src/beat_generator.v".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <co>.
    Found 10-bit up counter for signal <count>.
    Found 10-bit adder carry out for signal <count$addsub0001> created at line 31.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <beat_generator> synthesized.


Synthesizing Unit <song_rom>.
    Related source file is "../src/song_rom.v".
    Found 128x12-bit ROM for signal <$varindex0000> created at line 26.
    Found 12-bit register for signal <dout>.
    Summary:
	inferred   1 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <song_rom> synthesized.


Synthesizing Unit <frequency_rom>.
    Related source file is "../src/frequency_rom.v".
    Found 64x20-bit ROM for signal <$varindex0000> created at line 15.
    Found 20-bit register for signal <dout>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
Unit <frequency_rom> synthesized.


Synthesizing Unit <sine_rom>.
    Related source file is "../src/sine_rom.v".
    Found 1024x16-bit ROM for signal <$varindex0000> created at line 15.
    Found 16-bit register for signal <dout>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <sine_rom> synthesized.


Synthesizing Unit <D_FFRE_5>.
    Related source file is "../src/D_FFRE.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_FFRE_5> synthesized.


Synthesizing Unit <D_FFRE_3>.
    Related source file is "../src/D_FFRE.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_FFRE_3> synthesized.


Synthesizing Unit <D_FFRE_4>.
    Related source file is "../src/D_FFRE.v".
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <D_FFRE_4> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "../src/debouncer.v".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 4x2-bit ROM for signal <current_state_q$rom0000>.
    Found 3-bit adder for signal <$add0000> created at line 25.
    Found 2-bit 4-to-1 multiplexer for signal <next_state_d>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <debouncer> synthesized.


Synthesizing Unit <one_pulse>.
    Related source file is "../src/one_pulse.v".
Unit <one_pulse> synthesized.


Synthesizing Unit <codec_conditioner>.
    Related source file is "../src/codec_conditioner.v".
Unit <codec_conditioner> synthesized.


Synthesizing Unit <sine_reader>.
    Related source file is "../src/sine_reader.v".
WARNING:Xst:1780 - Signal <sample_temp_out> is never used or assigned.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 10-bit register for signal <final_addr>.
    Found 10-bit adder for signal <final_addr$addsub0000> created at line 23.
    Found 22-bit up accumulator for signal <raw_addr>.
    Summary:
	inferred   1 Accumulator(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <sine_reader> synthesized.


Synthesizing Unit <button_press_unit>.
    Related source file is "../src/button_press_unit.v".
Unit <button_press_unit> synthesized.


Synthesizing Unit <song_reader>.
    Related source file is "../src/song_reader.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <new_note>.
    Found 7-bit register for signal <real_addr>.
    Found 7-bit adder for signal <real_addr$addsub0000> created at line 52.
    Found 1-bit register for signal <song_temp_done>.
    Found 7-bit register for signal <sound_addr>.
    Found 7-bit adder for signal <sound_addr$addsub0000> created at line 51.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <song_reader> synthesized.


Synthesizing Unit <note_player>.
    Related source file is "../src/note_player.v".
    Found 1-bit register for signal <done_with_note>.
    Found 6-bit up counter for signal <count_number>.
    Found 6-bit comparator equal for signal <count_number$cmp_eq0000> created at line 154.
    Found 6-bit register for signal <note>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <timer_clear>.
    Found 1-bit register for signal <timer_done>.
    Found 6-bit comparator not equal for signal <timer_done$cmp_ne0000> created at line 154.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <note_player> synthesized.


Synthesizing Unit <music_player>.
    Related source file is "../src/music_player.v".
WARNING:Xst:646 - Signal <new_sample_generated> is assigned but never used.
Unit <music_player> synthesized.


Synthesizing Unit <music_player_top>.
    Related source file is "../src/music_player_top.v".
Unit <music_player_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 1024x16-bit ROM                                       : 1
 128x12-bit ROM                                        : 1
 4x2-bit ROM                                           : 1
 64x20-bit ROM                                         : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 10-bit adder carry out                                : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 7-bit adder                                           : 2
# Counters                                             : 3
 10-bit up counter                                     : 1
 17-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Accumulators                                         : 1
 22-bit up accumulator                                 : 1
# Registers                                            : 27
 1-bit register                                        : 14
 10-bit register                                       : 1
 12-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 3
 20-bit register                                       : 1
 3-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 2
# Comparators                                          : 2
 6-bit comparator equal                                : 1
 6-bit comparator not equal                            : 1
# Multiplexers                                         : 1
 2-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <music_player_inst/song_reader/state> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <music_player_inst/mcu/state> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 100
 011   | 011
 110   | 010
-------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx92i.
Reading core <ac97_if.ngc>.
Loading core <ac97_if> for timing and area information for instance <ac97_if_01>.
INFO:Xst:2694 - Unit <sine_reader> : The ROM <rom/Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <final_addr>.
INFO:Xst:2694 - Unit <song_reader> : The ROM <new_rom/Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <new_rom/dout>.
INFO:Xst:2694 - Unit <note_player> : The ROM <rom_inst/Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <rom_inst/dout>.
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <real_addr>     |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <sig>           |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <note>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <step_size>     |          |
    -----------------------------------------------------------------------
    | optimisation       | speed                               |          |
    -----------------------------------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# RAMs                                                 : 3
 1024x16-bit single-port block RAM                     : 1
 128x12-bit single-port block RAM                      : 1
 64x20-bit single-port block RAM                       : 1
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 10-bit adder carry out                                : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 7-bit adder                                           : 2
# Counters                                             : 3
 10-bit up counter                                     : 1
 17-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Accumulators                                         : 1
 22-bit up accumulator                                 : 1
# Registers                                            : 96
 Flip-Flops                                            : 96
# Comparators                                          : 2
 6-bit comparator equal                                : 1
 6-bit comparator not equal                            : 1
# Multiplexers                                         : 1
 2-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <music_player_top> ...

Optimizing unit <codec_conditioner> ...

Optimizing unit <sine_reader> ...

Optimizing unit <song_reader> ...

Optimizing unit <note_player> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block music_player_top, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <startup_1> in Unit <ac97_if_01> is equivalent to the following FF/Latch : <ac97_core_I/ac97_timing_I_1/FD_I_start_from_reset> 
INFO:Xst:2260 - The FF/Latch <ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <ac97_if_01> is equivalent to the following FF/Latch : <ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 
INFO:Xst:2260 - The FF/Latch <startup_1> in Unit <ac97_if_01> is equivalent to the following FF/Latch : <ac97_core_I/ac97_timing_I_1/FD_I_start_from_reset> 
INFO:Xst:2260 - The FF/Latch <ac97_core_I/ac97_timing_I_1/slotnum_i_0> in Unit <ac97_if_01> is equivalent to the following FF/Latch : <ac97_core_I/ac97_timing_I_1/slotnum_i_0_1> 

Final Macro Processing ...

Processing Unit <music_player_top> :
	Found 2-bit shift register for signal <next_button_press_unit/ff2/q_0>.
Unit <music_player_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 149
 Flip-Flops                                            : 149
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : music_player_top.ngr
Top Level Output File Name         : music_player_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 477
#      GND                         : 2
#      INV                         : 8
#      LUT1                        : 51
#      LUT2                        : 69
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 51
#      LUT3_D                      : 2
#      LUT3_L                      : 5
#      LUT4                        : 118
#      LUT4_D                      : 4
#      LUT4_L                      : 20
#      MUXCY                       : 69
#      MUXF5                       : 9
#      VCC                         : 2
#      XORCY                       : 64
# FlipFlops/Latches                : 350
#      FD                          : 58
#      FD_1                        : 15
#      FDCE                        : 1
#      FDE                         : 125
#      FDE_1                       : 1
#      FDR                         : 33
#      FDRE                        : 93
#      FDRS                        : 12
#      FDRSE                       : 2
#      FDS                         : 10
# RAMS                             : 4
#      RAMB16_S18                  : 2
#      RAMB16_S36                  : 2
# Shift Registers                  : 6
#      SRL16                       : 1
#      SRL16E                      : 4
#      SRL16E_1                    : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 10
#      IBUF                        : 4
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     226  out of  13696     1%  
 Number of Slice Flip Flops:           350  out of  27392     1%  
 Number of 4 input LUTs:               337  out of  27392     1%  
    Number used as logic:              331
    Number used as Shift registers:      6
 Number of IOs:                         12
 Number of bonded IOBs:                 12  out of    556     2%  
 Number of BRAMs:                        4  out of    136     2%  
 Number of GCLKs:                        2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 199   |
AC97Clk                            | BUFGP                  | 157   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+-------------------------------------------+-------+
Control Signal                           | Buffer(FF name)                           | Load  |
-----------------------------------------+-------------------------------------------+-------+
ac97_if_01/reset_i(ac97_if_01/reset_i1:O)| NONE(ac97_if_01/ac97_core_I/write_command)| 1     |
-----------------------------------------+-------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 4.830ns (Maximum Frequency: 207.058MHz)
   Minimum input arrival time before clock: 3.563ns
   Maximum output required time after clock: 4.090ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.738ns (frequency: 267.533MHz)
  Total number of paths / destination ports: 1699 / 386
-------------------------------------------------------------------------
Delay:               3.738ns (Levels of Logic = 3)
  Source:            music_player_inst/beat_generator/count_8 (FF)
  Destination:       music_player_inst/beat_generator/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: music_player_inst/beat_generator/count_8 to music_player_inst/beat_generator/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.370   0.514  music_player_inst/beat_generator/count_8 (music_player_inst/beat_generator/count_8)
     LUT4:I0->O            1   0.275   0.467  music_player_inst/beat_generator/count_and0000115 (music_player_inst/beat_generator/count_and00001_map8)
     LUT4:I0->O            2   0.275   0.514  music_player_inst/beat_generator/count_and0000124 (music_player_inst/beat_generator/co_and0000_norst)
     LUT3:I0->O           10   0.275   0.511  music_player_inst/beat_generator/count_and00002 (music_player_inst/beat_generator/count_and0000)
     FDRE:R                    0.536          music_player_inst/beat_generator/count_0
    ----------------------------------------
    Total                      3.738ns (1.731ns logic, 2.007ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'AC97Clk'
  Clock period: 4.830ns (frequency: 207.058MHz)
  Total number of paths / destination ports: 787 / 237
-------------------------------------------------------------------------
Delay:               4.830ns (Levels of Logic = 1)
  Source:            ac97_if_01/ac97_core_I/ac97_timing_I_1/SRL16_I_Delay_16 (FF)
  Destination:       ac97_if_01/ac97_core_I/data_out_5 (FF)
  Source Clock:      AC97Clk rising
  Destination Clock: AC97Clk rising

  Data Path: ac97_if_01/ac97_core_I/ac97_timing_I_1/SRL16_I_Delay_16 to ac97_if_01/ac97_core_I/data_out_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q        45   2.720   0.788  ac97_core_I/ac97_timing_I_1/SRL16_I_Delay_16 (ac97_core_I/slot_end)
     LUT3_D:I1->O         10   0.275   0.511  ac97_core_I/ac97_timing_I_1/new_frame_i1 (new_frame_AC97Clk)
     FDRS:R                    0.536          ac97_core_I/data_out_5
    ----------------------------------------
    Total                      4.830ns (3.531ns logic, 1.299ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'AC97Clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.583ns (Levels of Logic = 2)
  Source:            SData_In (PAD)
  Destination:       ac97_if_01/ac97_core_I/Mshreg_data_in<4>_srl_0 (FF)
  Destination Clock: AC97Clk falling

  Data Path: SData_In to ac97_if_01/ac97_core_I/Mshreg_data_in<4>_srl_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.878   0.331  SData_In_IBUF (SData_In_IBUF)
     begin scope: 'ac97_if_01'
     SRL16E_1:D                0.373          ac97_core_I/Mshreg_data_in<4>_srl_0
    ----------------------------------------
    Total                      1.583ns (1.251ns logic, 0.331ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 116 / 113
-------------------------------------------------------------------------
Offset:              3.563ns (Levels of Logic = 3)
  Source:            reset_n (PAD)
  Destination:       music_player_inst/note_player/done_with_note (FF)
  Destination Clock: clk rising

  Data Path: reset_n to music_player_inst/note_player/done_with_note
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.878   0.576  reset_n_IBUF (reset_n_IBUF)
     LUT2:I1->O           34   0.275   0.692  music_player_inst/_or00001 (music_player_inst/_or0000)
     LUT4:I2->O            1   0.275   0.331  music_player_inst/note_player/done_with_note_or00001 (music_player_inst/note_player/done_with_note_or0000)
     FDR:R                     0.536          music_player_inst/note_player/done_with_note
    ----------------------------------------
    Total                      3.563ns (1.964ns logic, 1.599ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AC97Clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.427ns (Levels of Logic = 2)
  Source:            ac97_if_01/ac97_core_I/ac97_timing_I_1/FDRSE_I_Sync (FF)
  Destination:       Sync (PAD)
  Source Clock:      AC97Clk rising

  Data Path: ac97_if_01/ac97_core_I/ac97_timing_I_1/FDRSE_I_Sync to Sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            7   0.370   0.465  ac97_core_I/ac97_timing_I_1/FDRSE_I_Sync (Sync)
     end scope: 'ac97_if_01'
     OBUF:I->O                 2.592          Sync_OBUF (Sync)
    ----------------------------------------
    Total                      3.427ns (2.962ns logic, 0.465ns route)
                                       (86.4% logic, 13.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.090ns (Levels of Logic = 2)
  Source:            music_player_inst/mcu/play (FF)
  Destination:       play_led (PAD)
  Source Clock:      clk rising

  Data Path: music_player_inst/mcu/play to play_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.370   0.521  music_player_inst/mcu/play (music_player_inst/mcu/play)
     INV:I->O              1   0.275   0.332  play_led1_INV_0 (play_led_OBUF)
     OBUF:I->O                 2.592          play_led_OBUF (play_led)
    ----------------------------------------
    Total                      4.090ns (3.237ns logic, 0.853ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
CPU : 11.21 / 11.37 s | Elapsed : 11.00 / 11.00 s
 
--> 

Total memory usage is 214036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    7 (   0 filtered)

