DECL|CecClockSelection|member|uint32_t CecClockSelection; /*!< Specifies CEC Clock Source Selection.
DECL|Clk48ClockSelection|member|uint32_t Clk48ClockSelection; /*!< Specifies CLK48 Clock Selection this clock used OTG FS, SDIO and RNG clocks.
DECL|Clk48ClockSelection|member|uint32_t Clk48ClockSelection; /*!< Specifies CLK48 Clock Selection this clock used OTG FS, SDIO and RNG clocks.
DECL|Clk48ClockSelection|member|uint32_t Clk48ClockSelection; /*!< Specifies CLK48 Clock Selection this clock used OTG FS, SDIO and RNG clocks.
DECL|Dfsdm1AudioClockSelection|member|uint32_t Dfsdm1AudioClockSelection;/*!< Specifies DFSDM1 Audio Clock Selection.
DECL|Dfsdm1ClockSelection|member|uint32_t Dfsdm1ClockSelection; /*!< Specifies DFSDM1 Clock Selection.
DECL|Dfsdm2AudioClockSelection|member|uint32_t Dfsdm2AudioClockSelection;/*!< Specifies DFSDM2 Audio Clock Selection.
DECL|Dfsdm2ClockSelection|member|uint32_t Dfsdm2ClockSelection; /*!< Specifies DFSDM2 Clock Selection.
DECL|Fmpi2c1ClockSelection|member|uint32_t Fmpi2c1ClockSelection; /*!< Specifies FMPI2C1 Clock Source Selection.
DECL|Fmpi2c1ClockSelection|member|uint32_t Fmpi2c1ClockSelection; /*!< Specifies FMPI2C1 Clock Source Selection.
DECL|Fmpi2c1ClockSelection|member|uint32_t Fmpi2c1ClockSelection; /*!< Specifies FMPI2C1 Clock Source Selection.
DECL|I2SClockSelection|member|uint32_t I2SClockSelection; /*!< Specifies RTC Clock Source Selection.
DECL|I2sApb1ClockSelection|member|uint32_t I2sApb1ClockSelection; /*!< Specifies I2S APB1 Clock Source Selection.
DECL|I2sApb1ClockSelection|member|uint32_t I2sApb1ClockSelection; /*!< Specifies I2S APB1 Clock Source Selection.
DECL|I2sApb2ClockSelection|member|uint32_t I2sApb2ClockSelection; /*!< Specifies I2S APB2 Clock Source Selection.
DECL|I2sApb2ClockSelection|member|uint32_t I2sApb2ClockSelection; /*!< Specifies I2S APB2 Clock Source Selection.
DECL|IS_RCC_CECCLKSOURCE|macro|IS_RCC_CECCLKSOURCE
DECL|IS_RCC_CLK48CLKSOURCE|macro|IS_RCC_CLK48CLKSOURCE
DECL|IS_RCC_CLK48CLKSOURCE|macro|IS_RCC_CLK48CLKSOURCE
DECL|IS_RCC_CLK48CLKSOURCE|macro|IS_RCC_CLK48CLKSOURCE
DECL|IS_RCC_DFSDM1AUDIOCLKSOURCE|macro|IS_RCC_DFSDM1AUDIOCLKSOURCE
DECL|IS_RCC_DFSDM1CLKSOURCE|macro|IS_RCC_DFSDM1CLKSOURCE
DECL|IS_RCC_DFSDM2AUDIOCLKSOURCE|macro|IS_RCC_DFSDM2AUDIOCLKSOURCE
DECL|IS_RCC_DFSDM2CLKSOURCE|macro|IS_RCC_DFSDM2CLKSOURCE
DECL|IS_RCC_DSIBYTELANECLKSOURCE|macro|IS_RCC_DSIBYTELANECLKSOURCE
DECL|IS_RCC_FMPI2C1CLKSOURCE|macro|IS_RCC_FMPI2C1CLKSOURCE
DECL|IS_RCC_FMPI2C1CLKSOURCE|macro|IS_RCC_FMPI2C1CLKSOURCE
DECL|IS_RCC_FMPI2C1CLKSOURCE|macro|IS_RCC_FMPI2C1CLKSOURCE
DECL|IS_RCC_I2SAPB1CLKSOURCE|macro|IS_RCC_I2SAPB1CLKSOURCE
DECL|IS_RCC_I2SAPB1CLKSOURCE|macro|IS_RCC_I2SAPB1CLKSOURCE
DECL|IS_RCC_I2SAPB2CLKSOURCE|macro|IS_RCC_I2SAPB2CLKSOURCE
DECL|IS_RCC_I2SAPB2CLKSOURCE|macro|IS_RCC_I2SAPB2CLKSOURCE
DECL|IS_RCC_I2SAPBCLKSOURCE|macro|IS_RCC_I2SAPBCLKSOURCE
DECL|IS_RCC_LPTIM1CLKSOURCE|macro|IS_RCC_LPTIM1CLKSOURCE
DECL|IS_RCC_LPTIM1CLKSOURCE|macro|IS_RCC_LPTIM1CLKSOURCE
DECL|IS_RCC_LSE_MODE|macro|IS_RCC_LSE_MODE
DECL|IS_RCC_LSE_MODE|macro|IS_RCC_LSE_MODE
DECL|IS_RCC_LSE_MODE|macro|IS_RCC_LSE_MODE
DECL|IS_RCC_MCO2SOURCE|macro|IS_RCC_MCO2SOURCE
DECL|IS_RCC_MCO2SOURCE|macro|IS_RCC_MCO2SOURCE
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PLLI2SCLKSOURCE|macro|IS_RCC_PLLI2SCLKSOURCE
DECL|IS_RCC_PLLI2SM_VALUE|macro|IS_RCC_PLLI2SM_VALUE
DECL|IS_RCC_PLLI2SN_VALUE|macro|IS_RCC_PLLI2SN_VALUE
DECL|IS_RCC_PLLI2SN_VALUE|macro|IS_RCC_PLLI2SN_VALUE
DECL|IS_RCC_PLLI2SP_VALUE|macro|IS_RCC_PLLI2SP_VALUE
DECL|IS_RCC_PLLI2SQ_VALUE|macro|IS_RCC_PLLI2SQ_VALUE
DECL|IS_RCC_PLLI2SQ_VALUE|macro|IS_RCC_PLLI2SQ_VALUE
DECL|IS_RCC_PLLI2SR_VALUE|macro|IS_RCC_PLLI2SR_VALUE
DECL|IS_RCC_PLLI2S_DIVQ_VALUE|macro|IS_RCC_PLLI2S_DIVQ_VALUE
DECL|IS_RCC_PLLI2S_DIVR_VALUE|macro|IS_RCC_PLLI2S_DIVR_VALUE
DECL|IS_RCC_PLLN_VALUE|macro|IS_RCC_PLLN_VALUE
DECL|IS_RCC_PLLN_VALUE|macro|IS_RCC_PLLN_VALUE
DECL|IS_RCC_PLLR_VALUE|macro|IS_RCC_PLLR_VALUE
DECL|IS_RCC_PLLR_VALUE|macro|IS_RCC_PLLR_VALUE
DECL|IS_RCC_PLLR_VALUE|macro|IS_RCC_PLLR_VALUE
DECL|IS_RCC_PLLR_VALUE|macro|IS_RCC_PLLR_VALUE
DECL|IS_RCC_PLLSAIM_VALUE|macro|IS_RCC_PLLSAIM_VALUE
DECL|IS_RCC_PLLSAIN_VALUE|macro|IS_RCC_PLLSAIN_VALUE
DECL|IS_RCC_PLLSAIP_VALUE|macro|IS_RCC_PLLSAIP_VALUE
DECL|IS_RCC_PLLSAIP_VALUE|macro|IS_RCC_PLLSAIP_VALUE
DECL|IS_RCC_PLLSAIQ_VALUE|macro|IS_RCC_PLLSAIQ_VALUE
DECL|IS_RCC_PLLSAIR_VALUE|macro|IS_RCC_PLLSAIR_VALUE
DECL|IS_RCC_PLLSAI_DIVQ_VALUE|macro|IS_RCC_PLLSAI_DIVQ_VALUE
DECL|IS_RCC_PLLSAI_DIVR_VALUE|macro|IS_RCC_PLLSAI_DIVR_VALUE
DECL|IS_RCC_PLL_DIVR_VALUE|macro|IS_RCC_PLL_DIVR_VALUE
DECL|IS_RCC_SAI1CLKSOURCE|macro|IS_RCC_SAI1CLKSOURCE
DECL|IS_RCC_SAI2CLKSOURCE|macro|IS_RCC_SAI2CLKSOURCE
DECL|IS_RCC_SAIACLKSOURCE|macro|IS_RCC_SAIACLKSOURCE
DECL|IS_RCC_SAIBCLKSOURCE|macro|IS_RCC_SAIBCLKSOURCE
DECL|IS_RCC_SDIOCLKSOURCE|macro|IS_RCC_SDIOCLKSOURCE
DECL|IS_RCC_SDIOCLKSOURCE|macro|IS_RCC_SDIOCLKSOURCE
DECL|IS_RCC_SDIOCLKSOURCE|macro|IS_RCC_SDIOCLKSOURCE
DECL|IS_RCC_SPDIFRXCLKSOURCE|macro|IS_RCC_SPDIFRXCLKSOURCE
DECL|Lptim1ClockSelection|member|uint32_t Lptim1ClockSelection; /*!< Specifies LPTIM1 Clock Source Selection.
DECL|Lptim1ClockSelection|member|uint32_t Lptim1ClockSelection; /*!< Specifies LPTIM1 Clock Source Selection.
DECL|PLLDivR|member|uint32_t PLLDivR; /*!< Specifies the PLL division factor for SAI1 clock.
DECL|PLLI2SDivQ|member|uint32_t PLLI2SDivQ; /*!< Specifies the PLLI2S division factor for SAI1 clock.
DECL|PLLI2SDivQ|member|uint32_t PLLI2SDivQ; /*!< Specifies the PLLI2S division factor for SAI1 clock.
DECL|PLLI2SDivR|member|uint32_t PLLI2SDivR; /*!< Specifies the PLLI2S division factor for SAI1 clock.
DECL|PLLI2SM|member|uint32_t PLLI2SM; /*!< PLLM: Division factor for PLLI2S VCO input clock.
DECL|PLLI2SM|member|uint32_t PLLI2SM; /*!< Specifies division factor for PLL VCO input clock.
DECL|PLLI2SM|member|uint32_t PLLI2SM; /*!< Specifies division factor for PLL VCO input clock.
DECL|PLLI2SN|member|uint32_t PLLI2SN; /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
DECL|PLLI2SN|member|uint32_t PLLI2SN; /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
DECL|PLLI2SN|member|uint32_t PLLI2SN; /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
DECL|PLLI2SN|member|uint32_t PLLI2SN; /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
DECL|PLLI2SP|member|uint32_t PLLI2SP; /*!< Specifies division factor for SPDIFRX Clock.
DECL|PLLI2SQ|member|uint32_t PLLI2SQ; /*!< Specifies the division factor for SAI clock.
DECL|PLLI2SQ|member|uint32_t PLLI2SQ; /*!< Specifies the division factor for SAI clock.
DECL|PLLI2SQ|member|uint32_t PLLI2SQ; /*!< Specifies the division factor for SAI1 clock.
DECL|PLLI2SR|member|uint32_t PLLI2SR; /*!< Specifies the division factor for I2S clock.
DECL|PLLI2SR|member|uint32_t PLLI2SR; /*!< Specifies the division factor for I2S clock.
DECL|PLLI2SR|member|uint32_t PLLI2SR; /*!< Specifies the division factor for I2S clock.
DECL|PLLI2SR|member|uint32_t PLLI2SR; /*!< Specifies the division factor for I2S clock.
DECL|PLLI2SSelection|member|uint32_t PLLI2SSelection; /*!< Specifies PLL I2S Clock Source Selection.
DECL|PLLI2S_TIMEOUT_VALUE|macro|PLLI2S_TIMEOUT_VALUE
DECL|PLLI2S_TIMEOUT_VALUE|macro|PLLI2S_TIMEOUT_VALUE
DECL|PLLI2S|member|RCC_PLLI2SInitTypeDef PLLI2S; /*!< PLL I2S structure parameters.
DECL|PLLI2S|member|RCC_PLLI2SInitTypeDef PLLI2S; /*!< PLL I2S structure parameters.
DECL|PLLI2S|member|RCC_PLLI2SInitTypeDef PLLI2S; /*!< PLL I2S structure parameters.
DECL|PLLI2S|member|RCC_PLLI2SInitTypeDef PLLI2S; /*!< PLL I2S structure parameters.
DECL|PLLM|member|uint32_t PLLM; /*!< PLLM: Division factor for PLL VCO input clock.
DECL|PLLN|member|uint32_t PLLN; /*!< PLLN: Multiplication factor for PLL VCO output clock.
DECL|PLLP|member|uint32_t PLLP; /*!< PLLP: Division factor for main system clock (SYSCLK).
DECL|PLLQ|member|uint32_t PLLQ; /*!< PLLQ: Division factor for OTG FS, SDIO and RNG clocks.
DECL|PLLR|member|uint32_t PLLR; /*!< PLLR: PLL division factor for I2S, SAI, SYSTEM, SPDIFRX clocks.
DECL|PLLSAIDivQ|member|uint32_t PLLSAIDivQ; /*!< Specifies the PLLI2S division factor for SAI1 clock.
DECL|PLLSAIDivQ|member|uint32_t PLLSAIDivQ; /*!< Specifies the PLLI2S division factor for SAI1 clock.
DECL|PLLSAIDivR|member|uint32_t PLLSAIDivR; /*!< Specifies the PLLSAI division factor for LTDC clock.
DECL|PLLSAIM|member|uint32_t PLLSAIM; /*!< Spcifies division factor for PLL VCO input clock.
DECL|PLLSAIN|member|uint32_t PLLSAIN; /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
DECL|PLLSAIN|member|uint32_t PLLSAIN; /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
DECL|PLLSAIP|member|uint32_t PLLSAIP; /*!< Specifies division factor for OTG FS and SDIO clocks.
DECL|PLLSAIP|member|uint32_t PLLSAIP; /*!< Specifies division factor for OTG FS, SDIO and RNG clocks.
DECL|PLLSAIQ|member|uint32_t PLLSAIQ; /*!< Specifies the division factor for SAI clock.
DECL|PLLSAIQ|member|uint32_t PLLSAIQ; /*!< Specifies the division factor for SAI1 clock.
DECL|PLLSAIR|member|uint32_t PLLSAIR; /*!< specifies the division factor for LTDC clock
DECL|PLLSAI_TIMEOUT_VALUE|macro|PLLSAI_TIMEOUT_VALUE
DECL|PLLSAI|member|RCC_PLLSAIInitTypeDef PLLSAI; /*!< PLL SAI structure parameters.
DECL|PLLSAI|member|RCC_PLLSAIInitTypeDef PLLSAI; /*!< PLL SAI structure parameters.
DECL|PLLSource|member|uint32_t PLLSource; /*!< RCC_PLLSource: PLL entry clock source.
DECL|PLLState|member|uint32_t PLLState; /*!< The new state of the PLL.
DECL|PLL_TIMEOUT_VALUE|macro|PLL_TIMEOUT_VALUE
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|RCC_CECCLKSOURCE_HSI|macro|RCC_CECCLKSOURCE_HSI
DECL|RCC_CECCLKSOURCE_LSE|macro|RCC_CECCLKSOURCE_LSE
DECL|RCC_CFGR_I2SSRC_BB|macro|RCC_CFGR_I2SSRC_BB
DECL|RCC_CFGR_MCO1EN_BB|macro|RCC_CFGR_MCO1EN_BB
DECL|RCC_CFGR_MCO2EN_BB|macro|RCC_CFGR_MCO2EN_BB
DECL|RCC_CFGR_OFFSET|macro|RCC_CFGR_OFFSET
DECL|RCC_CLK48CLKSOURCE_PLLI2SQ|macro|RCC_CLK48CLKSOURCE_PLLI2SQ
DECL|RCC_CLK48CLKSOURCE_PLLQ|macro|RCC_CLK48CLKSOURCE_PLLQ
DECL|RCC_CLK48CLKSOURCE_PLLQ|macro|RCC_CLK48CLKSOURCE_PLLQ
DECL|RCC_CLK48CLKSOURCE_PLLQ|macro|RCC_CLK48CLKSOURCE_PLLQ
DECL|RCC_CLK48CLKSOURCE_PLLSAIP|macro|RCC_CLK48CLKSOURCE_PLLSAIP
DECL|RCC_CLK48CLKSOURCE_PLLSAIP|macro|RCC_CLK48CLKSOURCE_PLLSAIP
DECL|RCC_CR_PLLI2SON_BB|macro|RCC_CR_PLLI2SON_BB
DECL|RCC_CR_PLLSAION_BB|macro|RCC_CR_PLLSAION_BB
DECL|RCC_DCKCFGR_OFFSET|macro|RCC_DCKCFGR_OFFSET
DECL|RCC_DCKCFGR_TIMPRE_BB|macro|RCC_DCKCFGR_TIMPRE_BB
DECL|RCC_DFSDM1AUDIOCLKSOURCE_I2S1|macro|RCC_DFSDM1AUDIOCLKSOURCE_I2S1
DECL|RCC_DFSDM1AUDIOCLKSOURCE_I2S2|macro|RCC_DFSDM1AUDIOCLKSOURCE_I2S2
DECL|RCC_DFSDM1CLKSOURCE_PCLK2|macro|RCC_DFSDM1CLKSOURCE_PCLK2
DECL|RCC_DFSDM1CLKSOURCE_SYSCLK|macro|RCC_DFSDM1CLKSOURCE_SYSCLK
DECL|RCC_DFSDM2AUDIOCLKSOURCE_I2S1|macro|RCC_DFSDM2AUDIOCLKSOURCE_I2S1
DECL|RCC_DFSDM2AUDIOCLKSOURCE_I2S2|macro|RCC_DFSDM2AUDIOCLKSOURCE_I2S2
DECL|RCC_DFSDM2CLKSOURCE_PCLK2|macro|RCC_DFSDM2CLKSOURCE_PCLK2
DECL|RCC_DFSDM2CLKSOURCE_SYSCLK|macro|RCC_DFSDM2CLKSOURCE_SYSCLK
DECL|RCC_DSICLKSOURCE_DSIPHY|macro|RCC_DSICLKSOURCE_DSIPHY
DECL|RCC_DSICLKSOURCE_PLLR|macro|RCC_DSICLKSOURCE_PLLR
DECL|RCC_FMPI2C1CLKSOURCE_HSI|macro|RCC_FMPI2C1CLKSOURCE_HSI
DECL|RCC_FMPI2C1CLKSOURCE_HSI|macro|RCC_FMPI2C1CLKSOURCE_HSI
DECL|RCC_FMPI2C1CLKSOURCE_HSI|macro|RCC_FMPI2C1CLKSOURCE_HSI
DECL|RCC_FMPI2C1CLKSOURCE_PCLK1|macro|RCC_FMPI2C1CLKSOURCE_PCLK1
DECL|RCC_FMPI2C1CLKSOURCE_PCLK1|macro|RCC_FMPI2C1CLKSOURCE_PCLK1
DECL|RCC_FMPI2C1CLKSOURCE_PCLK1|macro|RCC_FMPI2C1CLKSOURCE_PCLK1
DECL|RCC_FMPI2C1CLKSOURCE_SYSCLK|macro|RCC_FMPI2C1CLKSOURCE_SYSCLK
DECL|RCC_FMPI2C1CLKSOURCE_SYSCLK|macro|RCC_FMPI2C1CLKSOURCE_SYSCLK
DECL|RCC_FMPI2C1CLKSOURCE_SYSCLK|macro|RCC_FMPI2C1CLKSOURCE_SYSCLK
DECL|RCC_I2SAPB1CLKSOURCE_EXT|macro|RCC_I2SAPB1CLKSOURCE_EXT
DECL|RCC_I2SAPB1CLKSOURCE_EXT|macro|RCC_I2SAPB1CLKSOURCE_EXT
DECL|RCC_I2SAPB1CLKSOURCE_PLLI2S|macro|RCC_I2SAPB1CLKSOURCE_PLLI2S
DECL|RCC_I2SAPB1CLKSOURCE_PLLI2S|macro|RCC_I2SAPB1CLKSOURCE_PLLI2S
DECL|RCC_I2SAPB1CLKSOURCE_PLLR|macro|RCC_I2SAPB1CLKSOURCE_PLLR
DECL|RCC_I2SAPB1CLKSOURCE_PLLR|macro|RCC_I2SAPB1CLKSOURCE_PLLR
DECL|RCC_I2SAPB1CLKSOURCE_PLLSRC|macro|RCC_I2SAPB1CLKSOURCE_PLLSRC
DECL|RCC_I2SAPB1CLKSOURCE_PLLSRC|macro|RCC_I2SAPB1CLKSOURCE_PLLSRC
DECL|RCC_I2SAPB2CLKSOURCE_EXT|macro|RCC_I2SAPB2CLKSOURCE_EXT
DECL|RCC_I2SAPB2CLKSOURCE_EXT|macro|RCC_I2SAPB2CLKSOURCE_EXT
DECL|RCC_I2SAPB2CLKSOURCE_PLLI2S|macro|RCC_I2SAPB2CLKSOURCE_PLLI2S
DECL|RCC_I2SAPB2CLKSOURCE_PLLI2S|macro|RCC_I2SAPB2CLKSOURCE_PLLI2S
DECL|RCC_I2SAPB2CLKSOURCE_PLLR|macro|RCC_I2SAPB2CLKSOURCE_PLLR
DECL|RCC_I2SAPB2CLKSOURCE_PLLR|macro|RCC_I2SAPB2CLKSOURCE_PLLR
DECL|RCC_I2SAPB2CLKSOURCE_PLLSRC|macro|RCC_I2SAPB2CLKSOURCE_PLLSRC
DECL|RCC_I2SAPB2CLKSOURCE_PLLSRC|macro|RCC_I2SAPB2CLKSOURCE_PLLSRC
DECL|RCC_I2SAPBCLKSOURCE_EXT|macro|RCC_I2SAPBCLKSOURCE_EXT
DECL|RCC_I2SAPBCLKSOURCE_PLLR|macro|RCC_I2SAPBCLKSOURCE_PLLR
DECL|RCC_I2SAPBCLKSOURCE_PLLSRC|macro|RCC_I2SAPBCLKSOURCE_PLLSRC
DECL|RCC_I2SCLKSOURCE_EXT|macro|RCC_I2SCLKSOURCE_EXT
DECL|RCC_I2SCLKSOURCE_PLLI2S|macro|RCC_I2SCLKSOURCE_PLLI2S
DECL|RCC_I2SSRC_BIT_NUMBER|macro|RCC_I2SSRC_BIT_NUMBER
DECL|RCC_LPTIM1CLKSOURCE_HSI|macro|RCC_LPTIM1CLKSOURCE_HSI
DECL|RCC_LPTIM1CLKSOURCE_HSI|macro|RCC_LPTIM1CLKSOURCE_HSI
DECL|RCC_LPTIM1CLKSOURCE_LSE|macro|RCC_LPTIM1CLKSOURCE_LSE
DECL|RCC_LPTIM1CLKSOURCE_LSE|macro|RCC_LPTIM1CLKSOURCE_LSE
DECL|RCC_LPTIM1CLKSOURCE_LSI|macro|RCC_LPTIM1CLKSOURCE_LSI
DECL|RCC_LPTIM1CLKSOURCE_LSI|macro|RCC_LPTIM1CLKSOURCE_LSI
DECL|RCC_LPTIM1CLKSOURCE_PCLK1|macro|RCC_LPTIM1CLKSOURCE_PCLK1
DECL|RCC_LPTIM1CLKSOURCE_PCLK1|macro|RCC_LPTIM1CLKSOURCE_PCLK1
DECL|RCC_LSE_HIGHDRIVE_MODE|macro|RCC_LSE_HIGHDRIVE_MODE
DECL|RCC_LSE_LOWPOWER_MODE|macro|RCC_LSE_LOWPOWER_MODE
DECL|RCC_MCO1EN_BIT_NUMBER|macro|RCC_MCO1EN_BIT_NUMBER
DECL|RCC_MCO2EN_BIT_NUMBER|macro|RCC_MCO2EN_BIT_NUMBER
DECL|RCC_MCO2SOURCE_HSE|macro|RCC_MCO2SOURCE_HSE
DECL|RCC_MCO2SOURCE_HSE|macro|RCC_MCO2SOURCE_HSE
DECL|RCC_MCO2SOURCE_I2SCLK|macro|RCC_MCO2SOURCE_I2SCLK
DECL|RCC_MCO2SOURCE_PLLCLK|macro|RCC_MCO2SOURCE_PLLCLK
DECL|RCC_MCO2SOURCE_PLLCLK|macro|RCC_MCO2SOURCE_PLLCLK
DECL|RCC_MCO2SOURCE_PLLI2SCLK|macro|RCC_MCO2SOURCE_PLLI2SCLK
DECL|RCC_MCO2SOURCE_SYSCLK|macro|RCC_MCO2SOURCE_SYSCLK
DECL|RCC_MCO2SOURCE_SYSCLK|macro|RCC_MCO2SOURCE_SYSCLK
DECL|RCC_PERIPHCLK_CEC|macro|RCC_PERIPHCLK_CEC
DECL|RCC_PERIPHCLK_CLK48|macro|RCC_PERIPHCLK_CLK48
DECL|RCC_PERIPHCLK_CLK48|macro|RCC_PERIPHCLK_CLK48
DECL|RCC_PERIPHCLK_CLK48|macro|RCC_PERIPHCLK_CLK48
DECL|RCC_PERIPHCLK_DFSDM1_AUDIO|macro|RCC_PERIPHCLK_DFSDM1_AUDIO
DECL|RCC_PERIPHCLK_DFSDM1|macro|RCC_PERIPHCLK_DFSDM1
DECL|RCC_PERIPHCLK_DFSDM2_AUDIO|macro|RCC_PERIPHCLK_DFSDM2_AUDIO
DECL|RCC_PERIPHCLK_DFSDM2|macro|RCC_PERIPHCLK_DFSDM2
DECL|RCC_PERIPHCLK_FMPI2C1|macro|RCC_PERIPHCLK_FMPI2C1
DECL|RCC_PERIPHCLK_FMPI2C1|macro|RCC_PERIPHCLK_FMPI2C1
DECL|RCC_PERIPHCLK_FMPI2C1|macro|RCC_PERIPHCLK_FMPI2C1
DECL|RCC_PERIPHCLK_I2S_APB1|macro|RCC_PERIPHCLK_I2S_APB1
DECL|RCC_PERIPHCLK_I2S_APB1|macro|RCC_PERIPHCLK_I2S_APB1
DECL|RCC_PERIPHCLK_I2S_APB2|macro|RCC_PERIPHCLK_I2S_APB2
DECL|RCC_PERIPHCLK_I2S_APB2|macro|RCC_PERIPHCLK_I2S_APB2
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_I2S|macro|RCC_PERIPHCLK_I2S
DECL|RCC_PERIPHCLK_LPTIM1|macro|RCC_PERIPHCLK_LPTIM1
DECL|RCC_PERIPHCLK_LPTIM1|macro|RCC_PERIPHCLK_LPTIM1
DECL|RCC_PERIPHCLK_LTDC|macro|RCC_PERIPHCLK_LTDC
DECL|RCC_PERIPHCLK_LTDC|macro|RCC_PERIPHCLK_LTDC
DECL|RCC_PERIPHCLK_PLLI2S|macro|RCC_PERIPHCLK_PLLI2S
DECL|RCC_PERIPHCLK_PLLI2S|macro|RCC_PERIPHCLK_PLLI2S
DECL|RCC_PERIPHCLK_PLLI2S|macro|RCC_PERIPHCLK_PLLI2S
DECL|RCC_PERIPHCLK_PLLI2S|macro|RCC_PERIPHCLK_PLLI2S
DECL|RCC_PERIPHCLK_PLLI2S|macro|RCC_PERIPHCLK_PLLI2S
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_SAI1|macro|RCC_PERIPHCLK_SAI1
DECL|RCC_PERIPHCLK_SAI2|macro|RCC_PERIPHCLK_SAI2
DECL|RCC_PERIPHCLK_SAIA|macro|RCC_PERIPHCLK_SAIA
DECL|RCC_PERIPHCLK_SAIB|macro|RCC_PERIPHCLK_SAIB
DECL|RCC_PERIPHCLK_SAI_PLLI2S|macro|RCC_PERIPHCLK_SAI_PLLI2S
DECL|RCC_PERIPHCLK_SAI_PLLI2S|macro|RCC_PERIPHCLK_SAI_PLLI2S
DECL|RCC_PERIPHCLK_SAI_PLLSAI|macro|RCC_PERIPHCLK_SAI_PLLSAI
DECL|RCC_PERIPHCLK_SAI_PLLSAI|macro|RCC_PERIPHCLK_SAI_PLLSAI
DECL|RCC_PERIPHCLK_SDIO|macro|RCC_PERIPHCLK_SDIO
DECL|RCC_PERIPHCLK_SDIO|macro|RCC_PERIPHCLK_SDIO
DECL|RCC_PERIPHCLK_SDIO|macro|RCC_PERIPHCLK_SDIO
DECL|RCC_PERIPHCLK_SPDIFRX|macro|RCC_PERIPHCLK_SPDIFRX
DECL|RCC_PERIPHCLK_TIM|macro|RCC_PERIPHCLK_TIM
DECL|RCC_PERIPHCLK_TIM|macro|RCC_PERIPHCLK_TIM
DECL|RCC_PERIPHCLK_TIM|macro|RCC_PERIPHCLK_TIM
DECL|RCC_PERIPHCLK_TIM|macro|RCC_PERIPHCLK_TIM
DECL|RCC_PERIPHCLK_TIM|macro|RCC_PERIPHCLK_TIM
DECL|RCC_PERIPHCLK_TIM|macro|RCC_PERIPHCLK_TIM
DECL|RCC_PLLI2SCFGR_OFFSET|macro|RCC_PLLI2SCFGR_OFFSET
DECL|RCC_PLLI2SCFGR_PLLI2SSRC_BB|macro|RCC_PLLI2SCFGR_PLLI2SSRC_BB
DECL|RCC_PLLI2SCLKSOURCE_EXT|macro|RCC_PLLI2SCLKSOURCE_EXT
DECL|RCC_PLLI2SCLKSOURCE_PLLSRC|macro|RCC_PLLI2SCLKSOURCE_PLLSRC
DECL|RCC_PLLI2SInitTypeDef|typedef|}RCC_PLLI2SInitTypeDef;
DECL|RCC_PLLI2SInitTypeDef|typedef|}RCC_PLLI2SInitTypeDef;
DECL|RCC_PLLI2SInitTypeDef|typedef|}RCC_PLLI2SInitTypeDef;
DECL|RCC_PLLI2SInitTypeDef|typedef|}RCC_PLLI2SInitTypeDef;
DECL|RCC_PLLI2SON_BIT_NUMBER|macro|RCC_PLLI2SON_BIT_NUMBER
DECL|RCC_PLLI2SP_DIV2|macro|RCC_PLLI2SP_DIV2
DECL|RCC_PLLI2SP_DIV4|macro|RCC_PLLI2SP_DIV4
DECL|RCC_PLLI2SP_DIV6|macro|RCC_PLLI2SP_DIV6
DECL|RCC_PLLI2SP_DIV8|macro|RCC_PLLI2SP_DIV8
DECL|RCC_PLLI2SSRC_BIT_NUMBER|macro|RCC_PLLI2SSRC_BIT_NUMBER
DECL|RCC_PLLInitTypeDef|typedef|}RCC_PLLInitTypeDef;
DECL|RCC_PLLSAIDIVR_16|macro|RCC_PLLSAIDIVR_16
DECL|RCC_PLLSAIDIVR_2|macro|RCC_PLLSAIDIVR_2
DECL|RCC_PLLSAIDIVR_4|macro|RCC_PLLSAIDIVR_4
DECL|RCC_PLLSAIDIVR_8|macro|RCC_PLLSAIDIVR_8
DECL|RCC_PLLSAIInitTypeDef|typedef|}RCC_PLLSAIInitTypeDef;
DECL|RCC_PLLSAIInitTypeDef|typedef|}RCC_PLLSAIInitTypeDef;
DECL|RCC_PLLSAION_BIT_NUMBER|macro|RCC_PLLSAION_BIT_NUMBER
DECL|RCC_PLLSAIP_DIV2|macro|RCC_PLLSAIP_DIV2
DECL|RCC_PLLSAIP_DIV4|macro|RCC_PLLSAIP_DIV4
DECL|RCC_PLLSAIP_DIV6|macro|RCC_PLLSAIP_DIV6
DECL|RCC_PLLSAIP_DIV8|macro|RCC_PLLSAIP_DIV8
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_PeriphCLKInitTypeDef|typedef|}RCC_PeriphCLKInitTypeDef;
DECL|RCC_SAI1CLKSOURCE_EXT|macro|RCC_SAI1CLKSOURCE_EXT
DECL|RCC_SAI1CLKSOURCE_PLLI2S|macro|RCC_SAI1CLKSOURCE_PLLI2S
DECL|RCC_SAI1CLKSOURCE_PLLR|macro|RCC_SAI1CLKSOURCE_PLLR
DECL|RCC_SAI1CLKSOURCE_PLLSAI|macro|RCC_SAI1CLKSOURCE_PLLSAI
DECL|RCC_SAI2CLKSOURCE_PLLI2S|macro|RCC_SAI2CLKSOURCE_PLLI2S
DECL|RCC_SAI2CLKSOURCE_PLLR|macro|RCC_SAI2CLKSOURCE_PLLR
DECL|RCC_SAI2CLKSOURCE_PLLSAI|macro|RCC_SAI2CLKSOURCE_PLLSAI
DECL|RCC_SAI2CLKSOURCE_PLLSRC|macro|RCC_SAI2CLKSOURCE_PLLSRC
DECL|RCC_SAIACLKSOURCE_EXT|macro|RCC_SAIACLKSOURCE_EXT
DECL|RCC_SAIACLKSOURCE_EXT|macro|RCC_SAIACLKSOURCE_EXT
DECL|RCC_SAIACLKSOURCE_PLLI2SR|macro|RCC_SAIACLKSOURCE_PLLI2SR
DECL|RCC_SAIACLKSOURCE_PLLI2S|macro|RCC_SAIACLKSOURCE_PLLI2S
DECL|RCC_SAIACLKSOURCE_PLLR|macro|RCC_SAIACLKSOURCE_PLLR
DECL|RCC_SAIACLKSOURCE_PLLSAI|macro|RCC_SAIACLKSOURCE_PLLSAI
DECL|RCC_SAIACLKSOURCE_PLLSRC|macro|RCC_SAIACLKSOURCE_PLLSRC
DECL|RCC_SAIBCLKSOURCE_EXT|macro|RCC_SAIBCLKSOURCE_EXT
DECL|RCC_SAIBCLKSOURCE_EXT|macro|RCC_SAIBCLKSOURCE_EXT
DECL|RCC_SAIBCLKSOURCE_PLLI2SR|macro|RCC_SAIBCLKSOURCE_PLLI2SR
DECL|RCC_SAIBCLKSOURCE_PLLI2S|macro|RCC_SAIBCLKSOURCE_PLLI2S
DECL|RCC_SAIBCLKSOURCE_PLLR|macro|RCC_SAIBCLKSOURCE_PLLR
DECL|RCC_SAIBCLKSOURCE_PLLSAI|macro|RCC_SAIBCLKSOURCE_PLLSAI
DECL|RCC_SAIBCLKSOURCE_PLLSRC|macro|RCC_SAIBCLKSOURCE_PLLSRC
DECL|RCC_SDIOCLKSOURCE_CLK48|macro|RCC_SDIOCLKSOURCE_CLK48
DECL|RCC_SDIOCLKSOURCE_CLK48|macro|RCC_SDIOCLKSOURCE_CLK48
DECL|RCC_SDIOCLKSOURCE_CLK48|macro|RCC_SDIOCLKSOURCE_CLK48
DECL|RCC_SDIOCLKSOURCE_SYSCLK|macro|RCC_SDIOCLKSOURCE_SYSCLK
DECL|RCC_SDIOCLKSOURCE_SYSCLK|macro|RCC_SDIOCLKSOURCE_SYSCLK
DECL|RCC_SDIOCLKSOURCE_SYSCLK|macro|RCC_SDIOCLKSOURCE_SYSCLK
DECL|RCC_SPDIFRXCLKSOURCE_PLLI2SP|macro|RCC_SPDIFRXCLKSOURCE_PLLI2SP
DECL|RCC_SPDIFRXCLKSOURCE_PLLR|macro|RCC_SPDIFRXCLKSOURCE_PLLR
DECL|RCC_TIMPRES_ACTIVATED|macro|RCC_TIMPRES_ACTIVATED
DECL|RCC_TIMPRES_DESACTIVATED|macro|RCC_TIMPRES_DESACTIVATED
DECL|RCC_TIMPRE_BIT_NUMBER|macro|RCC_TIMPRE_BIT_NUMBER
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection.
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Prescalers Selection.
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Source Selection.
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Source Selection.
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< Specifies RTC Clock Source Selection.
DECL|Sai1ClockSelection|member|uint32_t Sai1ClockSelection; /*!< Specifies SAI1 Clock Source Selection.
DECL|Sai2ClockSelection|member|uint32_t Sai2ClockSelection; /*!< Specifies SAI2 Clock Source Selection.
DECL|SaiAClockSelection|member|uint32_t SaiAClockSelection; /*!< Specifies SAI1_A Clock Prescalers Selection
DECL|SaiBClockSelection|member|uint32_t SaiBClockSelection; /*!< Specifies SAI1_B Clock Prescalers Selection
DECL|SdioClockSelection|member|uint32_t SdioClockSelection; /*!< Specifies SDIO Clock Source Selection.
DECL|SdioClockSelection|member|uint32_t SdioClockSelection; /*!< Specifies SDIO Clock Source Selection.
DECL|SdioClockSelection|member|uint32_t SdioClockSelection; /*!< Specifies SDIO Clock Source Selection.
DECL|SpdifClockSelection|member|uint32_t SpdifClockSelection; /*!< Specifies SPDIFRX Clock Source Selection.
DECL|TIMPresSelection|member|uint8_t TIMPresSelection; /*!< Specifies TIM Clock Prescalers Selection.
DECL|TIMPresSelection|member|uint8_t TIMPresSelection; /*!< Specifies TIM Clock Source Selection.
DECL|TIMPresSelection|member|uint8_t TIMPresSelection; /*!< Specifies TIM Clock Source Selection.
DECL|TIMPresSelection|member|uint8_t TIMPresSelection; /*!< Specifies TIM Clock Source Selection.
DECL|TIMPresSelection|member|uint8_t TIMPresSelection; /*!< Specifies TIM Clock Source Selection.
DECL|__HAL_RCC_ADC2_CLK_DISABLE|macro|__HAL_RCC_ADC2_CLK_DISABLE
DECL|__HAL_RCC_ADC2_CLK_DISABLE|macro|__HAL_RCC_ADC2_CLK_DISABLE
DECL|__HAL_RCC_ADC2_CLK_DISABLE|macro|__HAL_RCC_ADC2_CLK_DISABLE
DECL|__HAL_RCC_ADC2_CLK_ENABLE|macro|__HAL_RCC_ADC2_CLK_ENABLE
DECL|__HAL_RCC_ADC2_CLK_ENABLE|macro|__HAL_RCC_ADC2_CLK_ENABLE
DECL|__HAL_RCC_ADC2_CLK_ENABLE|macro|__HAL_RCC_ADC2_CLK_ENABLE
DECL|__HAL_RCC_ADC2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC2_IS_CLK_DISABLED|macro|__HAL_RCC_ADC2_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC2_IS_CLK_DISABLED|macro|__HAL_RCC_ADC2_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC2_IS_CLK_DISABLED|macro|__HAL_RCC_ADC2_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC2_IS_CLK_ENABLED|macro|__HAL_RCC_ADC2_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC2_IS_CLK_ENABLED|macro|__HAL_RCC_ADC2_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC2_IS_CLK_ENABLED|macro|__HAL_RCC_ADC2_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC3_CLK_DISABLE|macro|__HAL_RCC_ADC3_CLK_DISABLE
DECL|__HAL_RCC_ADC3_CLK_DISABLE|macro|__HAL_RCC_ADC3_CLK_DISABLE
DECL|__HAL_RCC_ADC3_CLK_DISABLE|macro|__HAL_RCC_ADC3_CLK_DISABLE
DECL|__HAL_RCC_ADC3_CLK_ENABLE|macro|__HAL_RCC_ADC3_CLK_ENABLE
DECL|__HAL_RCC_ADC3_CLK_ENABLE|macro|__HAL_RCC_ADC3_CLK_ENABLE
DECL|__HAL_RCC_ADC3_CLK_ENABLE|macro|__HAL_RCC_ADC3_CLK_ENABLE
DECL|__HAL_RCC_ADC3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ADC3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ADC3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ADC3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ADC3_IS_CLK_DISABLED|macro|__HAL_RCC_ADC3_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC3_IS_CLK_DISABLED|macro|__HAL_RCC_ADC3_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC3_IS_CLK_DISABLED|macro|__HAL_RCC_ADC3_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC3_IS_CLK_ENABLED|macro|__HAL_RCC_ADC3_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC3_IS_CLK_ENABLED|macro|__HAL_RCC_ADC3_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC3_IS_CLK_ENABLED|macro|__HAL_RCC_ADC3_IS_CLK_ENABLED
DECL|__HAL_RCC_AES_CLK_DISABLE|macro|__HAL_RCC_AES_CLK_DISABLE
DECL|__HAL_RCC_AES_CLK_ENABLE|macro|__HAL_RCC_AES_CLK_ENABLE
DECL|__HAL_RCC_AES_CLK_SLEEP_DISABLE|macro|__HAL_RCC_AES_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_AES_CLK_SLEEP_ENABLE|macro|__HAL_RCC_AES_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_AES_FORCE_RESET|macro|__HAL_RCC_AES_FORCE_RESET
DECL|__HAL_RCC_AES_IS_CLK_DISABLED|macro|__HAL_RCC_AES_IS_CLK_DISABLED
DECL|__HAL_RCC_AES_IS_CLK_ENABLED|macro|__HAL_RCC_AES_IS_CLK_ENABLED
DECL|__HAL_RCC_AES_RELEASE_RESET|macro|__HAL_RCC_AES_RELEASE_RESET
DECL|__HAL_RCC_AHB1_FORCE_RESET|macro|__HAL_RCC_AHB1_FORCE_RESET
DECL|__HAL_RCC_AHB1_RELEASE_RESET|macro|__HAL_RCC_AHB1_RELEASE_RESET
DECL|__HAL_RCC_AHB2_FORCE_RESET|macro|__HAL_RCC_AHB2_FORCE_RESET
DECL|__HAL_RCC_AHB2_FORCE_RESET|macro|__HAL_RCC_AHB2_FORCE_RESET
DECL|__HAL_RCC_AHB2_FORCE_RESET|macro|__HAL_RCC_AHB2_FORCE_RESET
DECL|__HAL_RCC_AHB2_FORCE_RESET|macro|__HAL_RCC_AHB2_FORCE_RESET
DECL|__HAL_RCC_AHB2_FORCE_RESET|macro|__HAL_RCC_AHB2_FORCE_RESET
DECL|__HAL_RCC_AHB2_FORCE_RESET|macro|__HAL_RCC_AHB2_FORCE_RESET
DECL|__HAL_RCC_AHB2_FORCE_RESET|macro|__HAL_RCC_AHB2_FORCE_RESET
DECL|__HAL_RCC_AHB2_RELEASE_RESET|macro|__HAL_RCC_AHB2_RELEASE_RESET
DECL|__HAL_RCC_AHB2_RELEASE_RESET|macro|__HAL_RCC_AHB2_RELEASE_RESET
DECL|__HAL_RCC_AHB2_RELEASE_RESET|macro|__HAL_RCC_AHB2_RELEASE_RESET
DECL|__HAL_RCC_AHB2_RELEASE_RESET|macro|__HAL_RCC_AHB2_RELEASE_RESET
DECL|__HAL_RCC_AHB2_RELEASE_RESET|macro|__HAL_RCC_AHB2_RELEASE_RESET
DECL|__HAL_RCC_AHB2_RELEASE_RESET|macro|__HAL_RCC_AHB2_RELEASE_RESET
DECL|__HAL_RCC_AHB2_RELEASE_RESET|macro|__HAL_RCC_AHB2_RELEASE_RESET
DECL|__HAL_RCC_AHB3_FORCE_RESET|macro|__HAL_RCC_AHB3_FORCE_RESET
DECL|__HAL_RCC_AHB3_FORCE_RESET|macro|__HAL_RCC_AHB3_FORCE_RESET
DECL|__HAL_RCC_AHB3_FORCE_RESET|macro|__HAL_RCC_AHB3_FORCE_RESET
DECL|__HAL_RCC_AHB3_FORCE_RESET|macro|__HAL_RCC_AHB3_FORCE_RESET
DECL|__HAL_RCC_AHB3_FORCE_RESET|macro|__HAL_RCC_AHB3_FORCE_RESET
DECL|__HAL_RCC_AHB3_FORCE_RESET|macro|__HAL_RCC_AHB3_FORCE_RESET
DECL|__HAL_RCC_AHB3_FORCE_RESET|macro|__HAL_RCC_AHB3_FORCE_RESET
DECL|__HAL_RCC_AHB3_FORCE_RESET|macro|__HAL_RCC_AHB3_FORCE_RESET
DECL|__HAL_RCC_AHB3_RELEASE_RESET|macro|__HAL_RCC_AHB3_RELEASE_RESET
DECL|__HAL_RCC_AHB3_RELEASE_RESET|macro|__HAL_RCC_AHB3_RELEASE_RESET
DECL|__HAL_RCC_AHB3_RELEASE_RESET|macro|__HAL_RCC_AHB3_RELEASE_RESET
DECL|__HAL_RCC_AHB3_RELEASE_RESET|macro|__HAL_RCC_AHB3_RELEASE_RESET
DECL|__HAL_RCC_AHB3_RELEASE_RESET|macro|__HAL_RCC_AHB3_RELEASE_RESET
DECL|__HAL_RCC_AHB3_RELEASE_RESET|macro|__HAL_RCC_AHB3_RELEASE_RESET
DECL|__HAL_RCC_AHB3_RELEASE_RESET|macro|__HAL_RCC_AHB3_RELEASE_RESET
DECL|__HAL_RCC_AHB3_RELEASE_RESET|macro|__HAL_RCC_AHB3_RELEASE_RESET
DECL|__HAL_RCC_APB1_FORCE_RESET|macro|__HAL_RCC_APB1_FORCE_RESET
DECL|__HAL_RCC_APB1_RELEASE_RESET|macro|__HAL_RCC_APB1_RELEASE_RESET
DECL|__HAL_RCC_APB2_FORCE_RESET|macro|__HAL_RCC_APB2_FORCE_RESET
DECL|__HAL_RCC_APB2_RELEASE_RESET|macro|__HAL_RCC_APB2_RELEASE_RESET
DECL|__HAL_RCC_BKPSRAM_CLK_DISABLE|macro|__HAL_RCC_BKPSRAM_CLK_DISABLE
DECL|__HAL_RCC_BKPSRAM_CLK_DISABLE|macro|__HAL_RCC_BKPSRAM_CLK_DISABLE
DECL|__HAL_RCC_BKPSRAM_CLK_DISABLE|macro|__HAL_RCC_BKPSRAM_CLK_DISABLE
DECL|__HAL_RCC_BKPSRAM_CLK_ENABLE|macro|__HAL_RCC_BKPSRAM_CLK_ENABLE
DECL|__HAL_RCC_BKPSRAM_CLK_ENABLE|macro|__HAL_RCC_BKPSRAM_CLK_ENABLE
DECL|__HAL_RCC_BKPSRAM_CLK_ENABLE|macro|__HAL_RCC_BKPSRAM_CLK_ENABLE
DECL|__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE|macro|__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE|macro|__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE|macro|__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE|macro|__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE|macro|__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE|macro|__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_BKPSRAM_IS_CLK_DISABLED|macro|__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
DECL|__HAL_RCC_BKPSRAM_IS_CLK_DISABLED|macro|__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
DECL|__HAL_RCC_BKPSRAM_IS_CLK_DISABLED|macro|__HAL_RCC_BKPSRAM_IS_CLK_DISABLED
DECL|__HAL_RCC_BKPSRAM_IS_CLK_ENABLED|macro|__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
DECL|__HAL_RCC_BKPSRAM_IS_CLK_ENABLED|macro|__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
DECL|__HAL_RCC_BKPSRAM_IS_CLK_ENABLED|macro|__HAL_RCC_BKPSRAM_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN1_CLK_DISABLE|macro|__HAL_RCC_CAN1_CLK_DISABLE
DECL|__HAL_RCC_CAN1_CLK_DISABLE|macro|__HAL_RCC_CAN1_CLK_DISABLE
DECL|__HAL_RCC_CAN1_CLK_DISABLE|macro|__HAL_RCC_CAN1_CLK_DISABLE
DECL|__HAL_RCC_CAN1_CLK_DISABLE|macro|__HAL_RCC_CAN1_CLK_DISABLE
DECL|__HAL_RCC_CAN1_CLK_ENABLE|macro|__HAL_RCC_CAN1_CLK_ENABLE
DECL|__HAL_RCC_CAN1_CLK_ENABLE|macro|__HAL_RCC_CAN1_CLK_ENABLE
DECL|__HAL_RCC_CAN1_CLK_ENABLE|macro|__HAL_RCC_CAN1_CLK_ENABLE
DECL|__HAL_RCC_CAN1_CLK_ENABLE|macro|__HAL_RCC_CAN1_CLK_ENABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN1_FORCE_RESET|macro|__HAL_RCC_CAN1_FORCE_RESET
DECL|__HAL_RCC_CAN1_FORCE_RESET|macro|__HAL_RCC_CAN1_FORCE_RESET
DECL|__HAL_RCC_CAN1_FORCE_RESET|macro|__HAL_RCC_CAN1_FORCE_RESET
DECL|__HAL_RCC_CAN1_FORCE_RESET|macro|__HAL_RCC_CAN1_FORCE_RESET
DECL|__HAL_RCC_CAN1_IS_CLK_DISABLED|macro|__HAL_RCC_CAN1_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN1_IS_CLK_DISABLED|macro|__HAL_RCC_CAN1_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN1_IS_CLK_DISABLED|macro|__HAL_RCC_CAN1_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN1_IS_CLK_DISABLED|macro|__HAL_RCC_CAN1_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN1_IS_CLK_ENABLED|macro|__HAL_RCC_CAN1_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN1_IS_CLK_ENABLED|macro|__HAL_RCC_CAN1_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN1_IS_CLK_ENABLED|macro|__HAL_RCC_CAN1_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN1_IS_CLK_ENABLED|macro|__HAL_RCC_CAN1_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN1_RELEASE_RESET|macro|__HAL_RCC_CAN1_RELEASE_RESET
DECL|__HAL_RCC_CAN1_RELEASE_RESET|macro|__HAL_RCC_CAN1_RELEASE_RESET
DECL|__HAL_RCC_CAN1_RELEASE_RESET|macro|__HAL_RCC_CAN1_RELEASE_RESET
DECL|__HAL_RCC_CAN1_RELEASE_RESET|macro|__HAL_RCC_CAN1_RELEASE_RESET
DECL|__HAL_RCC_CAN2_CLK_DISABLE|macro|__HAL_RCC_CAN2_CLK_DISABLE
DECL|__HAL_RCC_CAN2_CLK_DISABLE|macro|__HAL_RCC_CAN2_CLK_DISABLE
DECL|__HAL_RCC_CAN2_CLK_DISABLE|macro|__HAL_RCC_CAN2_CLK_DISABLE
DECL|__HAL_RCC_CAN2_CLK_DISABLE|macro|__HAL_RCC_CAN2_CLK_DISABLE
DECL|__HAL_RCC_CAN2_CLK_ENABLE|macro|__HAL_RCC_CAN2_CLK_ENABLE
DECL|__HAL_RCC_CAN2_CLK_ENABLE|macro|__HAL_RCC_CAN2_CLK_ENABLE
DECL|__HAL_RCC_CAN2_CLK_ENABLE|macro|__HAL_RCC_CAN2_CLK_ENABLE
DECL|__HAL_RCC_CAN2_CLK_ENABLE|macro|__HAL_RCC_CAN2_CLK_ENABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN2_FORCE_RESET|macro|__HAL_RCC_CAN2_FORCE_RESET
DECL|__HAL_RCC_CAN2_FORCE_RESET|macro|__HAL_RCC_CAN2_FORCE_RESET
DECL|__HAL_RCC_CAN2_FORCE_RESET|macro|__HAL_RCC_CAN2_FORCE_RESET
DECL|__HAL_RCC_CAN2_FORCE_RESET|macro|__HAL_RCC_CAN2_FORCE_RESET
DECL|__HAL_RCC_CAN2_IS_CLK_DISABLED|macro|__HAL_RCC_CAN2_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN2_IS_CLK_DISABLED|macro|__HAL_RCC_CAN2_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN2_IS_CLK_DISABLED|macro|__HAL_RCC_CAN2_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN2_IS_CLK_DISABLED|macro|__HAL_RCC_CAN2_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN2_IS_CLK_ENABLED|macro|__HAL_RCC_CAN2_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN2_IS_CLK_ENABLED|macro|__HAL_RCC_CAN2_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN2_IS_CLK_ENABLED|macro|__HAL_RCC_CAN2_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN2_IS_CLK_ENABLED|macro|__HAL_RCC_CAN2_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN2_RELEASE_RESET|macro|__HAL_RCC_CAN2_RELEASE_RESET
DECL|__HAL_RCC_CAN2_RELEASE_RESET|macro|__HAL_RCC_CAN2_RELEASE_RESET
DECL|__HAL_RCC_CAN2_RELEASE_RESET|macro|__HAL_RCC_CAN2_RELEASE_RESET
DECL|__HAL_RCC_CAN2_RELEASE_RESET|macro|__HAL_RCC_CAN2_RELEASE_RESET
DECL|__HAL_RCC_CAN3_CLK_DISABLE|macro|__HAL_RCC_CAN3_CLK_DISABLE
DECL|__HAL_RCC_CAN3_CLK_ENABLE|macro|__HAL_RCC_CAN3_CLK_ENABLE
DECL|__HAL_RCC_CAN3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CAN3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CAN3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CAN3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CAN3_FORCE_RESET|macro|__HAL_RCC_CAN3_FORCE_RESET
DECL|__HAL_RCC_CAN3_IS_CLK_DISABLED|macro|__HAL_RCC_CAN3_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN3_IS_CLK_ENABLED|macro|__HAL_RCC_CAN3_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN3_RELEASE_RESET|macro|__HAL_RCC_CAN3_RELEASE_RESET
DECL|__HAL_RCC_CCMDATARAMEN_CLK_DISABLE|macro|__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
DECL|__HAL_RCC_CCMDATARAMEN_CLK_DISABLE|macro|__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
DECL|__HAL_RCC_CCMDATARAMEN_CLK_DISABLE|macro|__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
DECL|__HAL_RCC_CCMDATARAMEN_CLK_DISABLE|macro|__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
DECL|__HAL_RCC_CCMDATARAMEN_CLK_DISABLE|macro|__HAL_RCC_CCMDATARAMEN_CLK_DISABLE
DECL|__HAL_RCC_CCMDATARAMEN_CLK_ENABLE|macro|__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
DECL|__HAL_RCC_CCMDATARAMEN_CLK_ENABLE|macro|__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
DECL|__HAL_RCC_CCMDATARAMEN_CLK_ENABLE|macro|__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
DECL|__HAL_RCC_CCMDATARAMEN_CLK_ENABLE|macro|__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
DECL|__HAL_RCC_CCMDATARAMEN_CLK_ENABLE|macro|__HAL_RCC_CCMDATARAMEN_CLK_ENABLE
DECL|__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED|macro|__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
DECL|__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED|macro|__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
DECL|__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED|macro|__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
DECL|__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED|macro|__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
DECL|__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED|macro|__HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED
DECL|__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED|macro|__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
DECL|__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED|macro|__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
DECL|__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED|macro|__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
DECL|__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED|macro|__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
DECL|__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED|macro|__HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED
DECL|__HAL_RCC_CEC_CLK_DISABLE|macro|__HAL_RCC_CEC_CLK_DISABLE
DECL|__HAL_RCC_CEC_CLK_ENABLE|macro|__HAL_RCC_CEC_CLK_ENABLE
DECL|__HAL_RCC_CEC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CEC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CEC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CEC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CEC_CONFIG|macro|__HAL_RCC_CEC_CONFIG
DECL|__HAL_RCC_CEC_FORCE_RESET|macro|__HAL_RCC_CEC_FORCE_RESET
DECL|__HAL_RCC_CEC_IS_CLK_DISABLED|macro|__HAL_RCC_CEC_IS_CLK_DISABLED
DECL|__HAL_RCC_CEC_IS_CLK_ENABLED|macro|__HAL_RCC_CEC_IS_CLK_ENABLED
DECL|__HAL_RCC_CEC_RELEASE_RESET|macro|__HAL_RCC_CEC_RELEASE_RESET
DECL|__HAL_RCC_CLK48_CONFIG|macro|__HAL_RCC_CLK48_CONFIG
DECL|__HAL_RCC_CLK48_CONFIG|macro|__HAL_RCC_CLK48_CONFIG
DECL|__HAL_RCC_CLK48_CONFIG|macro|__HAL_RCC_CLK48_CONFIG
DECL|__HAL_RCC_CRC_CLK_DISABLE|macro|__HAL_RCC_CRC_CLK_DISABLE
DECL|__HAL_RCC_CRC_CLK_DISABLE|macro|__HAL_RCC_CRC_CLK_DISABLE
DECL|__HAL_RCC_CRC_CLK_DISABLE|macro|__HAL_RCC_CRC_CLK_DISABLE
DECL|__HAL_RCC_CRC_CLK_DISABLE|macro|__HAL_RCC_CRC_CLK_DISABLE
DECL|__HAL_RCC_CRC_CLK_DISABLE|macro|__HAL_RCC_CRC_CLK_DISABLE
DECL|__HAL_RCC_CRC_CLK_DISABLE|macro|__HAL_RCC_CRC_CLK_DISABLE
DECL|__HAL_RCC_CRC_CLK_DISABLE|macro|__HAL_RCC_CRC_CLK_DISABLE
DECL|__HAL_RCC_CRC_CLK_ENABLE|macro|__HAL_RCC_CRC_CLK_ENABLE
DECL|__HAL_RCC_CRC_CLK_ENABLE|macro|__HAL_RCC_CRC_CLK_ENABLE
DECL|__HAL_RCC_CRC_CLK_ENABLE|macro|__HAL_RCC_CRC_CLK_ENABLE
DECL|__HAL_RCC_CRC_CLK_ENABLE|macro|__HAL_RCC_CRC_CLK_ENABLE
DECL|__HAL_RCC_CRC_CLK_ENABLE|macro|__HAL_RCC_CRC_CLK_ENABLE
DECL|__HAL_RCC_CRC_CLK_ENABLE|macro|__HAL_RCC_CRC_CLK_ENABLE
DECL|__HAL_RCC_CRC_CLK_ENABLE|macro|__HAL_RCC_CRC_CLK_ENABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRC_FORCE_RESET|macro|__HAL_RCC_CRC_FORCE_RESET
DECL|__HAL_RCC_CRC_FORCE_RESET|macro|__HAL_RCC_CRC_FORCE_RESET
DECL|__HAL_RCC_CRC_FORCE_RESET|macro|__HAL_RCC_CRC_FORCE_RESET
DECL|__HAL_RCC_CRC_FORCE_RESET|macro|__HAL_RCC_CRC_FORCE_RESET
DECL|__HAL_RCC_CRC_FORCE_RESET|macro|__HAL_RCC_CRC_FORCE_RESET
DECL|__HAL_RCC_CRC_FORCE_RESET|macro|__HAL_RCC_CRC_FORCE_RESET
DECL|__HAL_RCC_CRC_FORCE_RESET|macro|__HAL_RCC_CRC_FORCE_RESET
DECL|__HAL_RCC_CRC_IS_CLK_DISABLED|macro|__HAL_RCC_CRC_IS_CLK_DISABLED
DECL|__HAL_RCC_CRC_IS_CLK_DISABLED|macro|__HAL_RCC_CRC_IS_CLK_DISABLED
DECL|__HAL_RCC_CRC_IS_CLK_DISABLED|macro|__HAL_RCC_CRC_IS_CLK_DISABLED
DECL|__HAL_RCC_CRC_IS_CLK_DISABLED|macro|__HAL_RCC_CRC_IS_CLK_DISABLED
DECL|__HAL_RCC_CRC_IS_CLK_DISABLED|macro|__HAL_RCC_CRC_IS_CLK_DISABLED
DECL|__HAL_RCC_CRC_IS_CLK_DISABLED|macro|__HAL_RCC_CRC_IS_CLK_DISABLED
DECL|__HAL_RCC_CRC_IS_CLK_DISABLED|macro|__HAL_RCC_CRC_IS_CLK_DISABLED
DECL|__HAL_RCC_CRC_IS_CLK_ENABLED|macro|__HAL_RCC_CRC_IS_CLK_ENABLED
DECL|__HAL_RCC_CRC_IS_CLK_ENABLED|macro|__HAL_RCC_CRC_IS_CLK_ENABLED
DECL|__HAL_RCC_CRC_IS_CLK_ENABLED|macro|__HAL_RCC_CRC_IS_CLK_ENABLED
DECL|__HAL_RCC_CRC_IS_CLK_ENABLED|macro|__HAL_RCC_CRC_IS_CLK_ENABLED
DECL|__HAL_RCC_CRC_IS_CLK_ENABLED|macro|__HAL_RCC_CRC_IS_CLK_ENABLED
DECL|__HAL_RCC_CRC_IS_CLK_ENABLED|macro|__HAL_RCC_CRC_IS_CLK_ENABLED
DECL|__HAL_RCC_CRC_IS_CLK_ENABLED|macro|__HAL_RCC_CRC_IS_CLK_ENABLED
DECL|__HAL_RCC_CRC_RELEASE_RESET|macro|__HAL_RCC_CRC_RELEASE_RESET
DECL|__HAL_RCC_CRC_RELEASE_RESET|macro|__HAL_RCC_CRC_RELEASE_RESET
DECL|__HAL_RCC_CRC_RELEASE_RESET|macro|__HAL_RCC_CRC_RELEASE_RESET
DECL|__HAL_RCC_CRC_RELEASE_RESET|macro|__HAL_RCC_CRC_RELEASE_RESET
DECL|__HAL_RCC_CRC_RELEASE_RESET|macro|__HAL_RCC_CRC_RELEASE_RESET
DECL|__HAL_RCC_CRC_RELEASE_RESET|macro|__HAL_RCC_CRC_RELEASE_RESET
DECL|__HAL_RCC_CRC_RELEASE_RESET|macro|__HAL_RCC_CRC_RELEASE_RESET
DECL|__HAL_RCC_CRYP_CLK_DISABLE|macro|__HAL_RCC_CRYP_CLK_DISABLE
DECL|__HAL_RCC_CRYP_CLK_DISABLE|macro|__HAL_RCC_CRYP_CLK_DISABLE
DECL|__HAL_RCC_CRYP_CLK_ENABLE|macro|__HAL_RCC_CRYP_CLK_ENABLE
DECL|__HAL_RCC_CRYP_CLK_ENABLE|macro|__HAL_RCC_CRYP_CLK_ENABLE
DECL|__HAL_RCC_CRYP_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRYP_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRYP_CLK_SLEEP_DISABLE|macro|__HAL_RCC_CRYP_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_CRYP_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRYP_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRYP_CLK_SLEEP_ENABLE|macro|__HAL_RCC_CRYP_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_CRYP_FORCE_RESET|macro|__HAL_RCC_CRYP_FORCE_RESET
DECL|__HAL_RCC_CRYP_FORCE_RESET|macro|__HAL_RCC_CRYP_FORCE_RESET
DECL|__HAL_RCC_CRYP_IS_CLK_DISABLED|macro|__HAL_RCC_CRYP_IS_CLK_DISABLED
DECL|__HAL_RCC_CRYP_IS_CLK_DISABLED|macro|__HAL_RCC_CRYP_IS_CLK_DISABLED
DECL|__HAL_RCC_CRYP_IS_CLK_ENABLED|macro|__HAL_RCC_CRYP_IS_CLK_ENABLED
DECL|__HAL_RCC_CRYP_IS_CLK_ENABLED|macro|__HAL_RCC_CRYP_IS_CLK_ENABLED
DECL|__HAL_RCC_CRYP_RELEASE_RESET|macro|__HAL_RCC_CRYP_RELEASE_RESET
DECL|__HAL_RCC_CRYP_RELEASE_RESET|macro|__HAL_RCC_CRYP_RELEASE_RESET
DECL|__HAL_RCC_DAC_CLK_DISABLE|macro|__HAL_RCC_DAC_CLK_DISABLE
DECL|__HAL_RCC_DAC_CLK_DISABLE|macro|__HAL_RCC_DAC_CLK_DISABLE
DECL|__HAL_RCC_DAC_CLK_DISABLE|macro|__HAL_RCC_DAC_CLK_DISABLE
DECL|__HAL_RCC_DAC_CLK_DISABLE|macro|__HAL_RCC_DAC_CLK_DISABLE
DECL|__HAL_RCC_DAC_CLK_DISABLE|macro|__HAL_RCC_DAC_CLK_DISABLE
DECL|__HAL_RCC_DAC_CLK_ENABLE|macro|__HAL_RCC_DAC_CLK_ENABLE
DECL|__HAL_RCC_DAC_CLK_ENABLE|macro|__HAL_RCC_DAC_CLK_ENABLE
DECL|__HAL_RCC_DAC_CLK_ENABLE|macro|__HAL_RCC_DAC_CLK_ENABLE
DECL|__HAL_RCC_DAC_CLK_ENABLE|macro|__HAL_RCC_DAC_CLK_ENABLE
DECL|__HAL_RCC_DAC_CLK_ENABLE|macro|__HAL_RCC_DAC_CLK_ENABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DAC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DAC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DAC_FORCE_RESET|macro|__HAL_RCC_DAC_FORCE_RESET
DECL|__HAL_RCC_DAC_FORCE_RESET|macro|__HAL_RCC_DAC_FORCE_RESET
DECL|__HAL_RCC_DAC_FORCE_RESET|macro|__HAL_RCC_DAC_FORCE_RESET
DECL|__HAL_RCC_DAC_FORCE_RESET|macro|__HAL_RCC_DAC_FORCE_RESET
DECL|__HAL_RCC_DAC_FORCE_RESET|macro|__HAL_RCC_DAC_FORCE_RESET
DECL|__HAL_RCC_DAC_IS_CLK_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC_IS_CLK_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC_IS_CLK_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC_IS_CLK_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC_IS_CLK_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC_RELEASE_RESET|macro|__HAL_RCC_DAC_RELEASE_RESET
DECL|__HAL_RCC_DAC_RELEASE_RESET|macro|__HAL_RCC_DAC_RELEASE_RESET
DECL|__HAL_RCC_DAC_RELEASE_RESET|macro|__HAL_RCC_DAC_RELEASE_RESET
DECL|__HAL_RCC_DAC_RELEASE_RESET|macro|__HAL_RCC_DAC_RELEASE_RESET
DECL|__HAL_RCC_DAC_RELEASE_RESET|macro|__HAL_RCC_DAC_RELEASE_RESET
DECL|__HAL_RCC_DCMI_CLK_DISABLE|macro|__HAL_RCC_DCMI_CLK_DISABLE
DECL|__HAL_RCC_DCMI_CLK_DISABLE|macro|__HAL_RCC_DCMI_CLK_DISABLE
DECL|__HAL_RCC_DCMI_CLK_DISABLE|macro|__HAL_RCC_DCMI_CLK_DISABLE
DECL|__HAL_RCC_DCMI_CLK_ENABLE|macro|__HAL_RCC_DCMI_CLK_ENABLE
DECL|__HAL_RCC_DCMI_CLK_ENABLE|macro|__HAL_RCC_DCMI_CLK_ENABLE
DECL|__HAL_RCC_DCMI_CLK_ENABLE|macro|__HAL_RCC_DCMI_CLK_ENABLE
DECL|__HAL_RCC_DCMI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DCMI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DCMI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DCMI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DCMI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DCMI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DCMI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DCMI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DCMI_FORCE_RESET|macro|__HAL_RCC_DCMI_FORCE_RESET
DECL|__HAL_RCC_DCMI_FORCE_RESET|macro|__HAL_RCC_DCMI_FORCE_RESET
DECL|__HAL_RCC_DCMI_FORCE_RESET|macro|__HAL_RCC_DCMI_FORCE_RESET
DECL|__HAL_RCC_DCMI_IS_CLK_DISABLED|macro|__HAL_RCC_DCMI_IS_CLK_DISABLED
DECL|__HAL_RCC_DCMI_IS_CLK_DISABLED|macro|__HAL_RCC_DCMI_IS_CLK_DISABLED
DECL|__HAL_RCC_DCMI_IS_CLK_DISABLED|macro|__HAL_RCC_DCMI_IS_CLK_DISABLED
DECL|__HAL_RCC_DCMI_IS_CLK_ENABLED|macro|__HAL_RCC_DCMI_IS_CLK_ENABLED
DECL|__HAL_RCC_DCMI_IS_CLK_ENABLED|macro|__HAL_RCC_DCMI_IS_CLK_ENABLED
DECL|__HAL_RCC_DCMI_IS_CLK_ENABLED|macro|__HAL_RCC_DCMI_IS_CLK_ENABLED
DECL|__HAL_RCC_DCMI_RELEASE_RESET|macro|__HAL_RCC_DCMI_RELEASE_RESET
DECL|__HAL_RCC_DCMI_RELEASE_RESET|macro|__HAL_RCC_DCMI_RELEASE_RESET
DECL|__HAL_RCC_DCMI_RELEASE_RESET|macro|__HAL_RCC_DCMI_RELEASE_RESET
DECL|__HAL_RCC_DFSDM1AUDIO_CONFIG|macro|__HAL_RCC_DFSDM1AUDIO_CONFIG
DECL|__HAL_RCC_DFSDM1_CLK_DISABLE|macro|__HAL_RCC_DFSDM1_CLK_DISABLE
DECL|__HAL_RCC_DFSDM1_CLK_ENABLE|macro|__HAL_RCC_DFSDM1_CLK_ENABLE
DECL|__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DFSDM1_CONFIG|macro|__HAL_RCC_DFSDM1_CONFIG
DECL|__HAL_RCC_DFSDM1_FORCE_RESET|macro|__HAL_RCC_DFSDM1_FORCE_RESET
DECL|__HAL_RCC_DFSDM1_IS_CLK_DISABLED|macro|__HAL_RCC_DFSDM1_IS_CLK_DISABLED
DECL|__HAL_RCC_DFSDM1_IS_CLK_ENABLED|macro|__HAL_RCC_DFSDM1_IS_CLK_ENABLED
DECL|__HAL_RCC_DFSDM1_RELEASE_RESET|macro|__HAL_RCC_DFSDM1_RELEASE_RESET
DECL|__HAL_RCC_DFSDM2AUDIO_CONFIG|macro|__HAL_RCC_DFSDM2AUDIO_CONFIG
DECL|__HAL_RCC_DFSDM2_CLK_DISABLE|macro|__HAL_RCC_DFSDM2_CLK_DISABLE
DECL|__HAL_RCC_DFSDM2_CLK_ENABLE|macro|__HAL_RCC_DFSDM2_CLK_ENABLE
DECL|__HAL_RCC_DFSDM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DFSDM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DFSDM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DFSDM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DFSDM2_CONFIG|macro|__HAL_RCC_DFSDM2_CONFIG
DECL|__HAL_RCC_DFSDM2_FORCE_RESET|macro|__HAL_RCC_DFSDM2_FORCE_RESET
DECL|__HAL_RCC_DFSDM2_IS_CLK_DISABLED|macro|__HAL_RCC_DFSDM2_IS_CLK_DISABLED
DECL|__HAL_RCC_DFSDM2_IS_CLK_ENABLED|macro|__HAL_RCC_DFSDM2_IS_CLK_ENABLED
DECL|__HAL_RCC_DFSDM2_RELEASE_RESET|macro|__HAL_RCC_DFSDM2_RELEASE_RESET
DECL|__HAL_RCC_DMA2D_CLK_DISABLE|macro|__HAL_RCC_DMA2D_CLK_DISABLE
DECL|__HAL_RCC_DMA2D_CLK_ENABLE|macro|__HAL_RCC_DMA2D_CLK_ENABLE
DECL|__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DMA2D_FORCE_RESET|macro|__HAL_RCC_DMA2D_FORCE_RESET
DECL|__HAL_RCC_DMA2D_IS_CLK_DISABLED|macro|__HAL_RCC_DMA2D_IS_CLK_DISABLED
DECL|__HAL_RCC_DMA2D_IS_CLK_ENABLED|macro|__HAL_RCC_DMA2D_IS_CLK_ENABLED
DECL|__HAL_RCC_DMA2D_RELEASE_RESET|macro|__HAL_RCC_DMA2D_RELEASE_RESET
DECL|__HAL_RCC_DSI_CLK_DISABLE|macro|__HAL_RCC_DSI_CLK_DISABLE
DECL|__HAL_RCC_DSI_CLK_ENABLE|macro|__HAL_RCC_DSI_CLK_ENABLE
DECL|__HAL_RCC_DSI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_DSI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_DSI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_DSI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_DSI_CONFIG|macro|__HAL_RCC_DSI_CONFIG
DECL|__HAL_RCC_DSI_FORCE_RESET|macro|__HAL_RCC_DSI_FORCE_RESET
DECL|__HAL_RCC_DSI_IS_CLK_DISABLED|macro|__HAL_RCC_DSI_IS_CLK_DISABLED
DECL|__HAL_RCC_DSI_IS_CLK_ENABLED|macro|__HAL_RCC_DSI_IS_CLK_ENABLED
DECL|__HAL_RCC_DSI_RELEASE_RESET|macro|__HAL_RCC_DSI_RELEASE_RESET
DECL|__HAL_RCC_ETHMACPTP_CLK_DISABLE|macro|__HAL_RCC_ETHMACPTP_CLK_DISABLE
DECL|__HAL_RCC_ETHMACPTP_CLK_DISABLE|macro|__HAL_RCC_ETHMACPTP_CLK_DISABLE
DECL|__HAL_RCC_ETHMACPTP_CLK_ENABLE|macro|__HAL_RCC_ETHMACPTP_CLK_ENABLE
DECL|__HAL_RCC_ETHMACPTP_CLK_ENABLE|macro|__HAL_RCC_ETHMACPTP_CLK_ENABLE
DECL|__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMACPTP_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMACPTP_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMACRX_CLK_DISABLE|macro|__HAL_RCC_ETHMACRX_CLK_DISABLE
DECL|__HAL_RCC_ETHMACRX_CLK_DISABLE|macro|__HAL_RCC_ETHMACRX_CLK_DISABLE
DECL|__HAL_RCC_ETHMACRX_CLK_ENABLE|macro|__HAL_RCC_ETHMACRX_CLK_ENABLE
DECL|__HAL_RCC_ETHMACRX_CLK_ENABLE|macro|__HAL_RCC_ETHMACRX_CLK_ENABLE
DECL|__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMACRX_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMACRX_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMACRX_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMACRX_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMACTX_CLK_DISABLE|macro|__HAL_RCC_ETHMACTX_CLK_DISABLE
DECL|__HAL_RCC_ETHMACTX_CLK_DISABLE|macro|__HAL_RCC_ETHMACTX_CLK_DISABLE
DECL|__HAL_RCC_ETHMACTX_CLK_ENABLE|macro|__HAL_RCC_ETHMACTX_CLK_ENABLE
DECL|__HAL_RCC_ETHMACTX_CLK_ENABLE|macro|__HAL_RCC_ETHMACTX_CLK_ENABLE
DECL|__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMACTX_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMACTX_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMACTX_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMACTX_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMAC_CLK_DISABLE|macro|__HAL_RCC_ETHMAC_CLK_DISABLE
DECL|__HAL_RCC_ETHMAC_CLK_DISABLE|macro|__HAL_RCC_ETHMAC_CLK_DISABLE
DECL|__HAL_RCC_ETHMAC_CLK_ENABLE|macro|__HAL_RCC_ETHMAC_CLK_ENABLE
DECL|__HAL_RCC_ETHMAC_CLK_ENABLE|macro|__HAL_RCC_ETHMAC_CLK_ENABLE
DECL|__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_ETHMAC_FORCE_RESET|macro|__HAL_RCC_ETHMAC_FORCE_RESET
DECL|__HAL_RCC_ETHMAC_FORCE_RESET|macro|__HAL_RCC_ETHMAC_FORCE_RESET
DECL|__HAL_RCC_ETHMAC_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMAC_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMAC_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMAC_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMAC_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMAC_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMAC_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMAC_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMAC_RELEASE_RESET|macro|__HAL_RCC_ETHMAC_RELEASE_RESET
DECL|__HAL_RCC_ETHMAC_RELEASE_RESET|macro|__HAL_RCC_ETHMAC_RELEASE_RESET
DECL|__HAL_RCC_ETH_CLK_DISABLE|macro|__HAL_RCC_ETH_CLK_DISABLE
DECL|__HAL_RCC_ETH_CLK_DISABLE|macro|__HAL_RCC_ETH_CLK_DISABLE
DECL|__HAL_RCC_ETH_CLK_ENABLE|macro|__HAL_RCC_ETH_CLK_ENABLE
DECL|__HAL_RCC_ETH_CLK_ENABLE|macro|__HAL_RCC_ETH_CLK_ENABLE
DECL|__HAL_RCC_ETH_IS_CLK_DISABLED|macro|__HAL_RCC_ETH_IS_CLK_DISABLED
DECL|__HAL_RCC_ETH_IS_CLK_DISABLED|macro|__HAL_RCC_ETH_IS_CLK_DISABLED
DECL|__HAL_RCC_ETH_IS_CLK_ENABLED|macro|__HAL_RCC_ETH_IS_CLK_ENABLED
DECL|__HAL_RCC_ETH_IS_CLK_ENABLED|macro|__HAL_RCC_ETH_IS_CLK_ENABLED
DECL|__HAL_RCC_EXTIT_CLK_DISABLE|macro|__HAL_RCC_EXTIT_CLK_DISABLE
DECL|__HAL_RCC_EXTIT_CLK_DISABLE|macro|__HAL_RCC_EXTIT_CLK_DISABLE
DECL|__HAL_RCC_EXTIT_CLK_ENABLE|macro|__HAL_RCC_EXTIT_CLK_ENABLE
DECL|__HAL_RCC_EXTIT_CLK_ENABLE|macro|__HAL_RCC_EXTIT_CLK_ENABLE
DECL|__HAL_RCC_EXTIT_CLK_SLEEP_DISABLE|macro|__HAL_RCC_EXTIT_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_EXTIT_CLK_SLEEP_DISABLE|macro|__HAL_RCC_EXTIT_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_EXTIT_CLK_SLEEP_ENABLE|macro|__HAL_RCC_EXTIT_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_EXTIT_CLK_SLEEP_ENABLE|macro|__HAL_RCC_EXTIT_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_EXTIT_IS_CLK_DISABLED|macro|__HAL_RCC_EXTIT_IS_CLK_DISABLED
DECL|__HAL_RCC_EXTIT_IS_CLK_DISABLED|macro|__HAL_RCC_EXTIT_IS_CLK_DISABLED
DECL|__HAL_RCC_EXTIT_IS_CLK_ENABLED|macro|__HAL_RCC_EXTIT_IS_CLK_ENABLED
DECL|__HAL_RCC_EXTIT_IS_CLK_ENABLED|macro|__HAL_RCC_EXTIT_IS_CLK_ENABLED
DECL|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FLITF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FMC_CLK_DISABLE|macro|__HAL_RCC_FMC_CLK_DISABLE
DECL|__HAL_RCC_FMC_CLK_DISABLE|macro|__HAL_RCC_FMC_CLK_DISABLE
DECL|__HAL_RCC_FMC_CLK_ENABLE|macro|__HAL_RCC_FMC_CLK_ENABLE
DECL|__HAL_RCC_FMC_CLK_ENABLE|macro|__HAL_RCC_FMC_CLK_ENABLE
DECL|__HAL_RCC_FMC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FMC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FMC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FMC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FMC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FMC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FMC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FMC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FMC_FORCE_RESET|macro|__HAL_RCC_FMC_FORCE_RESET
DECL|__HAL_RCC_FMC_FORCE_RESET|macro|__HAL_RCC_FMC_FORCE_RESET
DECL|__HAL_RCC_FMC_IS_CLK_DISABLED|macro|__HAL_RCC_FMC_IS_CLK_DISABLED
DECL|__HAL_RCC_FMC_IS_CLK_DISABLED|macro|__HAL_RCC_FMC_IS_CLK_DISABLED
DECL|__HAL_RCC_FMC_IS_CLK_ENABLED|macro|__HAL_RCC_FMC_IS_CLK_ENABLED
DECL|__HAL_RCC_FMC_IS_CLK_ENABLED|macro|__HAL_RCC_FMC_IS_CLK_ENABLED
DECL|__HAL_RCC_FMC_RELEASE_RESET|macro|__HAL_RCC_FMC_RELEASE_RESET
DECL|__HAL_RCC_FMC_RELEASE_RESET|macro|__HAL_RCC_FMC_RELEASE_RESET
DECL|__HAL_RCC_FMPI2C1_CLK_DISABLE|macro|__HAL_RCC_FMPI2C1_CLK_DISABLE
DECL|__HAL_RCC_FMPI2C1_CLK_DISABLE|macro|__HAL_RCC_FMPI2C1_CLK_DISABLE
DECL|__HAL_RCC_FMPI2C1_CLK_DISABLE|macro|__HAL_RCC_FMPI2C1_CLK_DISABLE
DECL|__HAL_RCC_FMPI2C1_CLK_ENABLE|macro|__HAL_RCC_FMPI2C1_CLK_ENABLE
DECL|__HAL_RCC_FMPI2C1_CLK_ENABLE|macro|__HAL_RCC_FMPI2C1_CLK_ENABLE
DECL|__HAL_RCC_FMPI2C1_CLK_ENABLE|macro|__HAL_RCC_FMPI2C1_CLK_ENABLE
DECL|__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FMPI2C1_CONFIG|macro|__HAL_RCC_FMPI2C1_CONFIG
DECL|__HAL_RCC_FMPI2C1_CONFIG|macro|__HAL_RCC_FMPI2C1_CONFIG
DECL|__HAL_RCC_FMPI2C1_CONFIG|macro|__HAL_RCC_FMPI2C1_CONFIG
DECL|__HAL_RCC_FMPI2C1_FORCE_RESET|macro|__HAL_RCC_FMPI2C1_FORCE_RESET
DECL|__HAL_RCC_FMPI2C1_FORCE_RESET|macro|__HAL_RCC_FMPI2C1_FORCE_RESET
DECL|__HAL_RCC_FMPI2C1_FORCE_RESET|macro|__HAL_RCC_FMPI2C1_FORCE_RESET
DECL|__HAL_RCC_FMPI2C1_IS_CLK_DISABLED|macro|__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
DECL|__HAL_RCC_FMPI2C1_IS_CLK_DISABLED|macro|__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
DECL|__HAL_RCC_FMPI2C1_IS_CLK_DISABLED|macro|__HAL_RCC_FMPI2C1_IS_CLK_DISABLED
DECL|__HAL_RCC_FMPI2C1_IS_CLK_ENABLED|macro|__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
DECL|__HAL_RCC_FMPI2C1_IS_CLK_ENABLED|macro|__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
DECL|__HAL_RCC_FMPI2C1_IS_CLK_ENABLED|macro|__HAL_RCC_FMPI2C1_IS_CLK_ENABLED
DECL|__HAL_RCC_FMPI2C1_RELEASE_RESET|macro|__HAL_RCC_FMPI2C1_RELEASE_RESET
DECL|__HAL_RCC_FMPI2C1_RELEASE_RESET|macro|__HAL_RCC_FMPI2C1_RELEASE_RESET
DECL|__HAL_RCC_FMPI2C1_RELEASE_RESET|macro|__HAL_RCC_FMPI2C1_RELEASE_RESET
DECL|__HAL_RCC_FSMC_CLK_DISABLE|macro|__HAL_RCC_FSMC_CLK_DISABLE
DECL|__HAL_RCC_FSMC_CLK_DISABLE|macro|__HAL_RCC_FSMC_CLK_DISABLE
DECL|__HAL_RCC_FSMC_CLK_ENABLE|macro|__HAL_RCC_FSMC_CLK_ENABLE
DECL|__HAL_RCC_FSMC_CLK_ENABLE|macro|__HAL_RCC_FSMC_CLK_ENABLE
DECL|__HAL_RCC_FSMC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FSMC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FSMC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_FSMC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_FSMC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FSMC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FSMC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_FSMC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_FSMC_FORCE_RESET|macro|__HAL_RCC_FSMC_FORCE_RESET
DECL|__HAL_RCC_FSMC_FORCE_RESET|macro|__HAL_RCC_FSMC_FORCE_RESET
DECL|__HAL_RCC_FSMC_FORCE_RESET|macro|__HAL_RCC_FSMC_FORCE_RESET
DECL|__HAL_RCC_FSMC_IS_CLK_DISABLED|macro|__HAL_RCC_FSMC_IS_CLK_DISABLED
DECL|__HAL_RCC_FSMC_IS_CLK_DISABLED|macro|__HAL_RCC_FSMC_IS_CLK_DISABLED
DECL|__HAL_RCC_FSMC_IS_CLK_ENABLED|macro|__HAL_RCC_FSMC_IS_CLK_ENABLED
DECL|__HAL_RCC_FSMC_IS_CLK_ENABLED|macro|__HAL_RCC_FSMC_IS_CLK_ENABLED
DECL|__HAL_RCC_FSMC_RELEASE_RESET|macro|__HAL_RCC_FSMC_RELEASE_RESET
DECL|__HAL_RCC_FSMC_RELEASE_RESET|macro|__HAL_RCC_FSMC_RELEASE_RESET
DECL|__HAL_RCC_FSMC_RELEASE_RESET|macro|__HAL_RCC_FSMC_RELEASE_RESET
DECL|__HAL_RCC_GET_CEC_SOURCE|macro|__HAL_RCC_GET_CEC_SOURCE
DECL|__HAL_RCC_GET_CLK48_SOURCE|macro|__HAL_RCC_GET_CLK48_SOURCE
DECL|__HAL_RCC_GET_CLK48_SOURCE|macro|__HAL_RCC_GET_CLK48_SOURCE
DECL|__HAL_RCC_GET_CLK48_SOURCE|macro|__HAL_RCC_GET_CLK48_SOURCE
DECL|__HAL_RCC_GET_DFSDM1AUDIO_SOURCE|macro|__HAL_RCC_GET_DFSDM1AUDIO_SOURCE
DECL|__HAL_RCC_GET_DFSDM1_SOURCE|macro|__HAL_RCC_GET_DFSDM1_SOURCE
DECL|__HAL_RCC_GET_DFSDM2AUDIO_SOURCE|macro|__HAL_RCC_GET_DFSDM2AUDIO_SOURCE
DECL|__HAL_RCC_GET_DFSDM2_SOURCE|macro|__HAL_RCC_GET_DFSDM2_SOURCE
DECL|__HAL_RCC_GET_DSI_SOURCE|macro|__HAL_RCC_GET_DSI_SOURCE
DECL|__HAL_RCC_GET_FMPI2C1_SOURCE|macro|__HAL_RCC_GET_FMPI2C1_SOURCE
DECL|__HAL_RCC_GET_FMPI2C1_SOURCE|macro|__HAL_RCC_GET_FMPI2C1_SOURCE
DECL|__HAL_RCC_GET_FMPI2C1_SOURCE|macro|__HAL_RCC_GET_FMPI2C1_SOURCE
DECL|__HAL_RCC_GET_I2S_APB1_SOURCE|macro|__HAL_RCC_GET_I2S_APB1_SOURCE
DECL|__HAL_RCC_GET_I2S_APB1_SOURCE|macro|__HAL_RCC_GET_I2S_APB1_SOURCE
DECL|__HAL_RCC_GET_I2S_APB2_SOURCE|macro|__HAL_RCC_GET_I2S_APB2_SOURCE
DECL|__HAL_RCC_GET_I2S_APB2_SOURCE|macro|__HAL_RCC_GET_I2S_APB2_SOURCE
DECL|__HAL_RCC_GET_I2S_SOURCE|macro|__HAL_RCC_GET_I2S_SOURCE
DECL|__HAL_RCC_GET_I2S_SOURCE|macro|__HAL_RCC_GET_I2S_SOURCE
DECL|__HAL_RCC_GET_LPTIM1_SOURCE|macro|__HAL_RCC_GET_LPTIM1_SOURCE
DECL|__HAL_RCC_GET_LPTIM1_SOURCE|macro|__HAL_RCC_GET_LPTIM1_SOURCE
DECL|__HAL_RCC_GET_SAI1_SOURCE|macro|__HAL_RCC_GET_SAI1_SOURCE
DECL|__HAL_RCC_GET_SAI2_SOURCE|macro|__HAL_RCC_GET_SAI2_SOURCE
DECL|__HAL_RCC_GET_SAI_BLOCKA_SOURCE|macro|__HAL_RCC_GET_SAI_BLOCKA_SOURCE
DECL|__HAL_RCC_GET_SAI_BLOCKB_SOURCE|macro|__HAL_RCC_GET_SAI_BLOCKB_SOURCE
DECL|__HAL_RCC_GET_SDIO_SOURCE|macro|__HAL_RCC_GET_SDIO_SOURCE
DECL|__HAL_RCC_GET_SDIO_SOURCE|macro|__HAL_RCC_GET_SDIO_SOURCE
DECL|__HAL_RCC_GET_SDIO_SOURCE|macro|__HAL_RCC_GET_SDIO_SOURCE
DECL|__HAL_RCC_GET_SPDIFRX_SOURCE|macro|__HAL_RCC_GET_SPDIFRX_SOURCE
DECL|__HAL_RCC_GPIOD_CLK_DISABLE|macro|__HAL_RCC_GPIOD_CLK_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_DISABLE|macro|__HAL_RCC_GPIOD_CLK_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_DISABLE|macro|__HAL_RCC_GPIOD_CLK_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_DISABLE|macro|__HAL_RCC_GPIOD_CLK_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_DISABLE|macro|__HAL_RCC_GPIOD_CLK_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_DISABLE|macro|__HAL_RCC_GPIOD_CLK_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_ENABLE|macro|__HAL_RCC_GPIOD_CLK_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_ENABLE|macro|__HAL_RCC_GPIOD_CLK_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_ENABLE|macro|__HAL_RCC_GPIOD_CLK_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_ENABLE|macro|__HAL_RCC_GPIOD_CLK_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_ENABLE|macro|__HAL_RCC_GPIOD_CLK_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_ENABLE|macro|__HAL_RCC_GPIOD_CLK_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOD_FORCE_RESET|macro|__HAL_RCC_GPIOD_FORCE_RESET
DECL|__HAL_RCC_GPIOD_FORCE_RESET|macro|__HAL_RCC_GPIOD_FORCE_RESET
DECL|__HAL_RCC_GPIOD_FORCE_RESET|macro|__HAL_RCC_GPIOD_FORCE_RESET
DECL|__HAL_RCC_GPIOD_FORCE_RESET|macro|__HAL_RCC_GPIOD_FORCE_RESET
DECL|__HAL_RCC_GPIOD_FORCE_RESET|macro|__HAL_RCC_GPIOD_FORCE_RESET
DECL|__HAL_RCC_GPIOD_FORCE_RESET|macro|__HAL_RCC_GPIOD_FORCE_RESET
DECL|__HAL_RCC_GPIOD_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOD_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOD_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOD_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOD_RELEASE_RESET|macro|__HAL_RCC_GPIOD_RELEASE_RESET
DECL|__HAL_RCC_GPIOD_RELEASE_RESET|macro|__HAL_RCC_GPIOD_RELEASE_RESET
DECL|__HAL_RCC_GPIOD_RELEASE_RESET|macro|__HAL_RCC_GPIOD_RELEASE_RESET
DECL|__HAL_RCC_GPIOD_RELEASE_RESET|macro|__HAL_RCC_GPIOD_RELEASE_RESET
DECL|__HAL_RCC_GPIOD_RELEASE_RESET|macro|__HAL_RCC_GPIOD_RELEASE_RESET
DECL|__HAL_RCC_GPIOD_RELEASE_RESET|macro|__HAL_RCC_GPIOD_RELEASE_RESET
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_GPIOF_CLK_DISABLE|macro|__HAL_RCC_GPIOF_CLK_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_DISABLE|macro|__HAL_RCC_GPIOF_CLK_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_DISABLE|macro|__HAL_RCC_GPIOF_CLK_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_DISABLE|macro|__HAL_RCC_GPIOF_CLK_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_ENABLE|macro|__HAL_RCC_GPIOF_CLK_ENABLE
DECL|__HAL_RCC_GPIOF_CLK_ENABLE|macro|__HAL_RCC_GPIOF_CLK_ENABLE
DECL|__HAL_RCC_GPIOF_CLK_ENABLE|macro|__HAL_RCC_GPIOF_CLK_ENABLE
DECL|__HAL_RCC_GPIOF_CLK_ENABLE|macro|__HAL_RCC_GPIOF_CLK_ENABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOF_FORCE_RESET|macro|__HAL_RCC_GPIOF_FORCE_RESET
DECL|__HAL_RCC_GPIOF_FORCE_RESET|macro|__HAL_RCC_GPIOF_FORCE_RESET
DECL|__HAL_RCC_GPIOF_FORCE_RESET|macro|__HAL_RCC_GPIOF_FORCE_RESET
DECL|__HAL_RCC_GPIOF_FORCE_RESET|macro|__HAL_RCC_GPIOF_FORCE_RESET
DECL|__HAL_RCC_GPIOF_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOF_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOF_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOF_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOF_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOF_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOF_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOF_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOF_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOF_RELEASE_RESET|macro|__HAL_RCC_GPIOF_RELEASE_RESET
DECL|__HAL_RCC_GPIOF_RELEASE_RESET|macro|__HAL_RCC_GPIOF_RELEASE_RESET
DECL|__HAL_RCC_GPIOF_RELEASE_RESET|macro|__HAL_RCC_GPIOF_RELEASE_RESET
DECL|__HAL_RCC_GPIOF_RELEASE_RESET|macro|__HAL_RCC_GPIOF_RELEASE_RESET
DECL|__HAL_RCC_GPIOG_CLK_DISABLE|macro|__HAL_RCC_GPIOG_CLK_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_DISABLE|macro|__HAL_RCC_GPIOG_CLK_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_DISABLE|macro|__HAL_RCC_GPIOG_CLK_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_DISABLE|macro|__HAL_RCC_GPIOG_CLK_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_ENABLE|macro|__HAL_RCC_GPIOG_CLK_ENABLE
DECL|__HAL_RCC_GPIOG_CLK_ENABLE|macro|__HAL_RCC_GPIOG_CLK_ENABLE
DECL|__HAL_RCC_GPIOG_CLK_ENABLE|macro|__HAL_RCC_GPIOG_CLK_ENABLE
DECL|__HAL_RCC_GPIOG_CLK_ENABLE|macro|__HAL_RCC_GPIOG_CLK_ENABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOG_FORCE_RESET|macro|__HAL_RCC_GPIOG_FORCE_RESET
DECL|__HAL_RCC_GPIOG_FORCE_RESET|macro|__HAL_RCC_GPIOG_FORCE_RESET
DECL|__HAL_RCC_GPIOG_FORCE_RESET|macro|__HAL_RCC_GPIOG_FORCE_RESET
DECL|__HAL_RCC_GPIOG_FORCE_RESET|macro|__HAL_RCC_GPIOG_FORCE_RESET
DECL|__HAL_RCC_GPIOG_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOG_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOG_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOG_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOG_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOG_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOG_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOG_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOG_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOG_RELEASE_RESET|macro|__HAL_RCC_GPIOG_RELEASE_RESET
DECL|__HAL_RCC_GPIOG_RELEASE_RESET|macro|__HAL_RCC_GPIOG_RELEASE_RESET
DECL|__HAL_RCC_GPIOG_RELEASE_RESET|macro|__HAL_RCC_GPIOG_RELEASE_RESET
DECL|__HAL_RCC_GPIOG_RELEASE_RESET|macro|__HAL_RCC_GPIOG_RELEASE_RESET
DECL|__HAL_RCC_GPIOI_CLK_DISABLE|macro|__HAL_RCC_GPIOI_CLK_DISABLE
DECL|__HAL_RCC_GPIOI_CLK_DISABLE|macro|__HAL_RCC_GPIOI_CLK_DISABLE
DECL|__HAL_RCC_GPIOI_CLK_ENABLE|macro|__HAL_RCC_GPIOI_CLK_ENABLE
DECL|__HAL_RCC_GPIOI_CLK_ENABLE|macro|__HAL_RCC_GPIOI_CLK_ENABLE
DECL|__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOI_FORCE_RESET|macro|__HAL_RCC_GPIOI_FORCE_RESET
DECL|__HAL_RCC_GPIOI_FORCE_RESET|macro|__HAL_RCC_GPIOI_FORCE_RESET
DECL|__HAL_RCC_GPIOI_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOI_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOI_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOI_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOI_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOI_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOI_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOI_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOI_RELEASE_RESET|macro|__HAL_RCC_GPIOI_RELEASE_RESET
DECL|__HAL_RCC_GPIOI_RELEASE_RESET|macro|__HAL_RCC_GPIOI_RELEASE_RESET
DECL|__HAL_RCC_GPIOJ_CLK_DISABLE|macro|__HAL_RCC_GPIOJ_CLK_DISABLE
DECL|__HAL_RCC_GPIOJ_CLK_ENABLE|macro|__HAL_RCC_GPIOJ_CLK_ENABLE
DECL|__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOJ_FORCE_RESET|macro|__HAL_RCC_GPIOJ_FORCE_RESET
DECL|__HAL_RCC_GPIOJ_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOJ_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOJ_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOJ_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOJ_RELEASE_RESET|macro|__HAL_RCC_GPIOJ_RELEASE_RESET
DECL|__HAL_RCC_GPIOK_CLK_DISABLE|macro|__HAL_RCC_GPIOK_CLK_DISABLE
DECL|__HAL_RCC_GPIOK_CLK_ENABLE|macro|__HAL_RCC_GPIOK_CLK_ENABLE
DECL|__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE|macro|__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE|macro|__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_GPIOK_FORCE_RESET|macro|__HAL_RCC_GPIOK_FORCE_RESET
DECL|__HAL_RCC_GPIOK_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOK_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOK_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOK_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOK_RELEASE_RESET|macro|__HAL_RCC_GPIOK_RELEASE_RESET
DECL|__HAL_RCC_HASH_CLK_DISABLE|macro|__HAL_RCC_HASH_CLK_DISABLE
DECL|__HAL_RCC_HASH_CLK_DISABLE|macro|__HAL_RCC_HASH_CLK_DISABLE
DECL|__HAL_RCC_HASH_CLK_ENABLE|macro|__HAL_RCC_HASH_CLK_ENABLE
DECL|__HAL_RCC_HASH_CLK_ENABLE|macro|__HAL_RCC_HASH_CLK_ENABLE
DECL|__HAL_RCC_HASH_CLK_SLEEP_DISABLE|macro|__HAL_RCC_HASH_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_HASH_CLK_SLEEP_DISABLE|macro|__HAL_RCC_HASH_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_HASH_CLK_SLEEP_ENABLE|macro|__HAL_RCC_HASH_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_HASH_CLK_SLEEP_ENABLE|macro|__HAL_RCC_HASH_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_HASH_FORCE_RESET|macro|__HAL_RCC_HASH_FORCE_RESET
DECL|__HAL_RCC_HASH_FORCE_RESET|macro|__HAL_RCC_HASH_FORCE_RESET
DECL|__HAL_RCC_HASH_IS_CLK_DISABLED|macro|__HAL_RCC_HASH_IS_CLK_DISABLED
DECL|__HAL_RCC_HASH_IS_CLK_DISABLED|macro|__HAL_RCC_HASH_IS_CLK_DISABLED
DECL|__HAL_RCC_HASH_IS_CLK_ENABLED|macro|__HAL_RCC_HASH_IS_CLK_ENABLED
DECL|__HAL_RCC_HASH_IS_CLK_ENABLED|macro|__HAL_RCC_HASH_IS_CLK_ENABLED
DECL|__HAL_RCC_HASH_RELEASE_RESET|macro|__HAL_RCC_HASH_RELEASE_RESET
DECL|__HAL_RCC_HASH_RELEASE_RESET|macro|__HAL_RCC_HASH_RELEASE_RESET
DECL|__HAL_RCC_I2C3_CLK_DISABLE|macro|__HAL_RCC_I2C3_CLK_DISABLE
DECL|__HAL_RCC_I2C3_CLK_DISABLE|macro|__HAL_RCC_I2C3_CLK_DISABLE
DECL|__HAL_RCC_I2C3_CLK_DISABLE|macro|__HAL_RCC_I2C3_CLK_DISABLE
DECL|__HAL_RCC_I2C3_CLK_DISABLE|macro|__HAL_RCC_I2C3_CLK_DISABLE
DECL|__HAL_RCC_I2C3_CLK_DISABLE|macro|__HAL_RCC_I2C3_CLK_DISABLE
DECL|__HAL_RCC_I2C3_CLK_DISABLE|macro|__HAL_RCC_I2C3_CLK_DISABLE
DECL|__HAL_RCC_I2C3_CLK_ENABLE|macro|__HAL_RCC_I2C3_CLK_ENABLE
DECL|__HAL_RCC_I2C3_CLK_ENABLE|macro|__HAL_RCC_I2C3_CLK_ENABLE
DECL|__HAL_RCC_I2C3_CLK_ENABLE|macro|__HAL_RCC_I2C3_CLK_ENABLE
DECL|__HAL_RCC_I2C3_CLK_ENABLE|macro|__HAL_RCC_I2C3_CLK_ENABLE
DECL|__HAL_RCC_I2C3_CLK_ENABLE|macro|__HAL_RCC_I2C3_CLK_ENABLE
DECL|__HAL_RCC_I2C3_CLK_ENABLE|macro|__HAL_RCC_I2C3_CLK_ENABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_I2C3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_I2C3_FORCE_RESET|macro|__HAL_RCC_I2C3_FORCE_RESET
DECL|__HAL_RCC_I2C3_FORCE_RESET|macro|__HAL_RCC_I2C3_FORCE_RESET
DECL|__HAL_RCC_I2C3_FORCE_RESET|macro|__HAL_RCC_I2C3_FORCE_RESET
DECL|__HAL_RCC_I2C3_FORCE_RESET|macro|__HAL_RCC_I2C3_FORCE_RESET
DECL|__HAL_RCC_I2C3_FORCE_RESET|macro|__HAL_RCC_I2C3_FORCE_RESET
DECL|__HAL_RCC_I2C3_FORCE_RESET|macro|__HAL_RCC_I2C3_FORCE_RESET
DECL|__HAL_RCC_I2C3_IS_CLK_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_DISABLED|macro|__HAL_RCC_I2C3_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C3_IS_CLK_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C3_IS_CLK_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C3_IS_CLK_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C3_IS_CLK_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C3_IS_CLK_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C3_IS_CLK_ENABLED|macro|__HAL_RCC_I2C3_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C3_RELEASE_RESET|macro|__HAL_RCC_I2C3_RELEASE_RESET
DECL|__HAL_RCC_I2C3_RELEASE_RESET|macro|__HAL_RCC_I2C3_RELEASE_RESET
DECL|__HAL_RCC_I2C3_RELEASE_RESET|macro|__HAL_RCC_I2C3_RELEASE_RESET
DECL|__HAL_RCC_I2C3_RELEASE_RESET|macro|__HAL_RCC_I2C3_RELEASE_RESET
DECL|__HAL_RCC_I2C3_RELEASE_RESET|macro|__HAL_RCC_I2C3_RELEASE_RESET
DECL|__HAL_RCC_I2C3_RELEASE_RESET|macro|__HAL_RCC_I2C3_RELEASE_RESET
DECL|__HAL_RCC_I2S_APB1_CONFIG|macro|__HAL_RCC_I2S_APB1_CONFIG
DECL|__HAL_RCC_I2S_APB1_CONFIG|macro|__HAL_RCC_I2S_APB1_CONFIG
DECL|__HAL_RCC_I2S_APB2_CONFIG|macro|__HAL_RCC_I2S_APB2_CONFIG
DECL|__HAL_RCC_I2S_APB2_CONFIG|macro|__HAL_RCC_I2S_APB2_CONFIG
DECL|__HAL_RCC_I2S_CONFIG|macro|__HAL_RCC_I2S_CONFIG
DECL|__HAL_RCC_I2S_CONFIG|macro|__HAL_RCC_I2S_CONFIG
DECL|__HAL_RCC_LPTIM1_CLK_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_ENABLE
DECL|__HAL_RCC_LPTIM1_CLK_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_ENABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LPTIM1_CONFIG|macro|__HAL_RCC_LPTIM1_CONFIG
DECL|__HAL_RCC_LPTIM1_CONFIG|macro|__HAL_RCC_LPTIM1_CONFIG
DECL|__HAL_RCC_LPTIM1_FORCE_RESET|macro|__HAL_RCC_LPTIM1_FORCE_RESET
DECL|__HAL_RCC_LPTIM1_FORCE_RESET|macro|__HAL_RCC_LPTIM1_FORCE_RESET
DECL|__HAL_RCC_LPTIM1_IS_CLK_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_DISABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_DISABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_LPTIM1_IS_CLK_ENABLED|macro|__HAL_RCC_LPTIM1_IS_CLK_ENABLED
DECL|__HAL_RCC_LPTIM1_RELEASE_RESET|macro|__HAL_RCC_LPTIM1_RELEASE_RESET
DECL|__HAL_RCC_LPTIM1_RELEASE_RESET|macro|__HAL_RCC_LPTIM1_RELEASE_RESET
DECL|__HAL_RCC_LTDC_CLK_DISABLE|macro|__HAL_RCC_LTDC_CLK_DISABLE
DECL|__HAL_RCC_LTDC_CLK_ENABLE|macro|__HAL_RCC_LTDC_CLK_ENABLE
DECL|__HAL_RCC_LTDC_CLK_SLEEP_DISABLE|macro|__HAL_RCC_LTDC_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_LTDC_CLK_SLEEP_ENABLE|macro|__HAL_RCC_LTDC_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_LTDC_FORCE_RESET|macro|__HAL_RCC_LTDC_FORCE_RESET
DECL|__HAL_RCC_LTDC_IS_CLK_DISABLED|macro|__HAL_RCC_LTDC_IS_CLK_DISABLED
DECL|__HAL_RCC_LTDC_IS_CLK_ENABLED|macro|__HAL_RCC_LTDC_IS_CLK_ENABLED
DECL|__HAL_RCC_LTDC_RELEASE_RESET|macro|__HAL_RCC_LTDC_RELEASE_RESET
DECL|__HAL_RCC_MCO1_DISABLE|macro|__HAL_RCC_MCO1_DISABLE
DECL|__HAL_RCC_MCO1_ENABLE|macro|__HAL_RCC_MCO1_ENABLE
DECL|__HAL_RCC_MCO2_DISABLE|macro|__HAL_RCC_MCO2_DISABLE
DECL|__HAL_RCC_MCO2_ENABLE|macro|__HAL_RCC_MCO2_ENABLE
DECL|__HAL_RCC_PLLI2S_CONFIG|macro|__HAL_RCC_PLLI2S_CONFIG
DECL|__HAL_RCC_PLLI2S_CONFIG|macro|__HAL_RCC_PLLI2S_CONFIG
DECL|__HAL_RCC_PLLI2S_CONFIG|macro|__HAL_RCC_PLLI2S_CONFIG
DECL|__HAL_RCC_PLLI2S_DISABLE|macro|__HAL_RCC_PLLI2S_DISABLE
DECL|__HAL_RCC_PLLI2S_ENABLE|macro|__HAL_RCC_PLLI2S_ENABLE
DECL|__HAL_RCC_PLLI2S_I2SCLK_CONFIG|macro|__HAL_RCC_PLLI2S_I2SCLK_CONFIG
DECL|__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG|macro|__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG
DECL|__HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG|macro|__HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG
DECL|__HAL_RCC_PLLI2S_SAICLK_CONFIG|macro|__HAL_RCC_PLLI2S_SAICLK_CONFIG
DECL|__HAL_RCC_PLLSAI_CLEAR_IT|macro|__HAL_RCC_PLLSAI_CLEAR_IT
DECL|__HAL_RCC_PLLSAI_CONFIG|macro|__HAL_RCC_PLLSAI_CONFIG
DECL|__HAL_RCC_PLLSAI_CONFIG|macro|__HAL_RCC_PLLSAI_CONFIG
DECL|__HAL_RCC_PLLSAI_CONFIG|macro|__HAL_RCC_PLLSAI_CONFIG
DECL|__HAL_RCC_PLLSAI_DISABLE_IT|macro|__HAL_RCC_PLLSAI_DISABLE_IT
DECL|__HAL_RCC_PLLSAI_DISABLE|macro|__HAL_RCC_PLLSAI_DISABLE
DECL|__HAL_RCC_PLLSAI_ENABLE_IT|macro|__HAL_RCC_PLLSAI_ENABLE_IT
DECL|__HAL_RCC_PLLSAI_ENABLE|macro|__HAL_RCC_PLLSAI_ENABLE
DECL|__HAL_RCC_PLLSAI_GET_FLAG|macro|__HAL_RCC_PLLSAI_GET_FLAG
DECL|__HAL_RCC_PLLSAI_GET_IT|macro|__HAL_RCC_PLLSAI_GET_IT
DECL|__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG|macro|__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG
DECL|__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG|macro|__HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG
DECL|__HAL_RCC_PLL_CONFIG|macro|__HAL_RCC_PLL_CONFIG
DECL|__HAL_RCC_PLL_CONFIG|macro|__HAL_RCC_PLL_CONFIG
DECL|__HAL_RCC_PLL_I2S_CONFIG|macro|__HAL_RCC_PLL_I2S_CONFIG
DECL|__HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG|macro|__HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG
DECL|__HAL_RCC_QSPI_CLK_DISABLE|macro|__HAL_RCC_QSPI_CLK_DISABLE
DECL|__HAL_RCC_QSPI_CLK_DISABLE|macro|__HAL_RCC_QSPI_CLK_DISABLE
DECL|__HAL_RCC_QSPI_CLK_DISABLE|macro|__HAL_RCC_QSPI_CLK_DISABLE
DECL|__HAL_RCC_QSPI_CLK_ENABLE|macro|__HAL_RCC_QSPI_CLK_ENABLE
DECL|__HAL_RCC_QSPI_CLK_ENABLE|macro|__HAL_RCC_QSPI_CLK_ENABLE
DECL|__HAL_RCC_QSPI_CLK_ENABLE|macro|__HAL_RCC_QSPI_CLK_ENABLE
DECL|__HAL_RCC_QSPI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_QSPI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_QSPI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_QSPI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_QSPI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_QSPI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_QSPI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_QSPI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_QSPI_FORCE_RESET|macro|__HAL_RCC_QSPI_FORCE_RESET
DECL|__HAL_RCC_QSPI_FORCE_RESET|macro|__HAL_RCC_QSPI_FORCE_RESET
DECL|__HAL_RCC_QSPI_FORCE_RESET|macro|__HAL_RCC_QSPI_FORCE_RESET
DECL|__HAL_RCC_QSPI_FORCE_RESET|macro|__HAL_RCC_QSPI_FORCE_RESET
DECL|__HAL_RCC_QSPI_IS_CLK_DISABLED|macro|__HAL_RCC_QSPI_IS_CLK_DISABLED
DECL|__HAL_RCC_QSPI_IS_CLK_DISABLED|macro|__HAL_RCC_QSPI_IS_CLK_DISABLED
DECL|__HAL_RCC_QSPI_IS_CLK_DISABLED|macro|__HAL_RCC_QSPI_IS_CLK_DISABLED
DECL|__HAL_RCC_QSPI_IS_CLK_ENABLED|macro|__HAL_RCC_QSPI_IS_CLK_ENABLED
DECL|__HAL_RCC_QSPI_IS_CLK_ENABLED|macro|__HAL_RCC_QSPI_IS_CLK_ENABLED
DECL|__HAL_RCC_QSPI_IS_CLK_ENABLED|macro|__HAL_RCC_QSPI_IS_CLK_ENABLED
DECL|__HAL_RCC_QSPI_RELEASE_RESET|macro|__HAL_RCC_QSPI_RELEASE_RESET
DECL|__HAL_RCC_QSPI_RELEASE_RESET|macro|__HAL_RCC_QSPI_RELEASE_RESET
DECL|__HAL_RCC_QSPI_RELEASE_RESET|macro|__HAL_RCC_QSPI_RELEASE_RESET
DECL|__HAL_RCC_QSPI_RELEASE_RESET|macro|__HAL_RCC_QSPI_RELEASE_RESET
DECL|__HAL_RCC_RNG_CLK_DISABLE|macro|__HAL_RCC_RNG_CLK_DISABLE
DECL|__HAL_RCC_RNG_CLK_DISABLE|macro|__HAL_RCC_RNG_CLK_DISABLE
DECL|__HAL_RCC_RNG_CLK_DISABLE|macro|__HAL_RCC_RNG_CLK_DISABLE
DECL|__HAL_RCC_RNG_CLK_DISABLE|macro|__HAL_RCC_RNG_CLK_DISABLE
DECL|__HAL_RCC_RNG_CLK_DISABLE|macro|__HAL_RCC_RNG_CLK_DISABLE
DECL|__HAL_RCC_RNG_CLK_ENABLE|macro|__HAL_RCC_RNG_CLK_ENABLE
DECL|__HAL_RCC_RNG_CLK_ENABLE|macro|__HAL_RCC_RNG_CLK_ENABLE
DECL|__HAL_RCC_RNG_CLK_ENABLE|macro|__HAL_RCC_RNG_CLK_ENABLE
DECL|__HAL_RCC_RNG_CLK_ENABLE|macro|__HAL_RCC_RNG_CLK_ENABLE
DECL|__HAL_RCC_RNG_CLK_ENABLE|macro|__HAL_RCC_RNG_CLK_ENABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RNG_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RNG_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RNG_FORCE_RESET|macro|__HAL_RCC_RNG_FORCE_RESET
DECL|__HAL_RCC_RNG_FORCE_RESET|macro|__HAL_RCC_RNG_FORCE_RESET
DECL|__HAL_RCC_RNG_FORCE_RESET|macro|__HAL_RCC_RNG_FORCE_RESET
DECL|__HAL_RCC_RNG_FORCE_RESET|macro|__HAL_RCC_RNG_FORCE_RESET
DECL|__HAL_RCC_RNG_FORCE_RESET|macro|__HAL_RCC_RNG_FORCE_RESET
DECL|__HAL_RCC_RNG_IS_CLK_DISABLED|macro|__HAL_RCC_RNG_IS_CLK_DISABLED
DECL|__HAL_RCC_RNG_IS_CLK_DISABLED|macro|__HAL_RCC_RNG_IS_CLK_DISABLED
DECL|__HAL_RCC_RNG_IS_CLK_DISABLED|macro|__HAL_RCC_RNG_IS_CLK_DISABLED
DECL|__HAL_RCC_RNG_IS_CLK_DISABLED|macro|__HAL_RCC_RNG_IS_CLK_DISABLED
DECL|__HAL_RCC_RNG_IS_CLK_DISABLED|macro|__HAL_RCC_RNG_IS_CLK_DISABLED
DECL|__HAL_RCC_RNG_IS_CLK_ENABLED|macro|__HAL_RCC_RNG_IS_CLK_ENABLED
DECL|__HAL_RCC_RNG_IS_CLK_ENABLED|macro|__HAL_RCC_RNG_IS_CLK_ENABLED
DECL|__HAL_RCC_RNG_IS_CLK_ENABLED|macro|__HAL_RCC_RNG_IS_CLK_ENABLED
DECL|__HAL_RCC_RNG_IS_CLK_ENABLED|macro|__HAL_RCC_RNG_IS_CLK_ENABLED
DECL|__HAL_RCC_RNG_IS_CLK_ENABLED|macro|__HAL_RCC_RNG_IS_CLK_ENABLED
DECL|__HAL_RCC_RNG_RELEASE_RESET|macro|__HAL_RCC_RNG_RELEASE_RESET
DECL|__HAL_RCC_RNG_RELEASE_RESET|macro|__HAL_RCC_RNG_RELEASE_RESET
DECL|__HAL_RCC_RNG_RELEASE_RESET|macro|__HAL_RCC_RNG_RELEASE_RESET
DECL|__HAL_RCC_RNG_RELEASE_RESET|macro|__HAL_RCC_RNG_RELEASE_RESET
DECL|__HAL_RCC_RNG_RELEASE_RESET|macro|__HAL_RCC_RNG_RELEASE_RESET
DECL|__HAL_RCC_RTCAPB_CLK_DISABLE|macro|__HAL_RCC_RTCAPB_CLK_DISABLE
DECL|__HAL_RCC_RTCAPB_CLK_DISABLE|macro|__HAL_RCC_RTCAPB_CLK_DISABLE
DECL|__HAL_RCC_RTCAPB_CLK_ENABLE|macro|__HAL_RCC_RTCAPB_CLK_ENABLE
DECL|__HAL_RCC_RTCAPB_CLK_ENABLE|macro|__HAL_RCC_RTCAPB_CLK_ENABLE
DECL|__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE|macro|__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE|macro|__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_RTCAPB_IS_CLK_DISABLED|macro|__HAL_RCC_RTCAPB_IS_CLK_DISABLED
DECL|__HAL_RCC_RTCAPB_IS_CLK_DISABLED|macro|__HAL_RCC_RTCAPB_IS_CLK_DISABLED
DECL|__HAL_RCC_RTCAPB_IS_CLK_ENABLED|macro|__HAL_RCC_RTCAPB_IS_CLK_ENABLED
DECL|__HAL_RCC_RTCAPB_IS_CLK_ENABLED|macro|__HAL_RCC_RTCAPB_IS_CLK_ENABLED
DECL|__HAL_RCC_SAI1_CLK_DISABLE|macro|__HAL_RCC_SAI1_CLK_DISABLE
DECL|__HAL_RCC_SAI1_CLK_DISABLE|macro|__HAL_RCC_SAI1_CLK_DISABLE
DECL|__HAL_RCC_SAI1_CLK_DISABLE|macro|__HAL_RCC_SAI1_CLK_DISABLE
DECL|__HAL_RCC_SAI1_CLK_ENABLE|macro|__HAL_RCC_SAI1_CLK_ENABLE
DECL|__HAL_RCC_SAI1_CLK_ENABLE|macro|__HAL_RCC_SAI1_CLK_ENABLE
DECL|__HAL_RCC_SAI1_CLK_ENABLE|macro|__HAL_RCC_SAI1_CLK_ENABLE
DECL|__HAL_RCC_SAI1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SAI1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SAI1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SAI1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SAI1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SAI1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SAI1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SAI1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SAI1_CONFIG|macro|__HAL_RCC_SAI1_CONFIG
DECL|__HAL_RCC_SAI1_FORCE_RESET|macro|__HAL_RCC_SAI1_FORCE_RESET
DECL|__HAL_RCC_SAI1_FORCE_RESET|macro|__HAL_RCC_SAI1_FORCE_RESET
DECL|__HAL_RCC_SAI1_FORCE_RESET|macro|__HAL_RCC_SAI1_FORCE_RESET
DECL|__HAL_RCC_SAI1_IS_CLK_DISABLED|macro|__HAL_RCC_SAI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SAI1_IS_CLK_DISABLED|macro|__HAL_RCC_SAI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SAI1_IS_CLK_DISABLED|macro|__HAL_RCC_SAI1_IS_CLK_DISABLED
DECL|__HAL_RCC_SAI1_IS_CLK_ENABLED|macro|__HAL_RCC_SAI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SAI1_IS_CLK_ENABLED|macro|__HAL_RCC_SAI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SAI1_IS_CLK_ENABLED|macro|__HAL_RCC_SAI1_IS_CLK_ENABLED
DECL|__HAL_RCC_SAI1_RELEASE_RESET|macro|__HAL_RCC_SAI1_RELEASE_RESET
DECL|__HAL_RCC_SAI1_RELEASE_RESET|macro|__HAL_RCC_SAI1_RELEASE_RESET
DECL|__HAL_RCC_SAI1_RELEASE_RESET|macro|__HAL_RCC_SAI1_RELEASE_RESET
DECL|__HAL_RCC_SAI2_CLK_DISABLE|macro|__HAL_RCC_SAI2_CLK_DISABLE
DECL|__HAL_RCC_SAI2_CLK_ENABLE|macro|__HAL_RCC_SAI2_CLK_ENABLE
DECL|__HAL_RCC_SAI2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SAI2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SAI2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SAI2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SAI2_CONFIG|macro|__HAL_RCC_SAI2_CONFIG
DECL|__HAL_RCC_SAI2_FORCE_RESET|macro|__HAL_RCC_SAI2_FORCE_RESET
DECL|__HAL_RCC_SAI2_IS_CLK_DISABLED|macro|__HAL_RCC_SAI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SAI2_IS_CLK_ENABLED|macro|__HAL_RCC_SAI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SAI2_RELEASE_RESET|macro|__HAL_RCC_SAI2_RELEASE_RESET
DECL|__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG|macro|__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
DECL|__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG|macro|__HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG
DECL|__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG|macro|__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
DECL|__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG|macro|__HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG
DECL|__HAL_RCC_SDIO_CLK_DISABLE|macro|__HAL_RCC_SDIO_CLK_DISABLE
DECL|__HAL_RCC_SDIO_CLK_DISABLE|macro|__HAL_RCC_SDIO_CLK_DISABLE
DECL|__HAL_RCC_SDIO_CLK_DISABLE|macro|__HAL_RCC_SDIO_CLK_DISABLE
DECL|__HAL_RCC_SDIO_CLK_DISABLE|macro|__HAL_RCC_SDIO_CLK_DISABLE
DECL|__HAL_RCC_SDIO_CLK_DISABLE|macro|__HAL_RCC_SDIO_CLK_DISABLE
DECL|__HAL_RCC_SDIO_CLK_DISABLE|macro|__HAL_RCC_SDIO_CLK_DISABLE
DECL|__HAL_RCC_SDIO_CLK_ENABLE|macro|__HAL_RCC_SDIO_CLK_ENABLE
DECL|__HAL_RCC_SDIO_CLK_ENABLE|macro|__HAL_RCC_SDIO_CLK_ENABLE
DECL|__HAL_RCC_SDIO_CLK_ENABLE|macro|__HAL_RCC_SDIO_CLK_ENABLE
DECL|__HAL_RCC_SDIO_CLK_ENABLE|macro|__HAL_RCC_SDIO_CLK_ENABLE
DECL|__HAL_RCC_SDIO_CLK_ENABLE|macro|__HAL_RCC_SDIO_CLK_ENABLE
DECL|__HAL_RCC_SDIO_CLK_ENABLE|macro|__HAL_RCC_SDIO_CLK_ENABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SDIO_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SDIO_CONFIG|macro|__HAL_RCC_SDIO_CONFIG
DECL|__HAL_RCC_SDIO_CONFIG|macro|__HAL_RCC_SDIO_CONFIG
DECL|__HAL_RCC_SDIO_CONFIG|macro|__HAL_RCC_SDIO_CONFIG
DECL|__HAL_RCC_SDIO_FORCE_RESET|macro|__HAL_RCC_SDIO_FORCE_RESET
DECL|__HAL_RCC_SDIO_FORCE_RESET|macro|__HAL_RCC_SDIO_FORCE_RESET
DECL|__HAL_RCC_SDIO_FORCE_RESET|macro|__HAL_RCC_SDIO_FORCE_RESET
DECL|__HAL_RCC_SDIO_FORCE_RESET|macro|__HAL_RCC_SDIO_FORCE_RESET
DECL|__HAL_RCC_SDIO_FORCE_RESET|macro|__HAL_RCC_SDIO_FORCE_RESET
DECL|__HAL_RCC_SDIO_FORCE_RESET|macro|__HAL_RCC_SDIO_FORCE_RESET
DECL|__HAL_RCC_SDIO_IS_CLK_DISABLED|macro|__HAL_RCC_SDIO_IS_CLK_DISABLED
DECL|__HAL_RCC_SDIO_IS_CLK_DISABLED|macro|__HAL_RCC_SDIO_IS_CLK_DISABLED
DECL|__HAL_RCC_SDIO_IS_CLK_DISABLED|macro|__HAL_RCC_SDIO_IS_CLK_DISABLED
DECL|__HAL_RCC_SDIO_IS_CLK_DISABLED|macro|__HAL_RCC_SDIO_IS_CLK_DISABLED
DECL|__HAL_RCC_SDIO_IS_CLK_DISABLED|macro|__HAL_RCC_SDIO_IS_CLK_DISABLED
DECL|__HAL_RCC_SDIO_IS_CLK_DISABLED|macro|__HAL_RCC_SDIO_IS_CLK_DISABLED
DECL|__HAL_RCC_SDIO_IS_CLK_ENABLED|macro|__HAL_RCC_SDIO_IS_CLK_ENABLED
DECL|__HAL_RCC_SDIO_IS_CLK_ENABLED|macro|__HAL_RCC_SDIO_IS_CLK_ENABLED
DECL|__HAL_RCC_SDIO_IS_CLK_ENABLED|macro|__HAL_RCC_SDIO_IS_CLK_ENABLED
DECL|__HAL_RCC_SDIO_IS_CLK_ENABLED|macro|__HAL_RCC_SDIO_IS_CLK_ENABLED
DECL|__HAL_RCC_SDIO_IS_CLK_ENABLED|macro|__HAL_RCC_SDIO_IS_CLK_ENABLED
DECL|__HAL_RCC_SDIO_IS_CLK_ENABLED|macro|__HAL_RCC_SDIO_IS_CLK_ENABLED
DECL|__HAL_RCC_SDIO_RELEASE_RESET|macro|__HAL_RCC_SDIO_RELEASE_RESET
DECL|__HAL_RCC_SDIO_RELEASE_RESET|macro|__HAL_RCC_SDIO_RELEASE_RESET
DECL|__HAL_RCC_SDIO_RELEASE_RESET|macro|__HAL_RCC_SDIO_RELEASE_RESET
DECL|__HAL_RCC_SDIO_RELEASE_RESET|macro|__HAL_RCC_SDIO_RELEASE_RESET
DECL|__HAL_RCC_SDIO_RELEASE_RESET|macro|__HAL_RCC_SDIO_RELEASE_RESET
DECL|__HAL_RCC_SDIO_RELEASE_RESET|macro|__HAL_RCC_SDIO_RELEASE_RESET
DECL|__HAL_RCC_SPDIFRX_CLK_DISABLE|macro|__HAL_RCC_SPDIFRX_CLK_DISABLE
DECL|__HAL_RCC_SPDIFRX_CLK_ENABLE|macro|__HAL_RCC_SPDIFRX_CLK_ENABLE
DECL|__HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPDIFRX_CONFIG|macro|__HAL_RCC_SPDIFRX_CONFIG
DECL|__HAL_RCC_SPDIFRX_FORCE_RESET|macro|__HAL_RCC_SPDIFRX_FORCE_RESET
DECL|__HAL_RCC_SPDIFRX_IS_CLK_DISABLED|macro|__HAL_RCC_SPDIFRX_IS_CLK_DISABLED
DECL|__HAL_RCC_SPDIFRX_IS_CLK_ENABLED|macro|__HAL_RCC_SPDIFRX_IS_CLK_ENABLED
DECL|__HAL_RCC_SPDIFRX_RELEASE_RESET|macro|__HAL_RCC_SPDIFRX_RELEASE_RESET
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SPI4_CLK_DISABLE|macro|__HAL_RCC_SPI4_CLK_DISABLE
DECL|__HAL_RCC_SPI4_CLK_DISABLE|macro|__HAL_RCC_SPI4_CLK_DISABLE
DECL|__HAL_RCC_SPI4_CLK_DISABLE|macro|__HAL_RCC_SPI4_CLK_DISABLE
DECL|__HAL_RCC_SPI4_CLK_DISABLE|macro|__HAL_RCC_SPI4_CLK_DISABLE
DECL|__HAL_RCC_SPI4_CLK_DISABLE|macro|__HAL_RCC_SPI4_CLK_DISABLE
DECL|__HAL_RCC_SPI4_CLK_DISABLE|macro|__HAL_RCC_SPI4_CLK_DISABLE
DECL|__HAL_RCC_SPI4_CLK_ENABLE|macro|__HAL_RCC_SPI4_CLK_ENABLE
DECL|__HAL_RCC_SPI4_CLK_ENABLE|macro|__HAL_RCC_SPI4_CLK_ENABLE
DECL|__HAL_RCC_SPI4_CLK_ENABLE|macro|__HAL_RCC_SPI4_CLK_ENABLE
DECL|__HAL_RCC_SPI4_CLK_ENABLE|macro|__HAL_RCC_SPI4_CLK_ENABLE
DECL|__HAL_RCC_SPI4_CLK_ENABLE|macro|__HAL_RCC_SPI4_CLK_ENABLE
DECL|__HAL_RCC_SPI4_CLK_ENABLE|macro|__HAL_RCC_SPI4_CLK_ENABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI4_FORCE_RESET|macro|__HAL_RCC_SPI4_FORCE_RESET
DECL|__HAL_RCC_SPI4_FORCE_RESET|macro|__HAL_RCC_SPI4_FORCE_RESET
DECL|__HAL_RCC_SPI4_FORCE_RESET|macro|__HAL_RCC_SPI4_FORCE_RESET
DECL|__HAL_RCC_SPI4_FORCE_RESET|macro|__HAL_RCC_SPI4_FORCE_RESET
DECL|__HAL_RCC_SPI4_FORCE_RESET|macro|__HAL_RCC_SPI4_FORCE_RESET
DECL|__HAL_RCC_SPI4_FORCE_RESET|macro|__HAL_RCC_SPI4_FORCE_RESET
DECL|__HAL_RCC_SPI4_IS_CLK_DISABLED|macro|__HAL_RCC_SPI4_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI4_IS_CLK_DISABLED|macro|__HAL_RCC_SPI4_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI4_IS_CLK_DISABLED|macro|__HAL_RCC_SPI4_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI4_IS_CLK_DISABLED|macro|__HAL_RCC_SPI4_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI4_IS_CLK_DISABLED|macro|__HAL_RCC_SPI4_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI4_IS_CLK_DISABLED|macro|__HAL_RCC_SPI4_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI4_IS_CLK_ENABLED|macro|__HAL_RCC_SPI4_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI4_IS_CLK_ENABLED|macro|__HAL_RCC_SPI4_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI4_IS_CLK_ENABLED|macro|__HAL_RCC_SPI4_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI4_IS_CLK_ENABLED|macro|__HAL_RCC_SPI4_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI4_IS_CLK_ENABLED|macro|__HAL_RCC_SPI4_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI4_IS_CLK_ENABLED|macro|__HAL_RCC_SPI4_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI4_RELEASE_RESET|macro|__HAL_RCC_SPI4_RELEASE_RESET
DECL|__HAL_RCC_SPI4_RELEASE_RESET|macro|__HAL_RCC_SPI4_RELEASE_RESET
DECL|__HAL_RCC_SPI4_RELEASE_RESET|macro|__HAL_RCC_SPI4_RELEASE_RESET
DECL|__HAL_RCC_SPI4_RELEASE_RESET|macro|__HAL_RCC_SPI4_RELEASE_RESET
DECL|__HAL_RCC_SPI4_RELEASE_RESET|macro|__HAL_RCC_SPI4_RELEASE_RESET
DECL|__HAL_RCC_SPI4_RELEASE_RESET|macro|__HAL_RCC_SPI4_RELEASE_RESET
DECL|__HAL_RCC_SPI5_CLK_DISABLE|macro|__HAL_RCC_SPI5_CLK_DISABLE
DECL|__HAL_RCC_SPI5_CLK_DISABLE|macro|__HAL_RCC_SPI5_CLK_DISABLE
DECL|__HAL_RCC_SPI5_CLK_DISABLE|macro|__HAL_RCC_SPI5_CLK_DISABLE
DECL|__HAL_RCC_SPI5_CLK_DISABLE|macro|__HAL_RCC_SPI5_CLK_DISABLE
DECL|__HAL_RCC_SPI5_CLK_ENABLE|macro|__HAL_RCC_SPI5_CLK_ENABLE
DECL|__HAL_RCC_SPI5_CLK_ENABLE|macro|__HAL_RCC_SPI5_CLK_ENABLE
DECL|__HAL_RCC_SPI5_CLK_ENABLE|macro|__HAL_RCC_SPI5_CLK_ENABLE
DECL|__HAL_RCC_SPI5_CLK_ENABLE|macro|__HAL_RCC_SPI5_CLK_ENABLE
DECL|__HAL_RCC_SPI5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI5_FORCE_RESET|macro|__HAL_RCC_SPI5_FORCE_RESET
DECL|__HAL_RCC_SPI5_FORCE_RESET|macro|__HAL_RCC_SPI5_FORCE_RESET
DECL|__HAL_RCC_SPI5_FORCE_RESET|macro|__HAL_RCC_SPI5_FORCE_RESET
DECL|__HAL_RCC_SPI5_FORCE_RESET|macro|__HAL_RCC_SPI5_FORCE_RESET
DECL|__HAL_RCC_SPI5_IS_CLK_DISABLED|macro|__HAL_RCC_SPI5_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI5_IS_CLK_DISABLED|macro|__HAL_RCC_SPI5_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI5_IS_CLK_DISABLED|macro|__HAL_RCC_SPI5_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI5_IS_CLK_DISABLED|macro|__HAL_RCC_SPI5_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI5_IS_CLK_ENABLED|macro|__HAL_RCC_SPI5_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI5_IS_CLK_ENABLED|macro|__HAL_RCC_SPI5_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI5_IS_CLK_ENABLED|macro|__HAL_RCC_SPI5_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI5_IS_CLK_ENABLED|macro|__HAL_RCC_SPI5_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI5_RELEASE_RESET|macro|__HAL_RCC_SPI5_RELEASE_RESET
DECL|__HAL_RCC_SPI5_RELEASE_RESET|macro|__HAL_RCC_SPI5_RELEASE_RESET
DECL|__HAL_RCC_SPI5_RELEASE_RESET|macro|__HAL_RCC_SPI5_RELEASE_RESET
DECL|__HAL_RCC_SPI5_RELEASE_RESET|macro|__HAL_RCC_SPI5_RELEASE_RESET
DECL|__HAL_RCC_SPI6_CLK_DISABLE|macro|__HAL_RCC_SPI6_CLK_DISABLE
DECL|__HAL_RCC_SPI6_CLK_ENABLE|macro|__HAL_RCC_SPI6_CLK_ENABLE
DECL|__HAL_RCC_SPI6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SPI6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SPI6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SPI6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SPI6_FORCE_RESET|macro|__HAL_RCC_SPI6_FORCE_RESET
DECL|__HAL_RCC_SPI6_IS_CLK_DISABLED|macro|__HAL_RCC_SPI6_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI6_IS_CLK_ENABLED|macro|__HAL_RCC_SPI6_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI6_RELEASE_RESET|macro|__HAL_RCC_SPI6_RELEASE_RESET
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM10_CLK_DISABLE|macro|__HAL_RCC_TIM10_CLK_DISABLE
DECL|__HAL_RCC_TIM10_CLK_DISABLE|macro|__HAL_RCC_TIM10_CLK_DISABLE
DECL|__HAL_RCC_TIM10_CLK_DISABLE|macro|__HAL_RCC_TIM10_CLK_DISABLE
DECL|__HAL_RCC_TIM10_CLK_DISABLE|macro|__HAL_RCC_TIM10_CLK_DISABLE
DECL|__HAL_RCC_TIM10_CLK_DISABLE|macro|__HAL_RCC_TIM10_CLK_DISABLE
DECL|__HAL_RCC_TIM10_CLK_DISABLE|macro|__HAL_RCC_TIM10_CLK_DISABLE
DECL|__HAL_RCC_TIM10_CLK_ENABLE|macro|__HAL_RCC_TIM10_CLK_ENABLE
DECL|__HAL_RCC_TIM10_CLK_ENABLE|macro|__HAL_RCC_TIM10_CLK_ENABLE
DECL|__HAL_RCC_TIM10_CLK_ENABLE|macro|__HAL_RCC_TIM10_CLK_ENABLE
DECL|__HAL_RCC_TIM10_CLK_ENABLE|macro|__HAL_RCC_TIM10_CLK_ENABLE
DECL|__HAL_RCC_TIM10_CLK_ENABLE|macro|__HAL_RCC_TIM10_CLK_ENABLE
DECL|__HAL_RCC_TIM10_CLK_ENABLE|macro|__HAL_RCC_TIM10_CLK_ENABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM10_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM10_FORCE_RESET|macro|__HAL_RCC_TIM10_FORCE_RESET
DECL|__HAL_RCC_TIM10_FORCE_RESET|macro|__HAL_RCC_TIM10_FORCE_RESET
DECL|__HAL_RCC_TIM10_FORCE_RESET|macro|__HAL_RCC_TIM10_FORCE_RESET
DECL|__HAL_RCC_TIM10_FORCE_RESET|macro|__HAL_RCC_TIM10_FORCE_RESET
DECL|__HAL_RCC_TIM10_FORCE_RESET|macro|__HAL_RCC_TIM10_FORCE_RESET
DECL|__HAL_RCC_TIM10_FORCE_RESET|macro|__HAL_RCC_TIM10_FORCE_RESET
DECL|__HAL_RCC_TIM10_IS_CLK_DISABLED|macro|__HAL_RCC_TIM10_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM10_IS_CLK_DISABLED|macro|__HAL_RCC_TIM10_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM10_IS_CLK_DISABLED|macro|__HAL_RCC_TIM10_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM10_IS_CLK_DISABLED|macro|__HAL_RCC_TIM10_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM10_IS_CLK_DISABLED|macro|__HAL_RCC_TIM10_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM10_IS_CLK_DISABLED|macro|__HAL_RCC_TIM10_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM10_IS_CLK_ENABLED|macro|__HAL_RCC_TIM10_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM10_IS_CLK_ENABLED|macro|__HAL_RCC_TIM10_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM10_IS_CLK_ENABLED|macro|__HAL_RCC_TIM10_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM10_IS_CLK_ENABLED|macro|__HAL_RCC_TIM10_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM10_IS_CLK_ENABLED|macro|__HAL_RCC_TIM10_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM10_IS_CLK_ENABLED|macro|__HAL_RCC_TIM10_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM10_RELEASE_RESET|macro|__HAL_RCC_TIM10_RELEASE_RESET
DECL|__HAL_RCC_TIM10_RELEASE_RESET|macro|__HAL_RCC_TIM10_RELEASE_RESET
DECL|__HAL_RCC_TIM10_RELEASE_RESET|macro|__HAL_RCC_TIM10_RELEASE_RESET
DECL|__HAL_RCC_TIM10_RELEASE_RESET|macro|__HAL_RCC_TIM10_RELEASE_RESET
DECL|__HAL_RCC_TIM10_RELEASE_RESET|macro|__HAL_RCC_TIM10_RELEASE_RESET
DECL|__HAL_RCC_TIM10_RELEASE_RESET|macro|__HAL_RCC_TIM10_RELEASE_RESET
DECL|__HAL_RCC_TIM12_CLK_DISABLE|macro|__HAL_RCC_TIM12_CLK_DISABLE
DECL|__HAL_RCC_TIM12_CLK_DISABLE|macro|__HAL_RCC_TIM12_CLK_DISABLE
DECL|__HAL_RCC_TIM12_CLK_DISABLE|macro|__HAL_RCC_TIM12_CLK_DISABLE
DECL|__HAL_RCC_TIM12_CLK_DISABLE|macro|__HAL_RCC_TIM12_CLK_DISABLE
DECL|__HAL_RCC_TIM12_CLK_ENABLE|macro|__HAL_RCC_TIM12_CLK_ENABLE
DECL|__HAL_RCC_TIM12_CLK_ENABLE|macro|__HAL_RCC_TIM12_CLK_ENABLE
DECL|__HAL_RCC_TIM12_CLK_ENABLE|macro|__HAL_RCC_TIM12_CLK_ENABLE
DECL|__HAL_RCC_TIM12_CLK_ENABLE|macro|__HAL_RCC_TIM12_CLK_ENABLE
DECL|__HAL_RCC_TIM12_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM12_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM12_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM12_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM12_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM12_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM12_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM12_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM12_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM12_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM12_FORCE_RESET|macro|__HAL_RCC_TIM12_FORCE_RESET
DECL|__HAL_RCC_TIM12_FORCE_RESET|macro|__HAL_RCC_TIM12_FORCE_RESET
DECL|__HAL_RCC_TIM12_FORCE_RESET|macro|__HAL_RCC_TIM12_FORCE_RESET
DECL|__HAL_RCC_TIM12_FORCE_RESET|macro|__HAL_RCC_TIM12_FORCE_RESET
DECL|__HAL_RCC_TIM12_IS_CLK_DISABLED|macro|__HAL_RCC_TIM12_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM12_IS_CLK_DISABLED|macro|__HAL_RCC_TIM12_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM12_IS_CLK_DISABLED|macro|__HAL_RCC_TIM12_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM12_IS_CLK_DISABLED|macro|__HAL_RCC_TIM12_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM12_IS_CLK_ENABLED|macro|__HAL_RCC_TIM12_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM12_IS_CLK_ENABLED|macro|__HAL_RCC_TIM12_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM12_IS_CLK_ENABLED|macro|__HAL_RCC_TIM12_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM12_IS_CLK_ENABLED|macro|__HAL_RCC_TIM12_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM12_RELEASE_RESET|macro|__HAL_RCC_TIM12_RELEASE_RESET
DECL|__HAL_RCC_TIM12_RELEASE_RESET|macro|__HAL_RCC_TIM12_RELEASE_RESET
DECL|__HAL_RCC_TIM12_RELEASE_RESET|macro|__HAL_RCC_TIM12_RELEASE_RESET
DECL|__HAL_RCC_TIM12_RELEASE_RESET|macro|__HAL_RCC_TIM12_RELEASE_RESET
DECL|__HAL_RCC_TIM13_CLK_DISABLE|macro|__HAL_RCC_TIM13_CLK_DISABLE
DECL|__HAL_RCC_TIM13_CLK_DISABLE|macro|__HAL_RCC_TIM13_CLK_DISABLE
DECL|__HAL_RCC_TIM13_CLK_DISABLE|macro|__HAL_RCC_TIM13_CLK_DISABLE
DECL|__HAL_RCC_TIM13_CLK_DISABLE|macro|__HAL_RCC_TIM13_CLK_DISABLE
DECL|__HAL_RCC_TIM13_CLK_ENABLE|macro|__HAL_RCC_TIM13_CLK_ENABLE
DECL|__HAL_RCC_TIM13_CLK_ENABLE|macro|__HAL_RCC_TIM13_CLK_ENABLE
DECL|__HAL_RCC_TIM13_CLK_ENABLE|macro|__HAL_RCC_TIM13_CLK_ENABLE
DECL|__HAL_RCC_TIM13_CLK_ENABLE|macro|__HAL_RCC_TIM13_CLK_ENABLE
DECL|__HAL_RCC_TIM13_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM13_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM13_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM13_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM13_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM13_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM13_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM13_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM13_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM13_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM13_FORCE_RESET|macro|__HAL_RCC_TIM13_FORCE_RESET
DECL|__HAL_RCC_TIM13_FORCE_RESET|macro|__HAL_RCC_TIM13_FORCE_RESET
DECL|__HAL_RCC_TIM13_FORCE_RESET|macro|__HAL_RCC_TIM13_FORCE_RESET
DECL|__HAL_RCC_TIM13_FORCE_RESET|macro|__HAL_RCC_TIM13_FORCE_RESET
DECL|__HAL_RCC_TIM13_IS_CLK_DISABLED|macro|__HAL_RCC_TIM13_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM13_IS_CLK_DISABLED|macro|__HAL_RCC_TIM13_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM13_IS_CLK_DISABLED|macro|__HAL_RCC_TIM13_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM13_IS_CLK_DISABLED|macro|__HAL_RCC_TIM13_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM13_IS_CLK_ENABLED|macro|__HAL_RCC_TIM13_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM13_IS_CLK_ENABLED|macro|__HAL_RCC_TIM13_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM13_IS_CLK_ENABLED|macro|__HAL_RCC_TIM13_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM13_IS_CLK_ENABLED|macro|__HAL_RCC_TIM13_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM13_RELEASE_RESET|macro|__HAL_RCC_TIM13_RELEASE_RESET
DECL|__HAL_RCC_TIM13_RELEASE_RESET|macro|__HAL_RCC_TIM13_RELEASE_RESET
DECL|__HAL_RCC_TIM13_RELEASE_RESET|macro|__HAL_RCC_TIM13_RELEASE_RESET
DECL|__HAL_RCC_TIM13_RELEASE_RESET|macro|__HAL_RCC_TIM13_RELEASE_RESET
DECL|__HAL_RCC_TIM14_CLK_DISABLE|macro|__HAL_RCC_TIM14_CLK_DISABLE
DECL|__HAL_RCC_TIM14_CLK_DISABLE|macro|__HAL_RCC_TIM14_CLK_DISABLE
DECL|__HAL_RCC_TIM14_CLK_DISABLE|macro|__HAL_RCC_TIM14_CLK_DISABLE
DECL|__HAL_RCC_TIM14_CLK_DISABLE|macro|__HAL_RCC_TIM14_CLK_DISABLE
DECL|__HAL_RCC_TIM14_CLK_ENABLE|macro|__HAL_RCC_TIM14_CLK_ENABLE
DECL|__HAL_RCC_TIM14_CLK_ENABLE|macro|__HAL_RCC_TIM14_CLK_ENABLE
DECL|__HAL_RCC_TIM14_CLK_ENABLE|macro|__HAL_RCC_TIM14_CLK_ENABLE
DECL|__HAL_RCC_TIM14_CLK_ENABLE|macro|__HAL_RCC_TIM14_CLK_ENABLE
DECL|__HAL_RCC_TIM14_CLK_ENABLE|macro|__HAL_RCC_TIM14_CLK_ENABLE
DECL|__HAL_RCC_TIM14_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM14_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM14_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM14_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM14_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM14_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM14_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM14_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM14_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM14_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM14_FORCE_RESET|macro|__HAL_RCC_TIM14_FORCE_RESET
DECL|__HAL_RCC_TIM14_FORCE_RESET|macro|__HAL_RCC_TIM14_FORCE_RESET
DECL|__HAL_RCC_TIM14_FORCE_RESET|macro|__HAL_RCC_TIM14_FORCE_RESET
DECL|__HAL_RCC_TIM14_FORCE_RESET|macro|__HAL_RCC_TIM14_FORCE_RESET
DECL|__HAL_RCC_TIM14_IS_CLK_DISABLED|macro|__HAL_RCC_TIM14_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM14_IS_CLK_DISABLED|macro|__HAL_RCC_TIM14_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM14_IS_CLK_DISABLED|macro|__HAL_RCC_TIM14_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM14_IS_CLK_DISABLED|macro|__HAL_RCC_TIM14_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM14_IS_CLK_ENABLED|macro|__HAL_RCC_TIM14_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM14_IS_CLK_ENABLED|macro|__HAL_RCC_TIM14_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM14_IS_CLK_ENABLED|macro|__HAL_RCC_TIM14_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM14_IS_CLK_ENABLED|macro|__HAL_RCC_TIM14_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM14_RELEASE_RESET|macro|__HAL_RCC_TIM14_RELEASE_RESET
DECL|__HAL_RCC_TIM14_RELEASE_RESET|macro|__HAL_RCC_TIM14_RELEASE_RESET
DECL|__HAL_RCC_TIM14_RELEASE_RESET|macro|__HAL_RCC_TIM14_RELEASE_RESET
DECL|__HAL_RCC_TIM14_RELEASE_RESET|macro|__HAL_RCC_TIM14_RELEASE_RESET
DECL|__HAL_RCC_TIM2_CLK_DISABLE|macro|__HAL_RCC_TIM2_CLK_DISABLE
DECL|__HAL_RCC_TIM2_CLK_DISABLE|macro|__HAL_RCC_TIM2_CLK_DISABLE
DECL|__HAL_RCC_TIM2_CLK_DISABLE|macro|__HAL_RCC_TIM2_CLK_DISABLE
DECL|__HAL_RCC_TIM2_CLK_DISABLE|macro|__HAL_RCC_TIM2_CLK_DISABLE
DECL|__HAL_RCC_TIM2_CLK_DISABLE|macro|__HAL_RCC_TIM2_CLK_DISABLE
DECL|__HAL_RCC_TIM2_CLK_DISABLE|macro|__HAL_RCC_TIM2_CLK_DISABLE
DECL|__HAL_RCC_TIM2_CLK_ENABLE|macro|__HAL_RCC_TIM2_CLK_ENABLE
DECL|__HAL_RCC_TIM2_CLK_ENABLE|macro|__HAL_RCC_TIM2_CLK_ENABLE
DECL|__HAL_RCC_TIM2_CLK_ENABLE|macro|__HAL_RCC_TIM2_CLK_ENABLE
DECL|__HAL_RCC_TIM2_CLK_ENABLE|macro|__HAL_RCC_TIM2_CLK_ENABLE
DECL|__HAL_RCC_TIM2_CLK_ENABLE|macro|__HAL_RCC_TIM2_CLK_ENABLE
DECL|__HAL_RCC_TIM2_CLK_ENABLE|macro|__HAL_RCC_TIM2_CLK_ENABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM2_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM2_FORCE_RESET|macro|__HAL_RCC_TIM2_FORCE_RESET
DECL|__HAL_RCC_TIM2_FORCE_RESET|macro|__HAL_RCC_TIM2_FORCE_RESET
DECL|__HAL_RCC_TIM2_FORCE_RESET|macro|__HAL_RCC_TIM2_FORCE_RESET
DECL|__HAL_RCC_TIM2_FORCE_RESET|macro|__HAL_RCC_TIM2_FORCE_RESET
DECL|__HAL_RCC_TIM2_FORCE_RESET|macro|__HAL_RCC_TIM2_FORCE_RESET
DECL|__HAL_RCC_TIM2_FORCE_RESET|macro|__HAL_RCC_TIM2_FORCE_RESET
DECL|__HAL_RCC_TIM2_IS_CLK_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_DISABLED|macro|__HAL_RCC_TIM2_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM2_IS_CLK_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM2_IS_CLK_ENABLED|macro|__HAL_RCC_TIM2_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM2_RELEASE_RESET|macro|__HAL_RCC_TIM2_RELEASE_RESET
DECL|__HAL_RCC_TIM2_RELEASE_RESET|macro|__HAL_RCC_TIM2_RELEASE_RESET
DECL|__HAL_RCC_TIM2_RELEASE_RESET|macro|__HAL_RCC_TIM2_RELEASE_RESET
DECL|__HAL_RCC_TIM2_RELEASE_RESET|macro|__HAL_RCC_TIM2_RELEASE_RESET
DECL|__HAL_RCC_TIM2_RELEASE_RESET|macro|__HAL_RCC_TIM2_RELEASE_RESET
DECL|__HAL_RCC_TIM2_RELEASE_RESET|macro|__HAL_RCC_TIM2_RELEASE_RESET
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_DISABLE|macro|__HAL_RCC_TIM3_CLK_DISABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_CLK_ENABLE|macro|__HAL_RCC_TIM3_CLK_ENABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_FORCE_RESET|macro|__HAL_RCC_TIM3_FORCE_RESET
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_DISABLED|macro|__HAL_RCC_TIM3_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_IS_CLK_ENABLED|macro|__HAL_RCC_TIM3_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM3_RELEASE_RESET|macro|__HAL_RCC_TIM3_RELEASE_RESET
DECL|__HAL_RCC_TIM4_CLK_DISABLE|macro|__HAL_RCC_TIM4_CLK_DISABLE
DECL|__HAL_RCC_TIM4_CLK_DISABLE|macro|__HAL_RCC_TIM4_CLK_DISABLE
DECL|__HAL_RCC_TIM4_CLK_DISABLE|macro|__HAL_RCC_TIM4_CLK_DISABLE
DECL|__HAL_RCC_TIM4_CLK_DISABLE|macro|__HAL_RCC_TIM4_CLK_DISABLE
DECL|__HAL_RCC_TIM4_CLK_DISABLE|macro|__HAL_RCC_TIM4_CLK_DISABLE
DECL|__HAL_RCC_TIM4_CLK_DISABLE|macro|__HAL_RCC_TIM4_CLK_DISABLE
DECL|__HAL_RCC_TIM4_CLK_ENABLE|macro|__HAL_RCC_TIM4_CLK_ENABLE
DECL|__HAL_RCC_TIM4_CLK_ENABLE|macro|__HAL_RCC_TIM4_CLK_ENABLE
DECL|__HAL_RCC_TIM4_CLK_ENABLE|macro|__HAL_RCC_TIM4_CLK_ENABLE
DECL|__HAL_RCC_TIM4_CLK_ENABLE|macro|__HAL_RCC_TIM4_CLK_ENABLE
DECL|__HAL_RCC_TIM4_CLK_ENABLE|macro|__HAL_RCC_TIM4_CLK_ENABLE
DECL|__HAL_RCC_TIM4_CLK_ENABLE|macro|__HAL_RCC_TIM4_CLK_ENABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM4_FORCE_RESET|macro|__HAL_RCC_TIM4_FORCE_RESET
DECL|__HAL_RCC_TIM4_FORCE_RESET|macro|__HAL_RCC_TIM4_FORCE_RESET
DECL|__HAL_RCC_TIM4_FORCE_RESET|macro|__HAL_RCC_TIM4_FORCE_RESET
DECL|__HAL_RCC_TIM4_FORCE_RESET|macro|__HAL_RCC_TIM4_FORCE_RESET
DECL|__HAL_RCC_TIM4_FORCE_RESET|macro|__HAL_RCC_TIM4_FORCE_RESET
DECL|__HAL_RCC_TIM4_FORCE_RESET|macro|__HAL_RCC_TIM4_FORCE_RESET
DECL|__HAL_RCC_TIM4_IS_CLK_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM4_IS_CLK_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM4_IS_CLK_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM4_IS_CLK_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM4_IS_CLK_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM4_IS_CLK_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM4_RELEASE_RESET|macro|__HAL_RCC_TIM4_RELEASE_RESET
DECL|__HAL_RCC_TIM4_RELEASE_RESET|macro|__HAL_RCC_TIM4_RELEASE_RESET
DECL|__HAL_RCC_TIM4_RELEASE_RESET|macro|__HAL_RCC_TIM4_RELEASE_RESET
DECL|__HAL_RCC_TIM4_RELEASE_RESET|macro|__HAL_RCC_TIM4_RELEASE_RESET
DECL|__HAL_RCC_TIM4_RELEASE_RESET|macro|__HAL_RCC_TIM4_RELEASE_RESET
DECL|__HAL_RCC_TIM4_RELEASE_RESET|macro|__HAL_RCC_TIM4_RELEASE_RESET
DECL|__HAL_RCC_TIM6_CLK_DISABLE|macro|__HAL_RCC_TIM6_CLK_DISABLE
DECL|__HAL_RCC_TIM6_CLK_DISABLE|macro|__HAL_RCC_TIM6_CLK_DISABLE
DECL|__HAL_RCC_TIM6_CLK_DISABLE|macro|__HAL_RCC_TIM6_CLK_DISABLE
DECL|__HAL_RCC_TIM6_CLK_DISABLE|macro|__HAL_RCC_TIM6_CLK_DISABLE
DECL|__HAL_RCC_TIM6_CLK_DISABLE|macro|__HAL_RCC_TIM6_CLK_DISABLE
DECL|__HAL_RCC_TIM6_CLK_ENABLE|macro|__HAL_RCC_TIM6_CLK_ENABLE
DECL|__HAL_RCC_TIM6_CLK_ENABLE|macro|__HAL_RCC_TIM6_CLK_ENABLE
DECL|__HAL_RCC_TIM6_CLK_ENABLE|macro|__HAL_RCC_TIM6_CLK_ENABLE
DECL|__HAL_RCC_TIM6_CLK_ENABLE|macro|__HAL_RCC_TIM6_CLK_ENABLE
DECL|__HAL_RCC_TIM6_CLK_ENABLE|macro|__HAL_RCC_TIM6_CLK_ENABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM6_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM6_FORCE_RESET|macro|__HAL_RCC_TIM6_FORCE_RESET
DECL|__HAL_RCC_TIM6_FORCE_RESET|macro|__HAL_RCC_TIM6_FORCE_RESET
DECL|__HAL_RCC_TIM6_FORCE_RESET|macro|__HAL_RCC_TIM6_FORCE_RESET
DECL|__HAL_RCC_TIM6_FORCE_RESET|macro|__HAL_RCC_TIM6_FORCE_RESET
DECL|__HAL_RCC_TIM6_FORCE_RESET|macro|__HAL_RCC_TIM6_FORCE_RESET
DECL|__HAL_RCC_TIM6_IS_CLK_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM6_IS_CLK_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM6_IS_CLK_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM6_IS_CLK_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM6_IS_CLK_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM6_RELEASE_RESET|macro|__HAL_RCC_TIM6_RELEASE_RESET
DECL|__HAL_RCC_TIM6_RELEASE_RESET|macro|__HAL_RCC_TIM6_RELEASE_RESET
DECL|__HAL_RCC_TIM6_RELEASE_RESET|macro|__HAL_RCC_TIM6_RELEASE_RESET
DECL|__HAL_RCC_TIM6_RELEASE_RESET|macro|__HAL_RCC_TIM6_RELEASE_RESET
DECL|__HAL_RCC_TIM6_RELEASE_RESET|macro|__HAL_RCC_TIM6_RELEASE_RESET
DECL|__HAL_RCC_TIM7_CLK_DISABLE|macro|__HAL_RCC_TIM7_CLK_DISABLE
DECL|__HAL_RCC_TIM7_CLK_DISABLE|macro|__HAL_RCC_TIM7_CLK_DISABLE
DECL|__HAL_RCC_TIM7_CLK_DISABLE|macro|__HAL_RCC_TIM7_CLK_DISABLE
DECL|__HAL_RCC_TIM7_CLK_DISABLE|macro|__HAL_RCC_TIM7_CLK_DISABLE
DECL|__HAL_RCC_TIM7_CLK_ENABLE|macro|__HAL_RCC_TIM7_CLK_ENABLE
DECL|__HAL_RCC_TIM7_CLK_ENABLE|macro|__HAL_RCC_TIM7_CLK_ENABLE
DECL|__HAL_RCC_TIM7_CLK_ENABLE|macro|__HAL_RCC_TIM7_CLK_ENABLE
DECL|__HAL_RCC_TIM7_CLK_ENABLE|macro|__HAL_RCC_TIM7_CLK_ENABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM7_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM7_FORCE_RESET|macro|__HAL_RCC_TIM7_FORCE_RESET
DECL|__HAL_RCC_TIM7_FORCE_RESET|macro|__HAL_RCC_TIM7_FORCE_RESET
DECL|__HAL_RCC_TIM7_FORCE_RESET|macro|__HAL_RCC_TIM7_FORCE_RESET
DECL|__HAL_RCC_TIM7_FORCE_RESET|macro|__HAL_RCC_TIM7_FORCE_RESET
DECL|__HAL_RCC_TIM7_IS_CLK_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM7_IS_CLK_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM7_IS_CLK_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM7_IS_CLK_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM7_RELEASE_RESET|macro|__HAL_RCC_TIM7_RELEASE_RESET
DECL|__HAL_RCC_TIM7_RELEASE_RESET|macro|__HAL_RCC_TIM7_RELEASE_RESET
DECL|__HAL_RCC_TIM7_RELEASE_RESET|macro|__HAL_RCC_TIM7_RELEASE_RESET
DECL|__HAL_RCC_TIM7_RELEASE_RESET|macro|__HAL_RCC_TIM7_RELEASE_RESET
DECL|__HAL_RCC_TIM8_CLK_DISABLE|macro|__HAL_RCC_TIM8_CLK_DISABLE
DECL|__HAL_RCC_TIM8_CLK_DISABLE|macro|__HAL_RCC_TIM8_CLK_DISABLE
DECL|__HAL_RCC_TIM8_CLK_DISABLE|macro|__HAL_RCC_TIM8_CLK_DISABLE
DECL|__HAL_RCC_TIM8_CLK_DISABLE|macro|__HAL_RCC_TIM8_CLK_DISABLE
DECL|__HAL_RCC_TIM8_CLK_ENABLE|macro|__HAL_RCC_TIM8_CLK_ENABLE
DECL|__HAL_RCC_TIM8_CLK_ENABLE|macro|__HAL_RCC_TIM8_CLK_ENABLE
DECL|__HAL_RCC_TIM8_CLK_ENABLE|macro|__HAL_RCC_TIM8_CLK_ENABLE
DECL|__HAL_RCC_TIM8_CLK_ENABLE|macro|__HAL_RCC_TIM8_CLK_ENABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE|macro|__HAL_RCC_TIM8_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_TIM8_FORCE_RESET|macro|__HAL_RCC_TIM8_FORCE_RESET
DECL|__HAL_RCC_TIM8_FORCE_RESET|macro|__HAL_RCC_TIM8_FORCE_RESET
DECL|__HAL_RCC_TIM8_FORCE_RESET|macro|__HAL_RCC_TIM8_FORCE_RESET
DECL|__HAL_RCC_TIM8_FORCE_RESET|macro|__HAL_RCC_TIM8_FORCE_RESET
DECL|__HAL_RCC_TIM8_IS_CLK_DISABLED|macro|__HAL_RCC_TIM8_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM8_IS_CLK_DISABLED|macro|__HAL_RCC_TIM8_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM8_IS_CLK_DISABLED|macro|__HAL_RCC_TIM8_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM8_IS_CLK_DISABLED|macro|__HAL_RCC_TIM8_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM8_IS_CLK_ENABLED|macro|__HAL_RCC_TIM8_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM8_IS_CLK_ENABLED|macro|__HAL_RCC_TIM8_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM8_IS_CLK_ENABLED|macro|__HAL_RCC_TIM8_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM8_IS_CLK_ENABLED|macro|__HAL_RCC_TIM8_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM8_RELEASE_RESET|macro|__HAL_RCC_TIM8_RELEASE_RESET
DECL|__HAL_RCC_TIM8_RELEASE_RESET|macro|__HAL_RCC_TIM8_RELEASE_RESET
DECL|__HAL_RCC_TIM8_RELEASE_RESET|macro|__HAL_RCC_TIM8_RELEASE_RESET
DECL|__HAL_RCC_TIM8_RELEASE_RESET|macro|__HAL_RCC_TIM8_RELEASE_RESET
DECL|__HAL_RCC_TIMCLKPRESCALER|macro|__HAL_RCC_TIMCLKPRESCALER
DECL|__HAL_RCC_UART10_CLK_DISABLE|macro|__HAL_RCC_UART10_CLK_DISABLE
DECL|__HAL_RCC_UART10_CLK_ENABLE|macro|__HAL_RCC_UART10_CLK_ENABLE
DECL|__HAL_RCC_UART10_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART10_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART10_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART10_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART10_FORCE_RESET|macro|__HAL_RCC_UART10_FORCE_RESET
DECL|__HAL_RCC_UART10_IS_CLK_DISABLED|macro|__HAL_RCC_UART10_IS_CLK_DISABLED
DECL|__HAL_RCC_UART10_IS_CLK_ENABLED|macro|__HAL_RCC_UART10_IS_CLK_ENABLED
DECL|__HAL_RCC_UART10_RELEASE_RESET|macro|__HAL_RCC_UART10_RELEASE_RESET
DECL|__HAL_RCC_UART4_CLK_DISABLE|macro|__HAL_RCC_UART4_CLK_DISABLE
DECL|__HAL_RCC_UART4_CLK_DISABLE|macro|__HAL_RCC_UART4_CLK_DISABLE
DECL|__HAL_RCC_UART4_CLK_DISABLE|macro|__HAL_RCC_UART4_CLK_DISABLE
DECL|__HAL_RCC_UART4_CLK_DISABLE|macro|__HAL_RCC_UART4_CLK_DISABLE
DECL|__HAL_RCC_UART4_CLK_ENABLE|macro|__HAL_RCC_UART4_CLK_ENABLE
DECL|__HAL_RCC_UART4_CLK_ENABLE|macro|__HAL_RCC_UART4_CLK_ENABLE
DECL|__HAL_RCC_UART4_CLK_ENABLE|macro|__HAL_RCC_UART4_CLK_ENABLE
DECL|__HAL_RCC_UART4_CLK_ENABLE|macro|__HAL_RCC_UART4_CLK_ENABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART4_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART4_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART4_FORCE_RESET|macro|__HAL_RCC_UART4_FORCE_RESET
DECL|__HAL_RCC_UART4_FORCE_RESET|macro|__HAL_RCC_UART4_FORCE_RESET
DECL|__HAL_RCC_UART4_FORCE_RESET|macro|__HAL_RCC_UART4_FORCE_RESET
DECL|__HAL_RCC_UART4_FORCE_RESET|macro|__HAL_RCC_UART4_FORCE_RESET
DECL|__HAL_RCC_UART4_IS_CLK_DISABLED|macro|__HAL_RCC_UART4_IS_CLK_DISABLED
DECL|__HAL_RCC_UART4_IS_CLK_DISABLED|macro|__HAL_RCC_UART4_IS_CLK_DISABLED
DECL|__HAL_RCC_UART4_IS_CLK_DISABLED|macro|__HAL_RCC_UART4_IS_CLK_DISABLED
DECL|__HAL_RCC_UART4_IS_CLK_DISABLED|macro|__HAL_RCC_UART4_IS_CLK_DISABLED
DECL|__HAL_RCC_UART4_IS_CLK_ENABLED|macro|__HAL_RCC_UART4_IS_CLK_ENABLED
DECL|__HAL_RCC_UART4_IS_CLK_ENABLED|macro|__HAL_RCC_UART4_IS_CLK_ENABLED
DECL|__HAL_RCC_UART4_IS_CLK_ENABLED|macro|__HAL_RCC_UART4_IS_CLK_ENABLED
DECL|__HAL_RCC_UART4_IS_CLK_ENABLED|macro|__HAL_RCC_UART4_IS_CLK_ENABLED
DECL|__HAL_RCC_UART4_RELEASE_RESET|macro|__HAL_RCC_UART4_RELEASE_RESET
DECL|__HAL_RCC_UART4_RELEASE_RESET|macro|__HAL_RCC_UART4_RELEASE_RESET
DECL|__HAL_RCC_UART4_RELEASE_RESET|macro|__HAL_RCC_UART4_RELEASE_RESET
DECL|__HAL_RCC_UART4_RELEASE_RESET|macro|__HAL_RCC_UART4_RELEASE_RESET
DECL|__HAL_RCC_UART5_CLK_DISABLE|macro|__HAL_RCC_UART5_CLK_DISABLE
DECL|__HAL_RCC_UART5_CLK_DISABLE|macro|__HAL_RCC_UART5_CLK_DISABLE
DECL|__HAL_RCC_UART5_CLK_DISABLE|macro|__HAL_RCC_UART5_CLK_DISABLE
DECL|__HAL_RCC_UART5_CLK_DISABLE|macro|__HAL_RCC_UART5_CLK_DISABLE
DECL|__HAL_RCC_UART5_CLK_ENABLE|macro|__HAL_RCC_UART5_CLK_ENABLE
DECL|__HAL_RCC_UART5_CLK_ENABLE|macro|__HAL_RCC_UART5_CLK_ENABLE
DECL|__HAL_RCC_UART5_CLK_ENABLE|macro|__HAL_RCC_UART5_CLK_ENABLE
DECL|__HAL_RCC_UART5_CLK_ENABLE|macro|__HAL_RCC_UART5_CLK_ENABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART5_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART5_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART5_FORCE_RESET|macro|__HAL_RCC_UART5_FORCE_RESET
DECL|__HAL_RCC_UART5_FORCE_RESET|macro|__HAL_RCC_UART5_FORCE_RESET
DECL|__HAL_RCC_UART5_FORCE_RESET|macro|__HAL_RCC_UART5_FORCE_RESET
DECL|__HAL_RCC_UART5_FORCE_RESET|macro|__HAL_RCC_UART5_FORCE_RESET
DECL|__HAL_RCC_UART5_IS_CLK_DISABLED|macro|__HAL_RCC_UART5_IS_CLK_DISABLED
DECL|__HAL_RCC_UART5_IS_CLK_DISABLED|macro|__HAL_RCC_UART5_IS_CLK_DISABLED
DECL|__HAL_RCC_UART5_IS_CLK_DISABLED|macro|__HAL_RCC_UART5_IS_CLK_DISABLED
DECL|__HAL_RCC_UART5_IS_CLK_DISABLED|macro|__HAL_RCC_UART5_IS_CLK_DISABLED
DECL|__HAL_RCC_UART5_IS_CLK_ENABLED|macro|__HAL_RCC_UART5_IS_CLK_ENABLED
DECL|__HAL_RCC_UART5_IS_CLK_ENABLED|macro|__HAL_RCC_UART5_IS_CLK_ENABLED
DECL|__HAL_RCC_UART5_IS_CLK_ENABLED|macro|__HAL_RCC_UART5_IS_CLK_ENABLED
DECL|__HAL_RCC_UART5_IS_CLK_ENABLED|macro|__HAL_RCC_UART5_IS_CLK_ENABLED
DECL|__HAL_RCC_UART5_RELEASE_RESET|macro|__HAL_RCC_UART5_RELEASE_RESET
DECL|__HAL_RCC_UART5_RELEASE_RESET|macro|__HAL_RCC_UART5_RELEASE_RESET
DECL|__HAL_RCC_UART5_RELEASE_RESET|macro|__HAL_RCC_UART5_RELEASE_RESET
DECL|__HAL_RCC_UART5_RELEASE_RESET|macro|__HAL_RCC_UART5_RELEASE_RESET
DECL|__HAL_RCC_UART7_CLK_DISABLE|macro|__HAL_RCC_UART7_CLK_DISABLE
DECL|__HAL_RCC_UART7_CLK_DISABLE|macro|__HAL_RCC_UART7_CLK_DISABLE
DECL|__HAL_RCC_UART7_CLK_ENABLE|macro|__HAL_RCC_UART7_CLK_ENABLE
DECL|__HAL_RCC_UART7_CLK_ENABLE|macro|__HAL_RCC_UART7_CLK_ENABLE
DECL|__HAL_RCC_UART7_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART7_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART7_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART7_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART7_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART7_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART7_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART7_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART7_FORCE_RESET|macro|__HAL_RCC_UART7_FORCE_RESET
DECL|__HAL_RCC_UART7_FORCE_RESET|macro|__HAL_RCC_UART7_FORCE_RESET
DECL|__HAL_RCC_UART7_IS_CLK_DISABLED|macro|__HAL_RCC_UART7_IS_CLK_DISABLED
DECL|__HAL_RCC_UART7_IS_CLK_DISABLED|macro|__HAL_RCC_UART7_IS_CLK_DISABLED
DECL|__HAL_RCC_UART7_IS_CLK_ENABLED|macro|__HAL_RCC_UART7_IS_CLK_ENABLED
DECL|__HAL_RCC_UART7_IS_CLK_ENABLED|macro|__HAL_RCC_UART7_IS_CLK_ENABLED
DECL|__HAL_RCC_UART7_RELEASE_RESET|macro|__HAL_RCC_UART7_RELEASE_RESET
DECL|__HAL_RCC_UART7_RELEASE_RESET|macro|__HAL_RCC_UART7_RELEASE_RESET
DECL|__HAL_RCC_UART8_CLK_DISABLE|macro|__HAL_RCC_UART8_CLK_DISABLE
DECL|__HAL_RCC_UART8_CLK_DISABLE|macro|__HAL_RCC_UART8_CLK_DISABLE
DECL|__HAL_RCC_UART8_CLK_ENABLE|macro|__HAL_RCC_UART8_CLK_ENABLE
DECL|__HAL_RCC_UART8_CLK_ENABLE|macro|__HAL_RCC_UART8_CLK_ENABLE
DECL|__HAL_RCC_UART8_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART8_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART8_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART8_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART8_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART8_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART8_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART8_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART8_FORCE_RESET|macro|__HAL_RCC_UART8_FORCE_RESET
DECL|__HAL_RCC_UART8_FORCE_RESET|macro|__HAL_RCC_UART8_FORCE_RESET
DECL|__HAL_RCC_UART8_IS_CLK_DISABLED|macro|__HAL_RCC_UART8_IS_CLK_DISABLED
DECL|__HAL_RCC_UART8_IS_CLK_DISABLED|macro|__HAL_RCC_UART8_IS_CLK_DISABLED
DECL|__HAL_RCC_UART8_IS_CLK_ENABLED|macro|__HAL_RCC_UART8_IS_CLK_ENABLED
DECL|__HAL_RCC_UART8_IS_CLK_ENABLED|macro|__HAL_RCC_UART8_IS_CLK_ENABLED
DECL|__HAL_RCC_UART8_RELEASE_RESET|macro|__HAL_RCC_UART8_RELEASE_RESET
DECL|__HAL_RCC_UART8_RELEASE_RESET|macro|__HAL_RCC_UART8_RELEASE_RESET
DECL|__HAL_RCC_UART9_CLK_DISABLE|macro|__HAL_RCC_UART9_CLK_DISABLE
DECL|__HAL_RCC_UART9_CLK_ENABLE|macro|__HAL_RCC_UART9_CLK_ENABLE
DECL|__HAL_RCC_UART9_CLK_SLEEP_DISABLE|macro|__HAL_RCC_UART9_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_UART9_CLK_SLEEP_ENABLE|macro|__HAL_RCC_UART9_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_UART9_FORCE_RESET|macro|__HAL_RCC_UART9_FORCE_RESET
DECL|__HAL_RCC_UART9_IS_CLK_DISABLED|macro|__HAL_RCC_UART9_IS_CLK_DISABLED
DECL|__HAL_RCC_UART9_IS_CLK_ENABLED|macro|__HAL_RCC_UART9_IS_CLK_ENABLED
DECL|__HAL_RCC_UART9_RELEASE_RESET|macro|__HAL_RCC_UART9_RELEASE_RESET
DECL|__HAL_RCC_USART3_CLK_DISABLE|macro|__HAL_RCC_USART3_CLK_DISABLE
DECL|__HAL_RCC_USART3_CLK_DISABLE|macro|__HAL_RCC_USART3_CLK_DISABLE
DECL|__HAL_RCC_USART3_CLK_DISABLE|macro|__HAL_RCC_USART3_CLK_DISABLE
DECL|__HAL_RCC_USART3_CLK_DISABLE|macro|__HAL_RCC_USART3_CLK_DISABLE
DECL|__HAL_RCC_USART3_CLK_ENABLE|macro|__HAL_RCC_USART3_CLK_ENABLE
DECL|__HAL_RCC_USART3_CLK_ENABLE|macro|__HAL_RCC_USART3_CLK_ENABLE
DECL|__HAL_RCC_USART3_CLK_ENABLE|macro|__HAL_RCC_USART3_CLK_ENABLE
DECL|__HAL_RCC_USART3_CLK_ENABLE|macro|__HAL_RCC_USART3_CLK_ENABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART3_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USART3_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USART3_FORCE_RESET|macro|__HAL_RCC_USART3_FORCE_RESET
DECL|__HAL_RCC_USART3_FORCE_RESET|macro|__HAL_RCC_USART3_FORCE_RESET
DECL|__HAL_RCC_USART3_FORCE_RESET|macro|__HAL_RCC_USART3_FORCE_RESET
DECL|__HAL_RCC_USART3_FORCE_RESET|macro|__HAL_RCC_USART3_FORCE_RESET
DECL|__HAL_RCC_USART3_IS_CLK_DISABLED|macro|__HAL_RCC_USART3_IS_CLK_DISABLED
DECL|__HAL_RCC_USART3_IS_CLK_DISABLED|macro|__HAL_RCC_USART3_IS_CLK_DISABLED
DECL|__HAL_RCC_USART3_IS_CLK_DISABLED|macro|__HAL_RCC_USART3_IS_CLK_DISABLED
DECL|__HAL_RCC_USART3_IS_CLK_DISABLED|macro|__HAL_RCC_USART3_IS_CLK_DISABLED
DECL|__HAL_RCC_USART3_IS_CLK_ENABLED|macro|__HAL_RCC_USART3_IS_CLK_ENABLED
DECL|__HAL_RCC_USART3_IS_CLK_ENABLED|macro|__HAL_RCC_USART3_IS_CLK_ENABLED
DECL|__HAL_RCC_USART3_IS_CLK_ENABLED|macro|__HAL_RCC_USART3_IS_CLK_ENABLED
DECL|__HAL_RCC_USART3_IS_CLK_ENABLED|macro|__HAL_RCC_USART3_IS_CLK_ENABLED
DECL|__HAL_RCC_USART3_RELEASE_RESET|macro|__HAL_RCC_USART3_RELEASE_RESET
DECL|__HAL_RCC_USART3_RELEASE_RESET|macro|__HAL_RCC_USART3_RELEASE_RESET
DECL|__HAL_RCC_USART3_RELEASE_RESET|macro|__HAL_RCC_USART3_RELEASE_RESET
DECL|__HAL_RCC_USART3_RELEASE_RESET|macro|__HAL_RCC_USART3_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_FS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_FS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_FS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_FS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_FS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_FS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_FS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_FS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_FS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_FS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_FS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_FS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_FS_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_FS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_FS_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_FS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_FS_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_FS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_FS_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_FS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_FS_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_FS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_FS_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_HS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_HS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_HS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_HS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_HS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_HS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_HS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_HS_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_HS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_HS_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_HS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_HS_RELEASE_RESET
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE|macro|__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
DECL|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED
DECL|__STM32F4xx_HAL_RCC_EX_H|macro|__STM32F4xx_HAL_RCC_EX_H
