



    Cadence Design Systems, Inc.
    Packager-XL 24.1 P001 (4234998) WIN32 9/4/2024 12:00:00 IST
    (C) Copyright 1994, Cadence Design Systems, Inc.

    Run on Mon Aug  4 15:47:41 2025


 **********************************************
 *  Processing project file and command line  *
 **********************************************



    ANNOTATE  'BODY' 'PIN'
    COMP_DEF_PROP  'ALT_SYMBOLS' 'JEDEC_TYPE' 'MERGE_NC_PINS' 'MERGE_POWER_PINS'
                   'NC_PINS' 'PINCOUNT' 'POWER_GROUP' 'POWER_PINS'
    COMP_INST_PROP  'DEFAULT_SIGNAL_MODEL' 'GROUP' 'REUSE_ID' 'REUSE_INSTANCE'
                    'REUSE_NAME' 'ROOM' 'SIGNAL_MODEL' 'VOLT_TEMP_SIGNAL_MODEL'
                    'ISRFELEMENT' 'RFELEMENTTYPE' 'RFLAYER' 'RFLAYER1'
                    'RFLAYER2' 'RFLAYER3' 'RFLAYER4' 'RFLAYER5' 'RFLAYER6'
                    'RFLAYER7' 'RFLAYER8' 'RFLAYER9' 'RFLAYER10' 'RFLAYER11'
                    'RFLAYER12' 'RFLAYER13' 'RFLAYER14' 'RFLAYER15' 'RFLAYER16'
                    'RFCOUPLINGMODE' 'RFFLIPMODE' 'RFANGLE' 'RFANGLE1' 'RFWIDTH'
                    'RFWIDTH1' 'RFWIDTH2' 'RFWIDTH3' 'RFWIDTH4' 'RFWIDTH5'
                    'RFWIDTH6' 'RFWIDTH7' 'RFWIDTH8' 'RFWIDTH9' 'RFWIDTH10'
                    'RFWIDTH11' 'RFWIDTH12' 'RFWIDTH13' 'RFWIDTH14' 'RFWIDTH15'
                    'RFWIDTH16' 'RFLENGTH' 'RFLENGTH1' 'RFLENGTH2' 'RFLENGTH3'
                    'RFLENGTH4' 'RFLENGTH5' 'RFLENGTH6' 'RFLENGTH7' 'RFLENGTH8'
                    'RFSPACING' 'RFSPACING1' 'RFSPACING2' 'RFSPACING3'
                    'RFSPACING4' 'RFSPACING5' 'RFSPACING6' 'RFSPACING7'
                    'RFSPACING8' 'RFSPACING9' 'RFSPACING10' 'RFSPACING11'
                    'RFSPACING12' 'RFSPACING13' 'RFSPACING14' 'RFSPACING15'
                    'RFOFFSETX' 'RFOFFSETY' 'RFRADIUS' 'RFDEPTH' 'RFFREQUENCY'
                    'RFMITERFRACTION' 'RFBENDMODE' 'RFNUMBERLEGS'
                    'RFNUMBERPAIRS' 'RFNUMBERTURNS' 'RFCAPACITANCE'
                    'RFRESISTANCE' 'RFINDUCTANCE' 'RFPADSTACKNAME'
                    'RFPADSSMNAME1' 'RFPADSSMNAME2' 'RFPADBEGINLAYER'
                    'RFPADENDLAYER' 'RFPADLINEWIDTH1' 'RFPADLINEWIDTH2'
                    'RFPADDIAMETER' 'RFPADDIAMETER1' 'RFPADDIAMETER2'
                    'RFPADLENGTH1' 'RFPADLENGTH2' 'RFHOLEDIAMETER' 'RFPADANGLE'
                    'RFDRANAME' 'RFPADTYPE' 'RFUID' 'RFBLOCK' 'RFDCNET'
                    'RFGROUP' 'MWO_NAME'
    SUPPRESS_GLOBAL_SHORT_CHECK OFF
    DEBUG    0
    DEFAULT_PHYS_DES_PREFIX U
    FEEDBACK  'OFF'
    MAX_ERRORS 999
    NET_NAME_CHARS   @  -  !  #  %  &  (  )  *  .  /  :  ?  [  ]  ^  _  `  +
                     =  >  0  1  2  3  4  5  6  7  8  9
    NET_NAME_LENGTH 31
    NUM_OLD_VERSIONS 3
    OPTIMIZE OFF
    REUSE_REFDES ON
    OPF_OPTIMIZATION OFF
    HARD_LOC_SEC OFF
    FORCE_PTF_ENTRY OFF
    REGENERATE_PHYSICAL_NET_NAME OFF
    SCH_POWER_GROUP_WINS_OVER_PPT OFF
    NULL_OPT_VALID OFF
    USE_VECTOR_NOTATION ON
    FILTER_ECS_FROM_XNET ON
    OUTPUT  'ON'
    PACKAGE_PROP  'GROUP' 'ROOM'
    PART_TYPE_LENGTH 31
    PPT  ../../library/cadence_ppt_files/cds_analogue.ptf 
         ../../library/cadence_ppt_files/cds_connectors.ptf 
         ../../library/cadence_ppt_files/cds_logic.ptf 
         ../../library/cadence_ppt_files/cds_pld.ptf 
         ../../library/cadence_ppt_files/cds_special.ptf 
         ../../library/cadence_ppt_files/cnconnector.ptf 
         ../../library/cadence_ppt_files/cndiscrete.ptf 
         ../../library/cadence_ppt_files/cnpassive.ptf 
    REF_DES_LENGTH 31
    REPACKAGE OFF
    ELECTRICAL_CONSTRAINTS ON
    OVERWRITE_CONSTRAINTS OFF
    RUN_DIR ./worklib/pc065d_fibv2a_toplevel/packaged/
    STRICT_PACKAGE_PROP  'REUSE_INSTANCE'
    USE_LIBRARY_PPT ON
    USE_STATE ON
    WARNINGS ON
    LIBRARY  'uob_hep_pc065a_lib' 'bris_cds_analogue' 'bris_cds_discrete'
             'bris_cds_logic' 'bris_cds_special' 'bris_cds_standard'
             'cnconnector' 'cndiscrete' 'cnpassive' 'cnpower' 'cnmech'
             'cninterface' 'cnmemory' 'standard'
    CDSPROP_FILE 
    VIEW_PTF part_table
    VIEW_PACKAGER packaged
    VIEW_CONSTRAINTS sch_1
    DESIGN_LIBRARY uob_hep_pc065a_lib
    DESIGN_NAME pc065d_fibv2a_toplevel
    VIEW_CONFIG_PHYSICAL cfg_package
    SD_SUFFIX_SEPARATOR _
    STOP_PST_GEN_ON_PTF_MISMATCH ON
    IGNORE_PRIM_BINDING OFF
    LOG_INST_PHYS_PATH ON
    ANNOTATE_VISIBLE_SEC OFF
    PTF_MISMATCH_EXCLUDE_INJ_PROP  'ALL'
    IMPORT_HFS_HARDSEC_ON_SWAP_PINS OFF
    ALLOW_PTFVALUE_INITIAL_BLANKS ON
    PRESERVE_UNSUBSTITUTED_MACROS OFF
    DETECT_SYS_NETSHORTS_PKG ON
    PROCESS_PIN_SHORT_PROP OFF
    STOP_PACKAGE_ON_SCHEMATIC_ERROR OFF
    LOCK_FILE_PERM 444
    LOCK_FOR_SAME_USER OFF
    ERROR_ON_MISMATCHED_INTERFACE ON
    RETAIN_ZERO_NODE_NETS OFF
    IGNORE_ERR_EMPTY_LONGPARTNAME OFF
    ERROR_ILLEGAL_QUOTE_PPT OFF
    B2F_OVERWRITE_CONSTRAINTS OFF
    ERROR_ON_PARTIAL_INSTANTIATION_OF_HSS OFF
    RUN_HIERWR_BEFORE_PXL OFF
    IMPORT_CONSTRAINTS_ONLY_FEEDBACK OFF
    REPORT_NET_PROP_CONFLICT_AS_ERROR OFF
    CHECK_PACK_SYNC_ON_PKG OFF
    ERR_OK_NET_ONE_PIN_MULTI_NODES OFF
    ALLOW_PINTEXT_SWAP ON
    SHOW_EXTENDED_HELP ON
    HONOR_SOFT_PROPS_PACKAGE  'NONE'
    ALLOW_SAME_PACKAGE OFF
    INCLUDE_KEY_PROP_COMP_DEF OFF

 **************************************************************
 *  End processing project file and command line  (00:00:00)  *
 **************************************************************


Creating Configuration "cfg_package" for Design "pc065d_fibv2a_toplevel"

INFO(SPCODD-181): Loading C:\Cadence\SPB_24.1\share\cdssetup\cdsprop.tmf.
      INFO(SPCODD-181): Loading C:\Cadence\SPB_24.1\share\cdssetup\cdsprop.paf.
      INFO(SPCODD-181): Loading ../../library/cadence_ppt_files/cds_analogue.ptf.
      INFO(SPCODD-181): Loading ../../library/cadence_ppt_files/cds_connectors.ptf.
      INFO(SPCODD-181): Loading ../../library/cadence_ppt_files/cds_logic.ptf.
      INFO(SPCODD-181): Loading ../../library/cadence_ppt_files/cds_pld.ptf.
      INFO(SPCODD-181): Loading ../../library/cadence_ppt_files/cds_special.ptf.
      INFO(SPCODD-181): Loading ../../library/cadence_ppt_files/cnconnector.ptf.
      INFO(SPCODD-181): Loading ../../library/cadence_ppt_files/cndiscrete.ptf.
      INFO(SPCODD-181): Loading ../../library/cadence_ppt_files/cnpassive.ptf.
      
 *********************************
 *  Loading the design database  *
 *********************************

INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cnconnector/con20p_~
	sfp/part_table/con20p_sfp.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cndiscrete/inductan~
	ce/part_table/inductance.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cnpassive/capcersmd~
	cl2/part_table/capcersmdcl2.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cds_special/tca9803~
	/part_table/TCA9803.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cnconnector/con400p~
	_40abcdefghjk_vita571/part_table/con400p_40abcdefghjk_vita571.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cnmech/sfp_cage_x4/~
	part_table/sfp_cage_x4.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cnconnector/con3p/p~
	art_table/con3p.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cnpassive/tp/part_t~
	able/tp.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cnconnector/con4p/p~
	art_table/con4p.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cnmemory/24aa025e48~
	/part_table/24aa025e48.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cnconnector/pcoax/p~
	art_table/pcoax.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cds_logic/tmp1075nd~
	rlr/part_table/part.ptf.
      INFO(SPCODD-181): Loading C:/Users/phdgc/Downloads/library/cds_discrete/sit502~
	2/part_table/SIT5022.ptf.
      
 *************************
 *  Loading State Files  *
 *************************

Loading ./worklib/pc065d_fibv2a_toplevel/packaged/pxl.state. 

 *****************************************
 *  End loading State Files  (00:00:00)  *
 *****************************************


 ****************************************
 *  Starting to assign physical parts.  *
 ****************************************


 ***********************************************
 *  End assigning physical parts.  (00:00:00)  *
 ***********************************************


 ***************
 *  Packaging  *
 ***************


 *******************************
 *  End packaging  (00:00:00)  *
 *******************************

Conflicts found in net properties. Please refer to pstprop.dat file

INFO(SPCOPK-1442): No errors detected
INFO(SPCOPK-1444): No warnings detected
    Start time   15:47:41
    End time     15:47:42
    Elapsed time  0:00:01

 ***************************************************************************
 *  Packager-XL execution done.
 ***************************************************************************
Starting to audit ECsets in the design...
Audit completed successfully.