======================================================
RTLCompiler invoked with options:
======================================================
-main cad_lib.processor(Structure)  -hdl vhdl  -sv -2000 -vh2008 -allow_UFO -allow_IFC -tech_map -allow_MDR -allow_GSD -allow_IPC -allow_ISL -xprobe -allow_FRN -allow_VAC -allow_FSW -allow_4ST -free_mem -allow_CVD -no_drc -allow_WFU -infer_mem precision  -infer_mac -thr_opt -fsm_opt -out_dir G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2//rtlc.out  -force_all -res_share -flatten_and 0  -lib_map_file G:/CAD/cad_lib/ps/processor_Structure/processor_Structure_impl_2//.jaguarc  -create_gte -cond_op -max_count 10000  -msgpipefdw 1612  -infer_rom -pipe_flow -flatten_or 0  -disable_incr -msgpipefdr 1764  -disable_opt -exemplar_eval 1  -driver_pid 1932@cgghfcejig  -xdbpipefdw 1780  -extcaseifgen -if_to_case -no_rtlplus -new_init_ff -rom_casexz -xdbpipefdr 1768  -implicit_state binary  -exemplar_best -new_ram_flow -matchingrel_op -disable_dumps -vecwriteopt -dfa_cp_opt -one_hot_enc -log_mux_merge -max_loop_cnt 5000  -fsm_stg_opt -pri_enc_opt -case_sel_opt -muxnn_decomp -xilinx_tech_map -no_add3_opt -infer_swp_ram -ctrl_mux_flat never  -new_mux_flow -xor_eq_opt -aggressive_cse -condsel_assign -aggressive_rom -crtl_case_path 2  -ccp_extended -new_rom_flow -latch_mux_opt -reg_ctrl_opt -smart_rmv_gendh -enable_eval_free -xilinx_dsp_cin -loopset_opt -max_mesg_count 10000  -fast_partition -acceptance_level medium  -enable_stmt_opt -enhanced_messaging -if_els_if_mod -translucent_ps -pconst_prop -infer_case_op 2  -cross_hier_mem -use_enable_dff -std_generate_name -bundle_instances -new_instance_naming -muxnn_data_push -dc_onset_opt -matching_case_stmt -enable_case_pragmas -compile_LD_inits -bind_mem_instances -preserve_mults -rom_extensions -infer_counter 2  -encoding_style auto  -xilinx_override -gnd_hanging_terminals -new_mux_costing -max_min_support -no_addbuf_opt -new_xilinx_retiming -enable_recursion -state_space_opt -infer_nary_op -enable_size_check -new_partsel_flow -array_scalar_op -case_to_shifter -lower_enum_break 5  -no_cross_share -muxnn_cond_opt -max_scan_chain_length 16  -cdfg_sweep_opt -fpga_technology xis6  -prepend_version Precision 64-bit 2015.2.10  -cross_hier_dsp -infer_byte_enable -fsm_bin_heur_one -enable_BHV_messages -aggressive_if2case -mux_data_path_opt -use_sync_dff -new_or_simplify -concat_transform -mux_factor_opt -min_block_ram_size 512  -relaxed_mem_checks -preserve_name_case -legalize_module_names -generic_shine_thru -upper_enum_break 800  -aggressive_ram_flow -compile_celldefines -simple_vecwrite_impl -inline_flatten_proc -mux_anded_sel_opt -extended_iftocase -conv_adder_to_mac -localblock_hierref -shifter_trans_opt -thru_reg_or_opt -enable_time_support -strict_drc_check -barrel_shifter_opt -stop_hetro_sharing -disable_svassigncheck -infer_var_shifters -enable_res_share_comm -res_share_mux_opt -state_table_threshold 40  -fsm_opt_thru_hier -enable_div_macro_opt -show_all_elab_errors -enable_expr_node_del -ctrl_sub_prog_flat 1024  -infer_1hot_case_op -memory_opt_switch -unary_reduct_op -case_const_sel_opt -entity_generics_2008 -infer_byte_enable_9bit -lattice_ifelseif_flow -vhbitstring_support -shifter_pattern_opt -hdl_array_name_style %s(%d)  -enable_nested_interface -share_info_mux_flow -do_expression_opt -fsm_opt_thru_func -mux_data_path_modgen_l3 -infer_syncasync_mem -enable_attrb_string_info -enable_xprobe_info_tx -support_initial_block -expanded_hier_control -do_size_based_sorting -optimized_vector_read -infer_priority_dff -allow_multi_fanout_chier -enable_new_div_macro_opt -crossscope_hier_ref -aggressive_inline_subprog -prune_unread_donodes -extended_uncons_port -dual_edge_ff_support -share_mutex_read_ports -infer_syncsetreset_mem -precision_port_style -enable_arrayof_interface -asymmetric_ram_support -evaluate_decls_in_generates -mux_data_path_bufinv_repl -replicate_mult_for_dsps -share_const_port_func -fsm_thru_unique_funcs -enable_vhdl_conf_autotop -create_write_pri_for_mem -big_rom_miss_addr_percent 65  -enable_unconstrained_port -block_defparam_support -use_vps_exprtree_flow -if_else_if_for_condasgn -proposed_new_mux_flow -mid_rom_miss_addr_percent 40  -hier_delimiter_in_annotations _  -res_share_over_counter -support_mult_sync_csa -set_evaluated_return_size -across_blk_rom_inference -dont_infer_sel_counters -enhanced_cross_share_flow -do_expression_tree_opt -disable_EEAddressBasedExprEval -infer_quad_port_xilinx_ram -infer_enable_across_blocks -case_to_shifter_constants -infer_latch_from_condops -mux_factor_sel_cone_opt -aggressive_mux_factor_opt -no_aggressive_sync_en_ff -unconstr_element_support -mux_data_path_merg_cone_tune -no_tri_for_hanging_output -enable_new_interface_strategy -mid_rom_reduc_lits_percent 10  -retain_bbox_param_value_type -partial_sanity_for_techcells -no_flatten_dummy_hierarchies -disable_module_body_freeing -do_common_input_extraction -honour_swp_infr_ram_init_val -allow_twod_to_oned_memories -allow_neg_range_for_leaf_type -context_declaration_support -no_aggressive_sync_inference -unconstr_record_support -omit_const_port_for_func -omit_const_port_for_proc -dont_bubble_comparator_inverter -infer_set_reset_from_condops -disable_opt_based_on_ff_control 
======================================================
