{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487805673946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487805673946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 04:51:13 2017 " "Processing started: Thu Feb 23 04:51:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487805673946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1487805673946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1487805673946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1487805674146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1487805674146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4.v 1 1 " "Found 1 design units, including 1 entities, in source file p4.v" { { "Info" "ISGN_ENTITY_NAME" "1 p4 " "Found entity 1: p4" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/p4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flop " "Found entity 1: D_flop" {  } { { "D_flop.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/D_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop_p.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flop_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flop_p " "Found entity 1: D_flop_p" {  } { { "D_flop_p.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/D_flop_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop_n.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flop_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flop_n " "Found entity 1: D_flop_n" {  } { { "D_flop_n.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/D_flop_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file p4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 p4_tb " "Found entity 1: p4_tb" {  } { { "p4_tb.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/p4_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D D_flop.v(6) " "Verilog HDL error at D_flop.v(6): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "D_flop.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/D_flop.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487805684867 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 23 04:51:24 2017 " "Processing ended: Thu Feb 23 04:51:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487805684867 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487805684867 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487805684867 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1487805684867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487805673946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487805673946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 04:51:13 2017 " "Processing started: Thu Feb 23 04:51:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487805673946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1487805673946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1487805673946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1487805674146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1487805674146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4.v 1 1 " "Found 1 design units, including 1 entities, in source file p4.v" { { "Info" "ISGN_ENTITY_NAME" "1 p4 " "Found entity 1: p4" {  } { { "p4.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/p4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flop " "Found entity 1: D_flop" {  } { { "D_flop.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/D_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop_p.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flop_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flop_p " "Found entity 1: D_flop_p" {  } { { "D_flop_p.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/D_flop_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop_n.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flop_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flop_n " "Found entity 1: D_flop_n" {  } { { "D_flop_n.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/D_flop_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file p4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 p4_tb " "Found entity 1: p4_tb" {  } { { "p4_tb.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/p4_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D D_flop.v(6) " "Verilog HDL error at D_flop.v(6): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "D_flop.v" "" { Text "F:/Work/FPGA/Board/Lab3/P4/D_flop.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1487805684857 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487805684867 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 23 04:51:24 2017 " "Processing ended: Thu Feb 23 04:51:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487805684867 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487805684867 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487805684867 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1487805684867 ""}
