{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449858294404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449858294406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 13:24:54 2015 " "Processing started: Fri Dec 11 13:24:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449858294406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449858294406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PS2 -c PS2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PS2 -c PS2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449858294406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449858299236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_lcd " "Found entity 1: fsm_lcd" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858299292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858299292 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2.v(107) " "Verilog HDL information at PS2.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "PS2.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/PS2.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449858299309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 3 3 " "Found 3 design units, including 3 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2 " "Found entity 1: PS2" {  } { { "PS2.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/PS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858299309 ""} { "Info" "ISGN_ENTITY_NAME" "2 keyboard " "Found entity 2: keyboard" {  } { { "PS2.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/PS2.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858299309 ""} { "Info" "ISGN_ENTITY_NAME" "3 oneshot " "Found entity 3: oneshot" {  } { { "PS2.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/PS2.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858299309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858299309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.v 1 1 " "Found 1 design units, including 1 entities, in source file master.v" { { "Info" "ISGN_ENTITY_NAME" "1 Master " "Found entity 1: Master" {  } { { "Master.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/Master.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858299326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858299326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master " "Elaborating entity \"Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449858304393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2 PS2:keyboard " "Elaborating entity \"PS2\" for hierarchy \"PS2:keyboard\"" {  } { { "Master.v" "keyboard" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/Master.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858304495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot PS2:keyboard\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"PS2:keyboard\|oneshot:pulser\"" {  } { { "PS2.v" "pulser" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/PS2.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858304501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard PS2:keyboard\|keyboard:kbd " "Elaborating entity \"keyboard\" for hierarchy \"PS2:keyboard\|keyboard:kbd\"" {  } { { "PS2.v" "kbd" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/PS2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858304506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_lcd fsm_lcd:display " "Elaborating entity \"fsm_lcd\" for hierarchy \"fsm_lcd:display\"" {  } { { "Master.v" "display" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/Master.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858304512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fsm_lcd.v(33) " "Verilog HDL assignment warning at fsm_lcd.v(33): truncated value with size 32 to match size of target (6)" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449858304521 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fsm_lcd.v(34) " "Verilog HDL assignment warning at fsm_lcd.v(34): truncated value with size 32 to match size of target (6)" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449858304521 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fsm_lcd.v(35) " "Verilog HDL assignment warning at fsm_lcd.v(35): truncated value with size 32 to match size of target (6)" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449858304521 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_C fsm_lcd.v(169) " "Verilog HDL Always Construct warning at fsm_lcd.v(169): variable \"en_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304521 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_Cs fsm_lcd.v(169) " "Verilog HDL Always Construct warning at fsm_lcd.v(169): variable \"en_Cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304521 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_Cs fsm_lcd.v(185) " "Verilog HDL Always Construct warning at fsm_lcd.v(185): variable \"en_Cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304523 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_D fsm_lcd.v(201) " "Verilog HDL Always Construct warning at fsm_lcd.v(201): variable \"en_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304523 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_Ds fsm_lcd.v(201) " "Verilog HDL Always Construct warning at fsm_lcd.v(201): variable \"en_Ds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304523 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_Ds fsm_lcd.v(217) " "Verilog HDL Always Construct warning at fsm_lcd.v(217): variable \"en_Ds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304523 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_E fsm_lcd.v(233) " "Verilog HDL Always Construct warning at fsm_lcd.v(233): variable \"en_E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304523 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_F fsm_lcd.v(249) " "Verilog HDL Always Construct warning at fsm_lcd.v(249): variable \"en_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304523 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_Fs fsm_lcd.v(249) " "Verilog HDL Always Construct warning at fsm_lcd.v(249): variable \"en_Fs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 249 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304523 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_Fs fsm_lcd.v(265) " "Verilog HDL Always Construct warning at fsm_lcd.v(265): variable \"en_Fs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304524 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_G fsm_lcd.v(281) " "Verilog HDL Always Construct warning at fsm_lcd.v(281): variable \"en_G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304524 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_Gs fsm_lcd.v(281) " "Verilog HDL Always Construct warning at fsm_lcd.v(281): variable \"en_Gs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304524 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_Gs fsm_lcd.v(297) " "Verilog HDL Always Construct warning at fsm_lcd.v(297): variable \"en_Gs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304524 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_A fsm_lcd.v(313) " "Verilog HDL Always Construct warning at fsm_lcd.v(313): variable \"en_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304524 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_As fsm_lcd.v(313) " "Verilog HDL Always Construct warning at fsm_lcd.v(313): variable \"en_As\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304524 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_As fsm_lcd.v(329) " "Verilog HDL Always Construct warning at fsm_lcd.v(329): variable \"en_As\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304524 "|Master|fsm_lcd:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en_B fsm_lcd.v(345) " "Verilog HDL Always Construct warning at fsm_lcd.v(345): variable \"en_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449858304526 "|Master|fsm_lcd:display"}
{ "Warning" "WSGN_SEARCH_FILE" "soundout.v 1 1 " "Using design file soundout.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SoundOut " "Found entity 1: SoundOut" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858304567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449858304567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoundOut SoundOut:sound " "Elaborating entity \"SoundOut\" for hierarchy \"SoundOut:sound\"" {  } { { "Master.v" "sound" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/Master.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858304568 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "en_C5 soundout.v(76) " "Verilog HDL warning at soundout.v(76): object en_C5 used but never assigned" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 76 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1449858304569 "|Master|SoundOut:sound"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "half_count_value soundout.v(104) " "Verilog HDL Always Construct warning at soundout.v(104): inferring latch(es) for variable \"half_count_value\", which holds its previous value in one or more paths through the always construct" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449858304571 "|Master|SoundOut:sound"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "en_C5 0 soundout.v(76) " "Net \"en_C5\" at soundout.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1449858304572 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[0\] soundout.v(104) " "Inferred latch for \"half_count_value\[0\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304573 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[1\] soundout.v(104) " "Inferred latch for \"half_count_value\[1\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304573 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[2\] soundout.v(104) " "Inferred latch for \"half_count_value\[2\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304575 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[3\] soundout.v(104) " "Inferred latch for \"half_count_value\[3\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304575 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[4\] soundout.v(104) " "Inferred latch for \"half_count_value\[4\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304575 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[5\] soundout.v(104) " "Inferred latch for \"half_count_value\[5\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304575 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[6\] soundout.v(104) " "Inferred latch for \"half_count_value\[6\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304575 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[7\] soundout.v(104) " "Inferred latch for \"half_count_value\[7\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304575 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[8\] soundout.v(104) " "Inferred latch for \"half_count_value\[8\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304576 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[9\] soundout.v(104) " "Inferred latch for \"half_count_value\[9\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304576 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[10\] soundout.v(104) " "Inferred latch for \"half_count_value\[10\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304576 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[11\] soundout.v(104) " "Inferred latch for \"half_count_value\[11\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304576 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[12\] soundout.v(104) " "Inferred latch for \"half_count_value\[12\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304576 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[13\] soundout.v(104) " "Inferred latch for \"half_count_value\[13\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304578 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[14\] soundout.v(104) " "Inferred latch for \"half_count_value\[14\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304578 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[15\] soundout.v(104) " "Inferred latch for \"half_count_value\[15\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304578 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[16\] soundout.v(104) " "Inferred latch for \"half_count_value\[16\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304578 "|Master|SoundOut:sound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_count_value\[17\] soundout.v(104) " "Inferred latch for \"half_count_value\[17\]\" at soundout.v(104)" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858304578 "|Master|SoundOut:sound"}
{ "Warning" "WSGN_SEARCH_FILE" "audio_controller.v 1 1 " "Using design file audio_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "audio_controller.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/audio_controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858304718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449858304718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller SoundOut:sound\|Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\"" {  } { { "soundout.v" "Audio_Controller" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858304719 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_clock_edge.v 1 1 " "Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "altera_up_clock_edge.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_clock_edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858304765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449858304765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio_controller.v" "Bit_Clock_Edges" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/audio_controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858304766 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_in_deserializer.v 1 1 " "Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_audio_in_deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858304813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449858304813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio_controller.v" "Audio_In_Deserializer" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/audio_controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858304813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_bit_counter.v 1 1 " "Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "altera_up_audio_bit_counter.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_audio_bit_counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858304857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449858304857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_audio_in_deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858304858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_sync_fifo.v 1 1 " "Using design file altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "altera_up_sync_fifo.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_sync_fifo.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858304903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449858304903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_audio_in_deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858304905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "Sync_FIFO" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_sync_fifo.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858304999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_sync_fifo.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449858305004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305004 ""}  } { { "altera_up_sync_fifo.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_sync_fifo.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449858305004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/scfifo_n441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858305079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858305079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858305133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858305133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/scfifo_n441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dh81 " "Found entity 1: altsyncram_dh81" {  } { { "db/altsyncram_dh81.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/altsyncram_dh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858305225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858305225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dh81 SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_dh81:FIFOram " "Elaborating entity \"altsyncram_dh81\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_dh81:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858305310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858305310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858305398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858305398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858305481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858305481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858305563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858305563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/a_dpfifo_as31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305564 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_out_serializer.v 1 1 " "Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "altera_up_audio_out_serializer.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/altera_up_audio_out_serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858305644 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449858305644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio_controller.v" "Audio_Out_Serializer" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/audio_controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305645 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_clock.v 1 1 " "Using design file audio_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "audio_clock.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/audio_clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858305756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449858305756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock SoundOut:sound\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "audio_controller.v" "Audio_Clock" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/audio_controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SoundOut:sound\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "audio_clock.v" "altpll_component" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/audio_clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoundOut:sound\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "audio_clock.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/audio_clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoundOut:sound\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"SoundOut:sound\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305866 ""}  } { { "audio_clock.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/audio_clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449858305866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "avconf.v 1 1 " "Using design file avconf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858305910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449858305910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf SoundOut:sound\|avconf:avc " "Elaborating entity \"avconf\" for hierarchy \"SoundOut:sound\|avconf:avc\"" {  } { { "soundout.v" "avc" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449858305920 "|Master|SoundOut:sound|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449858305920 "|Master|SoundOut:sound|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(136) " "Verilog HDL assignment warning at avconf.v(136): truncated value with size 32 to match size of target (16)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449858305920 "|Master|SoundOut:sound|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449858305922 "|Master|SoundOut:sound|avconf:avc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449858305922 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305922 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305922 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305922 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305922 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305922 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305922 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305922 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305922 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305923 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305923 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305923 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305923 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305923 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305923 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305923 "|Master|SoundOut:sound|avconf:avc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449858305923 "|Master|SoundOut:sound|avconf:avc"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_controller.v 1 1 " "Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/i2c_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858305960 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449858305960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller SoundOut:sound\|avconf:avc\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"SoundOut:sound\|avconf:avc\|I2C_Controller:u0\"" {  } { { "avconf.v" "u0" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449858305961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(78) " "Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/i2c_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449858305969 "|Master|SoundOut:sound|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(77) " "Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/i2c_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449858305969 "|Master|SoundOut:sound|avconf:avc|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_controller.v(90) " "Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c_controller.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/i2c_controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449858305969 "|Master|SoundOut:sound|avconf:avc|I2C_Controller:u0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2u14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2u14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2u14 " "Found entity 1: altsyncram_2u14" {  } { { "db/altsyncram_2u14.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/altsyncram_2u14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858307780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858307780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858309335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858309335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858309479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858309479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9gi " "Found entity 1: cntr_9gi" {  } { { "db/cntr_9gi.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_9gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858309819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858309819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858309907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858309907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858310190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858310190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858310474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858310474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858310753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858310753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449858310840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449858310840 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449858310955 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449858312694 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd:display\|LCD_DATA\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd:display\|LCD_DATA\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1449858312807 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd:display\|LCD_DATA\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd:display\|LCD_DATA\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1449858312807 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd:display\|LCD_DATA\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd:display\|LCD_DATA\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1449858312807 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd:display\|LCD_DATA\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd:display\|LCD_DATA\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1449858312807 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd:display\|LCD_DATA\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd:display\|LCD_DATA\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1449858312807 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd:display\|LCD_DATA\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd:display\|LCD_DATA\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1449858312807 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd:display\|LCD_DATA\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd:display\|LCD_DATA\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1449858312807 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "fsm_lcd:display\|LCD_DATA\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"fsm_lcd:display\|LCD_DATA\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "fsm_lcd.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/fsm_lcd.v" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1449858312807 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1449858312807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[15\] " "Latch SoundOut:sound\|half_count_value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00111 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00111" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312810 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[14\] " "Latch SoundOut:sound\|half_count_value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00111 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00111" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312812 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[13\] " "Latch SoundOut:sound\|half_count_value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00011 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00011" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312812 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[12\] " "Latch SoundOut:sound\|half_count_value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00010 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00010" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312812 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[11\] " "Latch SoundOut:sound\|half_count_value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00001 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00001" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312812 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[10\] " "Latch SoundOut:sound\|half_count_value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00000 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00000" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312812 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[9\] " "Latch SoundOut:sound\|half_count_value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00000 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00000" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312812 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[8\] " "Latch SoundOut:sound\|half_count_value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00101 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00101" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312814 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[7\] " "Latch SoundOut:sound\|half_count_value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00001 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00001" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312814 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[6\] " "Latch SoundOut:sound\|half_count_value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00000 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00000" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312814 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[5\] " "Latch SoundOut:sound\|half_count_value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00010 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00010" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312814 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[4\] " "Latch SoundOut:sound\|half_count_value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00000 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00000" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312814 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[3\] " "Latch SoundOut:sound\|half_count_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00001 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00001" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312815 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[2\] " "Latch SoundOut:sound\|half_count_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00010 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00010" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312815 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[1\] " "Latch SoundOut:sound\|half_count_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00000 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00000" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312815 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|half_count_value\[0\] " "Latch SoundOut:sound\|half_count_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|S.00010 " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|S.00010" {  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312815 ""}  } { { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[8\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312815 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[2\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312815 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[9\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312816 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[1\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312816 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[7\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312816 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[0\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312817 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[10\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312817 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[4\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312818 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[11\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312818 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[3\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312818 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[6\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312818 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[5\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312818 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[15\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[2\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312820 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[13\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[3\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312820 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[14\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312820 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SoundOut:sound\|avconf:avc\|LUT_DATA\[12\] " "Latch SoundOut:sound\|avconf:avc\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal SoundOut:sound\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449858312821 ""}  } { { "avconf.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449858312821 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_controller.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/i2c_controller.v" 72 -1 0 } } { "i2c_controller.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/i2c_controller.v" 63 -1 0 } } { "i2c_controller.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/i2c_controller.v" 68 -1 0 } } { "soundout.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/soundout.v" 90 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449858312823 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449858312824 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Master.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/Master.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449858313072 "|Master|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Master.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/Master.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449858313072 "|Master|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449858313072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449858313189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449858314654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/output_files/PS2.map.smsg " "Generated suppressed messages file M:/Senior/287/Final/Project/Master_12-10-15/Master Project/output_files/PS2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449858314937 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 53 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1449858316094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449858316166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449858316166 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Master.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/Master.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449858316785 "|Master|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Master.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/Master.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449858316785 "|Master|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Master.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/Master.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449858316785 "|Master|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "Master.v" "" { Text "M:/Senior/287/Final/Project/Master_12-10-15/Master Project/Master.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449858316785 "|Master|TD_CLK27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449858316785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1745 " "Implemented 1745 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449858316794 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449858316794 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1449858316794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1573 " "Implemented 1573 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449858316794 ""} { "Info" "ICUT_CUT_TM_RAMS" "138 " "Implemented 138 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449858316794 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1449858316794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449858316794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449858317147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 13:25:17 2015 " "Processing ended: Fri Dec 11 13:25:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449858317147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449858317147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449858317147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449858317147 ""}
