INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:48:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.305ns period=6.610ns})
  Destination:            init19/dataReg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.305ns period=6.610ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.610ns  (clk rise@6.610ns - clk rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 1.429ns (22.894%)  route 4.813ns (77.106%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=1 LUT4=3 LUT5=9 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.093 - 6.610 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1658, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X16Y146        FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y146        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.453     1.215    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X16Y144        LUT5 (Prop_lut5_I2_O)        0.043     1.258 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][16]_i_1/O
                         net (fo=10, routed)          0.249     1.507    buffer0/fifo/load0_dataOut[16]
    SLICE_X16Y142        LUT5 (Prop_lut5_I1_O)        0.043     1.550 r  buffer0/fifo/Memory[0][16]_i_1/O
                         net (fo=5, routed)           0.281     1.831    buffer83/fifo/D[16]
    SLICE_X15Y141        LUT5 (Prop_lut5_I0_O)        0.043     1.874 r  buffer83/fifo/dataReg[16]_i_1__0/O
                         net (fo=2, routed)           0.169     2.043    init16/control/D[16]
    SLICE_X14Y142        LUT3 (Prop_lut3_I0_O)        0.043     2.086 r  init16/control/Memory[0][16]_i_1__0/O
                         net (fo=4, routed)           0.264     2.351    buffer84/fifo/init16_outs[16]
    SLICE_X15Y143        LUT5 (Prop_lut5_I1_O)        0.043     2.394 r  buffer84/fifo/Memory[0][16]_i_1__1/O
                         net (fo=4, routed)           0.181     2.575    buffer85/fifo/init17_outs[16]
    SLICE_X13Y144        LUT5 (Prop_lut5_I1_O)        0.043     2.618 r  buffer85/fifo/Memory[0][16]_i_1__2/O
                         net (fo=4, routed)           0.268     2.886    buffer86/fifo/init18_outs[16]
    SLICE_X12Y144        LUT5 (Prop_lut5_I1_O)        0.043     2.929 r  buffer86/fifo/Memory[0][16]_i_1__3/O
                         net (fo=4, routed)           0.321     3.250    cmpi6/init19_outs[16]
    SLICE_X9Y145         LUT6 (Prop_lut6_I1_O)        0.043     3.293 r  cmpi6/Memory[1][0]_i_20/O
                         net (fo=1, routed)           0.302     3.594    cmpi6/Memory[1][0]_i_20_n_0
    SLICE_X9Y148         LUT5 (Prop_lut5_I4_O)        0.043     3.637 r  cmpi6/Memory[1][0]_i_10/O
                         net (fo=1, routed)           0.000     3.637    cmpi6/Memory[1][0]_i_10_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.894 r  cmpi6/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.894    cmpi6/Memory_reg[1][0]_i_3_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.001 r  cmpi6/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.313     4.314    buffer71/fifo/result[0]
    SLICE_X11Y150        LUT5 (Prop_lut5_I0_O)        0.123     4.437 r  buffer71/fifo/Head[0]_i_6/O
                         net (fo=3, routed)           0.258     4.696    buffer71/fifo/buffer71_outs
    SLICE_X9Y150         LUT6 (Prop_lut6_I1_O)        0.043     4.739 r  buffer71/fifo/transmitValue_i_4__13/O
                         net (fo=2, routed)           0.179     4.918    buffer71/fifo/Empty_reg_0
    SLICE_X10Y150        LUT4 (Prop_lut4_I0_O)        0.043     4.961 f  buffer71/fifo/transmitValue_i_2__40/O
                         net (fo=5, routed)           0.225     5.186    buffer71/fifo/fullReg_reg
    SLICE_X11Y150        LUT2 (Prop_lut2_I0_O)        0.043     5.229 f  buffer71/fifo/transmitValue_i_3__25/O
                         net (fo=3, routed)           0.275     5.504    buffer46/fifo/cmpi6_result_ready
    SLICE_X9Y150         LUT6 (Prop_lut6_I2_O)        0.043     5.547 f  buffer46/fifo/start_ready_INST_0_i_28/O
                         net (fo=4, routed)           0.342     5.889    fork23/control/generateBlocks[1].regblock/mux3_outs_ready
    SLICE_X7Y149         LUT4 (Prop_lut4_I3_O)        0.043     5.932 r  fork23/control/generateBlocks[1].regblock/transmitValue_i_2__60/O
                         net (fo=2, routed)           0.302     6.234    fork23/control/generateBlocks[0].regblock/blockStopArray[0]
    SLICE_X7Y147         LUT4 (Prop_lut4_I3_O)        0.043     6.277 r  fork23/control/generateBlocks[0].regblock/fullReg_i_3__17/O
                         net (fo=3, routed)           0.173     6.450    buffer85/fifo/anyBlockStop
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.043     6.493 r  buffer85/fifo/dataReg[31]_i_1__6/O
                         net (fo=32, routed)          0.257     6.750    init19/E[0]
    SLICE_X7Y144         FDRE                                         r  init19/dataReg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.610     6.610 r  
                                                      0.000     6.610 r  clk (IN)
                         net (fo=1658, unset)         0.483     7.093    init19/clk
    SLICE_X7Y144         FDRE                                         r  init19/dataReg_reg[18]/C
                         clock pessimism              0.000     7.093    
                         clock uncertainty           -0.035     7.057    
    SLICE_X7Y144         FDRE (Setup_fdre_C_CE)      -0.194     6.863    init19/dataReg_reg[18]
  -------------------------------------------------------------------
                         required time                          6.863    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                  0.113    




