[![Open in Visual Studio Code](https://classroom.github.com/assets/open-in-vscode-718a45dd9cf7e7f842a935f5ebbe5719a5e09af4491e668f4dbf3b35d5cca122.svg)](https://classroom.github.com/online_ide?assignment_repo_id=11114830&assignment_repo_type=AssignmentRepo)
# Verilog Project Template

To compile then simulate:
```bash
make clean compile simulate
```

To disply simulation using GTKWAVE:
```bash
make display
```

Then choose "example_tb" as your SST. Highlight "uut" and choose all signals, dragging them to Signal area to right. Once done, got to menu Time -> Zoom -> Zoom Bet Fit.


To clean up:
```bash
make clean
```