[["A Routing Algorithm for Harvesting Multipipeline Arrays with Small Intercell and Pipeline Delays.", ["Peter Koo", "Fabrizio Lombardi", "Donatella Sciuto"], "https://doi.org/10.1109/ICCAD.1990.129824", 4], ["Topological Routing Using Geometric Information.", ["Shinichiro Haruyama", "D. F. Wong", "Donald S. Fussell"], "https://doi.org/10.1109/ICCAD.1990.129825", 4], ["An Optimal Channel Pin Assignment Algorithm.", ["Yang Cai", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1990.129826", 4], ["Constraint Identification for Timing Verification.", ["Joel Grodstein", "Jengwei Pan", "William J. Grundmann", "Bruce Gieseke", "Yao-Tsung Yen"], "https://doi.org/10.1109/ICCAD.1990.129828", 4], ["Race Detection for Two-Phase Systems.", ["Joel Grodstein", "Jim Montanaro", "Susanne Marino"], "https://doi.org/10.1109/ICCAD.1990.129829", 4], ["Timing Constraints for Correct Performance.", ["Habib Youssef", "Eugene Shragowitz"], "https://doi.org/10.1109/ICCAD.1990.129830", 4], ["An Automata-Theoretic Approach to Behavioral Equivalence.", ["Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1990.129832", 4], ["Tautology Checking Using Cross-Controllability and Cross-Observability Relations.", ["Eduard Cerny", "C. Mauras"], "https://doi.org/10.1109/ICCAD.1990.129833", 4], ["Automatic and Semi-Automatic Verification of Switch-Level Circuits with Temporal Logic and Binary Decision Diagrams.", ["Masahiro Fujita", "Yusuke Matsunaga", "Takeo Kakuda"], "https://doi.org/10.1109/ICCAD.1990.129834", 4], ["A New Global Router Based on a Flow Model and Linear Assignment.", ["G. Meixner", "Ulrich Lauther"], "https://doi.org/10.1109/ICCAD.1990.129836", 4], ["A Timing-Driven Global Router for Custom Chip Design.", ["Somchai Prasitjutrakul", "William J. Kubitz"], "https://doi.org/10.1109/ICCAD.1990.129837", 4], ["Rubber Band Routing and Dynamic Data Representation.", ["Wayne Wei-Ming Dai", "Raymond Kong", "Jeffrey Jue"], "https://doi.org/10.1109/ICCAD.1990.129838", 4], ["Touch and Cross Router.", ["Kaoru Kawamura", "T. Shindo", "Toshiyuki Shibuya", "H. Miwatari", "Y. Ohki"], "https://doi.org/10.1109/ICCAD.1990.129839", 4], ["Exploitation of Periodicity in Logic Simulation of Synchronous Circuits.", ["Rahul Razdan", "Gabriel P. Bischoff", "Ernst G. Ulrich"], "https://doi.org/10.1109/ICCAD.1990.129841", 4], ["SNEL: A Switch-Level Simulator Using Multiple Levels of Functional Abstraction.", ["David T. Blaauw", "Robert B. Mueller-Thuns", "Daniel G. Saab", "Prithviraj Banerjee", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1990.129842", 4], ["Optimization of the Parallel Technique for Compiled Unit-Delay Simulation.", ["Peter M. Maurer"], "https://doi.org/10.1109/ICCAD.1990.129843", 4], ["Fast Switch-Level Fault Simulation Using Functional Fault Modeling.", ["E. Vandris", "Gerald E. Sobelman"], "https://doi.org/10.1109/ICCAD.1990.129844", 4], ["An Algorithm for Nearly-Minimal Collapsing of Finite-State Machine Networks.", ["Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1990.129846", 4], ["Implicit State Transition Graphs: Applications to Sequential Logic Synthesis and Test.", ["Pranav Ashar", "Abhijit Ghosh", "Srinivas Devadas", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1990.129847", 4], ["Minimization of Symbolic Relations.", ["Bill Lin", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1990.129848", 4], ["Algorithms for Discrete Function Manipulation.", ["Arvind Srinivasan", "Timothy Kam", "Sharad Malik", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1990.129849", 4], ["Floorplanning with Pin Assignment.", ["Massoud Pedram", "Malgorzata Marek-Sadowska", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1990.129851", 4], ["Diffusion - An Analytic Procedure Applied to Macro Cell Placement.", ["Chong-Min Kyung", "Peter V. Kraus", "Dieter A. Mlynski"], "https://doi.org/10.1109/ICCAD.1990.129852", 4], ["Floorplanning by Topological Constraint Reduction.", ["Gopalakrishnan Vijayan", "Ren-Song Tsay"], "https://doi.org/10.1109/ICCAD.1990.129853", 4], ["Design for Circuit Quality: Yield Maximization, Minimax, and Taguchi Approach.", ["M. A. Styblinski"], "https://doi.org/10.1109/ICCAD.1990.129855", 4], ["Computing Parametric Yield Accurately and Efficiently.", ["Linda Milor", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129856", 4], ["Accurate and Efficient Evaluation of Circuit Yield and Yield Gradients.", ["Peter Feldmann", "Stephen W. Director"], "https://doi.org/10.1109/ICCAD.1990.129857", 4], ["A Unified Framework for the Formal Verification of Sequential Circuits.", ["Olivier Coudert", "Jean Christophe Madre"], "https://doi.org/10.1109/ICCAD.1990.129859", 4], ["Implicit State Enumeration of Finite State Machines Using BDDs.", ["Herve J. Touati", "Hamid Savoj", "Bill Lin", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129860", 4], ["ATPG Aspects of FSM Verification.", ["Hyunwoo Cho", "Gary D. Hachtel", "Seh-Woong Jeong", "Bernard Plessier", "Eric M. Schwarz", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1990.129861", 4], ["FOLM-Planner: A New Floorplanner with a Frame Overlapping Floorplan Model Suitable for SOG (Sea-of-Gates) Type Gate Arrays.", ["Masako Murofushi", "Masaaki Yamada", "Takashi Mitsuhashi"], "https://doi.org/10.1109/ICCAD.1990.129863", 4], ["Partitioning Algorithms for Layout Synthesis from Register-Transfer Netlists.", ["Allen C.-H. Wu", "Daniel Gajski"], "https://doi.org/10.1109/ICCAD.1990.129864", 4], ["A Robust Framework for Hierarchical Floorplanning with Integrated Global Wiring.", ["Thomas Lengauer", "Rolf Muller"], "https://doi.org/10.1109/ICCAD.1990.129865", 4], ["GRCA: A Global Approach for Floorplanning Synthesis in VLSI Macrocell Design.", ["Alexander Herrigel"], "https://doi.org/10.1109/ICCAD.1990.129866", 4], ["Mixed-Mode Incremental Simulation and Concurrent Fault Simulation.", ["Yun-Cheng Ju", "Fred L. Yang", "Resve A. Saleh"], "https://doi.org/10.1109/ICCAD.1990.129868", 4], ["Incorporation of Inductors in Piecewise Approximate Circuit Simulation.", ["Chandramouli Visweswariah", "Peter Feldmann", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1990.129869", 4], ["Analysis of VLSI Microconductor Systems by Bi-Level Waveform Relaxation.", ["Rui Wang", "Omar Wing"], "https://doi.org/10.1109/ICCAD.1990.129870", 4], ["Measuring Error Propagation in Waveform Relaxation Algorithms.", ["Charles A. Zukowski", "George Gristede", "Albert E. Ruehli"], "https://doi.org/10.1109/ICCAD.1990.129871", 4], ["Extraction of Functional Information from Combinatorial Circuits.", ["M. Ohmura", "Hiroto Yasuura", "Keikichi Tamaru"], "https://doi.org/10.1109/ICCAD.1990.129873", 4], ["An O(n3logn)-Heuristic for Microcode Bit Optimization.", ["Se-Kyoung Hong", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.1990.129874", 4], ["Optimized Synthesis of Asynchronous Control Circuits from Graph-Theoretic Specifications.", ["Peter Vanbekbergen", "Francky Catthoor", "Gert Goossens", "Hugo De Man"], "https://doi.org/10.1109/ICCAD.1990.129875", 4], ["High-Level Delay Estimation for Technology-Independent Logic Equations.", ["David E. Wallace", "Mandalagiri S. Chandrasekhar"], "https://doi.org/10.1109/ICCAD.1990.129876", 4], ["A High-Packing Density Module Generator for Bipolar Analog LSIs.", ["Yoichi Shiraishi", "Mitsuyuki Kimura", "Kazuhiko Kobayashi", "Tetsuro Hino", "Miki Seriuchi", "Manabu Kusaoke"], "https://doi.org/10.1109/ICCAD.1990.129878", 4], ["Constraint-Based Channel Routing for Analog and Mixed Analog/Digital Circuits.", ["Umakanta Choudhury", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129879", 4], ["A Routing Methodology for Analog Integrated Circuits.", ["Enrico Malavasi", "Umakanta Choudhury", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129880", 4], ["The Component Sythesis Algorithm: Technology Mapping for Register Transfer Descriptions.", ["Elke A. Rundensteiner", "Daniel Gajski", "Lubomir Bic"], "https://doi.org/10.1109/ICCAD.1990.129882", 4], ["MOSP: Module Selection for Pipelined Designs with Multi-Cycle Operations.", ["Rajiv Jain"], "https://doi.org/10.1109/ICCAD.1990.129883", 4], ["Partitioning of Functional Models of Synchronous Digital Systems.", ["Rajesh K. Gupta", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1990.129884", 4], ["Contest: A Fast ATPG Tool for Very Large Combinatorial Circuits.", ["Udo Mahlstedt", "Torsten Gruning", "Cengiz Ozcan", "Wilfried Daehn"], "https://doi.org/10.1109/ICCAD.1990.129886", 4], ["A Single-State-Transition Fault Model for Sequential Machines.", ["Kwang-Ting Cheng", "Jing-Yang Jou"], "https://doi.org/10.1109/ICCAD.1990.129887", 4], ["Mixed-Level Sequential Test Generation Using a Nine-Valued Relaxation Algorithm.", ["Chun-Hung Chen", "Jacob A. Abraham"], "https://doi.org/10.1109/ICCAD.1990.129888", 4], ["A Parallel Algorithm for Hierarchical Circuit Extraction.", ["Krishna P. Belkhale", "Prithviraj Banerjee"], "https://doi.org/10.1109/ICCAD.1990.129890", 4], ["A Hierarchical Circuit Extractor Based on New Cell Overlap Analysis.", ["Hirotoshi Sawada"], "https://doi.org/10.1109/ICCAD.1990.129891", 4], ["XREF/COUPLING: Capacitive Coupling Error Checker.", ["William J. Grundmann", "Yao-Tsung Yen"], "https://doi.org/10.1109/ICCAD.1990.129892", 4], ["Preform: A Process Independent Symbolic Layout System.", ["Jean-Claude Dufourd", "Jean-Francois Naviner", "Francis Jutand"], "https://doi.org/10.1109/ICCAD.1990.129893", 4], ["Exploiting the Special Structure of Conflict and Compatibility Graphs in High-Level Synthesis.", ["D. L. Springer", "Donald E. Thomas"], "https://doi.org/10.1109/ICCAD.1990.129895", 4], ["A Global Optimization Approach for Architectural Synthesis.", ["Catherine H. Gebotys", "Mohamed I. Elmasry"], "https://doi.org/10.1109/ICCAD.1990.129896", 4], ["SALSA: A New Approach to Scheduling with Timing Constraints.", ["John A. Nestor", "Ganesh Krishnamoorthy"], "https://doi.org/10.1109/ICCAD.1990.129897", 4], ["A Hierarchical Approach for Testing Large Circuits.", ["Susana Stoica"], "https://doi.org/10.1109/ICCAD.1990.129899", 4], ["On the Efficiency of the Transition Fault Model for Delay Faults.", ["Manfred Geilert", "Jurgen Alt", "Michael Zimmermann"], "https://doi.org/10.1109/ICCAD.1990.129900", 4], ["Evaluation and Synthesis of Self-Monitoring State Machines.", ["Scott H. Robinson", "John Paul Shen"], "https://doi.org/10.1109/ICCAD.1990.129901", 4], ["QUIETEST: A Quiescent Current Testing Methodology for Detecting Leakage Faults.", ["Weiwei Mao", "Ravi K. Gulati", "Deepak K. Goel", "Michael D. Ciletti"], "https://doi.org/10.1109/ICCAD.1990.129902", 4], ["CADICS - Cyclic Analog-to-Digital Converter Synthesis.", ["Gani Jusuf", "Paul R. Gray", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129904", 4], ["A Usable Circuit Optimizer for Designers.", ["Dale E. Hocevar", "Rajeev Arora", "Uttiya Dasgupta", "Sattam Dasgupta", "Nagaraj Subramanyam", "Sham Kashyap"], "https://doi.org/10.1109/ICCAD.1990.129905", 4], ["Optimal Test Set Design for Analog Circuits.", ["Linda Milor", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129906", 4], ["Feedback-Driven Datapath Optimization in Fasolt.", ["David Knapp"], "https://doi.org/10.1109/ICCAD.1990.129908", 4], ["Automatic High Level Syntesis of Partitioned Busses.", ["Christian Ewering"], "https://doi.org/10.1109/ICCAD.1990.129909", 4], ["Data Path Construction and Refinement.", ["Fur-Shing Tsai", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1990.129910", 4], ["Partial Scan by Use of Empirical Testability.", ["Kee Sup Kim", "Charles R. Kime"], "https://doi.org/10.1109/ICCAD.1990.129912", 4], ["Test Vector Minimization During Logic Synthesis.", ["Tsu-Wei Ku", "Wei-Kong Chia"], "https://doi.org/10.1109/ICCAD.1990.129913", 4], ["On Determining Scan Flip-Flops in Partial-Scan Designs.", ["Dong-Ho Lee", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1990.129914", 4], ["A Fast Algorithm for Performance-Driven Placement.", ["Michael A. B. Jackson", "Arvind Srinivasan", "Ernest S. Kuh"], "https://doi.org/10.1109/ICCAD.1990.129916", 4], ["Congestion-Driven Placement Using a New Multi-Partitioning Heuristic.", ["Stefan Mayrhofer", "Ulrich Lauther"], "https://doi.org/10.1109/ICCAD.1990.129917", 4], ["New Algorithms for the Placement and Routing of Macro Cells.", ["William Swartz", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1990.129918", 4], ["VLSI Placement Using Uncertain Costs.", ["Cheryl Harkness", "Daniel P. Lopresti"], "https://doi.org/10.1109/ICCAD.1990.129919", 4], ["Distributed Methodology Management for Design-in-the-Large.", ["Wayne Allen", "Douglas Rosenthal", "Kenneth W. Fiduk"], "https://doi.org/10.1109/ICCAD.1990.129921", 4], ["Knowledge Based Design Flow Management.", ["Felix Bretschneider", "Christa Kopf", "Helmut Lagger", "Arding Hsu", "Elizabeth Wei"], "https://doi.org/10.1109/ICCAD.1990.129922", 4], ["A CAD Process Scheduling Technique.", ["Toshiaki Miyazaki", "Tamio Hoshino", "Makoto Endo"], "https://doi.org/10.1109/ICCAD.1990.129923", 4], ["A History Model for Managing the VLSI Design Process.", ["Tzi-cker Chiueh", "Randy H. Katz"], "https://doi.org/10.1109/ICCAD.1990.129924", 4], ["On the Diagnostic Resolution of Signature Analysis.", ["Janusz Rajski", "Jerzy Tyszer", "Babak Salimi"], "https://doi.org/10.1109/ICCAD.1990.129926", 4], ["Computing the Error Escape Probability in Count-Based Compaction Schemes.", ["Andre Ivanov", "Yervant Zorian"], "https://doi.org/10.1109/ICCAD.1990.129927", 4], ["Partial Detectability Profiles.", ["Paul G. Ryan", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1990.129928", 4], ["A Routing System for Mixed A/D Standard Cell LSIs.", ["Ikuo Harada", "Hitoshi Kitazawa", "Takao Kaneko"], "https://doi.org/10.1109/ICCAD.1990.129930", 4], ["A Detailed Router for Field-Programmable Gate Arrays.", ["Stephen Dean Brown", "Jonathan Rose", "Zvonko G. Vranesic"], "https://doi.org/10.1109/ICCAD.1990.129931", 4], ["Three-Dimensional Routing for Multilayer Ceramic Printed Circuit Boards.", ["Akihiko Hanafusa", "Yasuhiro Yamashita", "Mitsuru Yasuda"], "https://doi.org/10.1109/ICCAD.1990.129932", 4], ["Simulating Electromagnetic Radiation of Printed Circuit Boards.", ["Hansruedi Heeb", "Albert E. Ruehli", "J. Janak", "Shahrokh Daijavad"], "https://doi.org/10.1109/ICCAD.1990.129934", 4], ["SIMCURRENT: An Efficient Program for the Estimation of the Current Flow of Complex CMOS Circuits.", ["Ulrich Jagau"], "https://doi.org/10.1109/ICCAD.1990.129935", 4], ["An Integrated Hot-Carrier Degradation Simulator for VLSI Reliability Analysis.", ["Yusuf Leblebici", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1990.129936", 4], ["Multi-Level Logic Minimization Across Latch Boundaries.", ["Yusuke Matsunaga", "Masahiro Fujita", "Takeo Kakuda"], "https://doi.org/10.1109/ICCAD.1990.129938", 4], ["Performance Optimization of Pipelined Circuits.", ["Sharad Malik", "Kanwar Jit Singh", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129939", 4], ["Don't Care Minimization of Multi-Level Sequential Logic Networks.", ["Bill Lin", "Herve J. Touati", "A. Richard Newton"], "https://doi.org/10.1109/ICCAD.1990.129940", 4], ["A Clock Net Reassignment Algorithm Usign Voronoi Diagram.", ["Masato Edahiro"], "https://doi.org/10.1109/ICCAD.1990.129942", 4], ["An Exact Algorithm for Single-Layer Wire-Length Minimization.", ["Jan-Ming Ho", "Majid Sarrafzadeh", "Atsushi Suzuki"], "https://doi.org/10.1109/ICCAD.1990.129943", 4], ["A New Class of Steiner Trees Heuristics with Good Performance: The Iterated 1-Steiner-Approach.", ["Andrew B. Kahng", "Gabriel Robins"], "https://doi.org/10.1109/ICCAD.1990.129944", 4], ["Rectilinear Steiner Tree Construction by Local and Global Refinement.", ["Ting-Hai Chao", "Yu-Chin Hsu"], "https://doi.org/10.1109/ICCAD.1990.129945", 4], ["Circuit Simulation Algorithms on a Distributed Memory Multiprocessor System.", ["John A. Trotter", "Prathima Agrawal"], "https://doi.org/10.1109/ICCAD.1990.129947", 4], ["Parallel Simulation Algorithms for Grid-Based Analog Signal Processors.", ["Luis Miguel Silveira", "Andrew Lumsdaine", "Jacob White"], "https://doi.org/10.1109/ICCAD.1990.129948", 4], ["A Parallel Block-Diagonal Preconditioned Conjugate-Gradient Solution Algorithm for Circuit and Device Simulations.", ["Kartikeya Mayaram", "Ping Yang", "Jue-Hsien Chern", "Richard Burch", "Lawrence A. Arledge Jr.", "Paul F. Cox"], "https://doi.org/10.1109/ICCAD.1990.129949", 4], ["Fast Overlapped Scattered Array Storage Schemes for Sparse Matrices.", ["John A. Trotter", "Prathima Agrawal"], "https://doi.org/10.1109/ICCAD.1990.129950", 4], ["Testability-Preserving Circuit Transformations.", ["Michael J. Bryan", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1990.129952", 4], ["Timing Optimization with Testability Considerations.", ["Alexander Saldanha", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli", "Kwang-Ting Cheng"], "https://doi.org/10.1109/ICCAD.1990.129953", 4], ["Efficient Automatic Diagnosis of Digital Circuits.", ["Heh-Tyan Liaw", "Jia-Horng Tsaih", "Chen-Shang Lin"], "https://doi.org/10.1109/ICCAD.1990.129954", 4], ["An Algorithm for Locating Logic Design Errors.", ["Masahiro Tomita", "Hong-Hai Jiang", "Tamotsu Yamamoto", "Yoshihiro Hayashi"], "https://doi.org/10.1109/ICCAD.1990.129955", 4], ["Logic Compilation from Graphical Dependency Notation.", ["Jukka Lahti", "Jorma Kivela"], "https://doi.org/10.1109/ICCAD.1990.129957", 4], ["HS: A Hierarchical Search Package for CAD Data.", ["Nishit P. Parikh", "Chi-Yuan Lo", "Anoop Singhal", "Kwok W. Wu"], "https://doi.org/10.1109/ICCAD.1990.129958", 4], ["A Data Flow Based Architecture for CAD Frameworks.", ["Peter van den Hamer", "Menno Treffers"], "https://doi.org/10.1109/ICCAD.1990.129959", 4], ["An Algebra for Switch-Level Simulation.", ["Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1990.129961", 4], ["A New Method for Assigning Signal Flow Directions to MOS Transistors.", ["Kuen-Jong Lee", "Rajiv Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1990.129962", 4], ["Logic Simulation and Parallel Processing.", ["Vishwani D. Agrawal", "Srimat T. Chakradhar"], "https://doi.org/10.1109/ICCAD.1990.129963", 4], ["Observability Don't Care Sets and Boolean Relations.", ["Maurizio Damiani", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1990.129965", 4], ["PHIFACT, a Boolean Preprocessor for Multi-Level Logic Synthesis.", ["F. Crowet", "Marc Davio", "C. Dierieck", "J. Durieu", "G. Louis", "Chantal Ykman-Couvreur"], "https://doi.org/10.1109/ICCAD.1990.129966", 4], ["A Method for Concurrent Decomposition and Factorization of Boolean Expressions.", ["Jagadeesh Vasudevamurthy", "Janusz Rajski"], "https://doi.org/10.1109/ICCAD.1990.129967", 4], ["A Two-Level Two-Way Partitioning Algorithm.", ["Yen-Chuen A. Wei", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1990.129969", 4], ["Finding Clusters in VLSI Circuits.", ["Jorn Garbers", "Hans Jurgen Promel", "Angelika Steger"], "https://doi.org/10.1109/ICCAD.1990.129970", 4], ["Optimal Orientations of Transistor Chains.", ["T. W. Her", "D. F. Wong", "T. H. Freeman"], "https://doi.org/10.1109/ICCAD.1990.129971", 4], ["A New Template Based Approach to Module Generation.", ["John Conway", "Gerard F. M. Beenker"], "https://doi.org/10.1109/ICCAD.1990.129972", 4], ["AWEsim: A Program for the Efficient Analysis of Linear(ized) Circuits.", ["Xiaoli Huang", "Vivek Raghavan", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1990.129974", 4], ["Efficient Pole Zero Sensitivity Calculation in AWE.", ["John Y. Lee", "Xiaoli Huang", "Ronald A. Rohrer"], "https://doi.org/10.1109/ICCAD.1990.129975", 4], ["Analysis of High-Speed VLSI Interconnects Using the Asymptotic Waveform Evaluation Technique.", ["Tak K. Tang", "Michel S. Nakhla"], "https://doi.org/10.1109/ICCAD.1990.129976", 4], ["DC Parameterized Piecewise-Function Transistor Models for Bipolar and MOS Logic Stage Delay Evaluation.", ["Douglas R. Holberg", "Santanu Dutta", "Lawrence T. Pillage"], "https://doi.org/10.1109/ICCAD.1990.129977", 4], ["check Tc and min Tc: Timing Verification and Optimal Clocking of Synchronous Digtal Circuits.", ["Karem A. Sakallah", "Trevor N. Mudge", "Kunle Olukotun"], "https://doi.org/10.1109/ICCAD.1990.129979", 4], ["A Framework Environment for Logic Design Support System.", ["Kaname Kuroki", "Nobuyoshi Nomizu", "Shigenobu Suzuki", "Kazutoshi Takahashi"], "https://doi.org/10.1109/ICCAD.1990.129980", 4], ["MIS-MV: Optimization of Multi-Level Logic with Multiple-Valued Inputs.", ["Luciano Lavagno", "Sharad Malik", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1990.129981", 4], ["Multi-Level Optimization for Large Scale ASICS.", ["Akira Nagoya", "Yukihiro Nakamura", "Kiyoshi Oguri", "Ryo Nomura"], "https://doi.org/10.1109/ICCAD.1990.129982", 4]]