Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Tue Jun  3 09:50:58 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_timing -file ./report/combiner_top_timing_synth.rpt
| Design       : combiner_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
-----------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 FSM_onehot_ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_ap_CS_fsm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.490ns  (logic 2.645ns (27.871%)  route 6.845ns (72.129%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=6441, unset)         0.973     0.973    ap_clk
                                                                      r  FSM_onehot_ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  FSM_onehot_ap_CS_fsm_reg[5]/Q
                         net (fo=13, unplaced)        0.791     2.282    centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/Q[4]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.577 f  centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ap_done_INST_0_i_9/O
                         net (fo=10, unplaced)        1.154     3.731    centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/O15
                         LUT5 (Prop_lut5_I0_O)        0.124     3.855 f  centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/ap_done_INST_0_i_4/O
                         net (fo=20, unplaced)        1.171     5.026    centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/O9
                         LUT5 (Prop_lut5_I0_O)        0.124     5.150 r  centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/i5_reg_574[9]_i_2/O
                         net (fo=63, unplaced)        0.507     5.657    centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/O22
                         LUT6 (Prop_lut6_I4_O)        0.124     5.781 r  centre_buffer_count_U/combiner_top_centre_buffer_0_wgtCent_value_ram_U/i5_reg_574[4]_i_1/O
                         net (fo=5, unplaced)         0.982     6.763    n_60_centre_buffer_count_U
                         LUT6 (Prop_lut6_I0_O)        0.124     6.887 r  FSM_onehot_ap_CS_fsm[6]_i_21/O
                         net (fo=1, unplaced)         0.000     6.887    n_4_FSM_onehot_ap_CS_fsm[6]_i_21
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.420 r  FSM_onehot_ap_CS_fsm_reg[6]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     7.429    n_4_FSM_onehot_ap_CS_fsm_reg[6]_i_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.546 r  FSM_onehot_ap_CS_fsm_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.546    n_4_FSM_onehot_ap_CS_fsm_reg[6]_i_3
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     7.798 r  FSM_onehot_ap_CS_fsm_reg[6]_i_2/CO[2]
                         net (fo=5, unplaced)         0.933     8.731    exitcond7_fu_894_p2
                         LUT3 (Prop_lut3_I0_O)        0.310     9.041 r  FSM_onehot_ap_CS_fsm[7]_i_2/O
                         net (fo=1, unplaced)         0.964    10.005    n_4_FSM_onehot_ap_CS_fsm[7]_i_2
                         LUT6 (Prop_lut6_I0_O)        0.124    10.129 r  FSM_onehot_ap_CS_fsm[7]_i_1/O
                         net (fo=1, unplaced)         0.334    10.463    n_4_FSM_onehot_ap_CS_fsm[7]_i_1
                         FDRE                                         r  FSM_onehot_ap_CS_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=6441, unset)         0.924    10.924    ap_clk
                                                                      r  FSM_onehot_ap_CS_fsm_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    FSM_onehot_ap_CS_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  0.410    




