TimeQuest Timing Analyzer report for csb
Thu Mar 31 19:01:51 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Echo_snl'
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'Echo_snl'
 17. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'Echo_snl'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'Echo_snl'
 37. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'Echo_snl'
 41. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'Echo_snl'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Slow 1200mV 0C Model Metastability Report
 54. Fast 1200mV 0C Model Setup Summary
 55. Fast 1200mV 0C Model Hold Summary
 56. Fast 1200mV 0C Model Recovery Summary
 57. Fast 1200mV 0C Model Removal Summary
 58. Fast 1200mV 0C Model Minimum Pulse Width Summary
 59. Fast 1200mV 0C Model Setup: 'Echo_snl'
 60. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 63. Fast 1200mV 0C Model Hold: 'Echo_snl'
 64. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 65. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 68. Fast 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'Echo_snl'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Fast 1200mV 0C Model Metastability Report
 77. Multicorner Timing Analysis Summary
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Board Trace Model Assignments
 81. Input Transition Times
 82. Signal Integrity Metrics (Slow 1200mv 0c Model)
 83. Signal Integrity Metrics (Slow 1200mv 85c Model)
 84. Signal Integrity Metrics (Fast 1200mv 0c Model)
 85. Setup Transfers
 86. Hold Transfers
 87. Recovery Transfers
 88. Removal Transfers
 89. Report TCCS
 90. Report RSKM
 91. Unconstrained Paths
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; csb                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6E22C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period     ; Frequency  ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 40.000     ; 25.0 MHz   ; 0.000 ; 20.000     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; Echo_snl                                         ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Echo_snl }                                         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 400000.000 ; 0.0 MHz    ; 0.000 ; 200000.000 ; 50.00      ; 10000     ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000   ; 1.0 MHz    ; 0.000 ; 500.000    ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[1] } ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 400000.000 ; 0.0 MHz    ; 0.000 ; 200000.000 ; 50.00      ; 10000     ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                               ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 163.93 MHz ; 163.93 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 178.99 MHz ; 178.99 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 713.78 MHz ; 402.09 MHz      ; inst|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; 0.000      ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 994.413    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 399993.900 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 399998.599 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Echo_snl                                         ; -0.356 ; -4.334        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.452  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.466  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.739  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; -3.235 ; -39.141       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 2.255 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; -3.000     ; -23.818       ;
; clk                                              ; 19.934     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 499.721    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 199999.715 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 199999.718 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Echo_snl'                                                                                                                 ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.000 ; Echo:inst3|BB[0]  ; Echo:inst3|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.807      ;
; 0.098 ; Echo:inst3|BB[2]  ; Echo:inst3|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.709      ;
; 0.111 ; Echo:inst3|BB[12] ; Echo:inst3|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.696      ;
; 0.132 ; Echo:inst3|BB[6]  ; Echo:inst3|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.675      ;
; 0.161 ; Echo:inst3|BB[8]  ; Echo:inst3|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.646      ;
; 0.174 ; Echo:inst3|BB[5]  ; Echo:inst3|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.633      ;
; 0.190 ; Echo:inst3|BB[13] ; Echo:inst3|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.617      ;
; 0.191 ; Echo:inst3|BB[4]  ; Echo:inst3|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.616      ;
; 0.192 ; Echo:inst3|BB[9]  ; Echo:inst3|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.615      ;
; 0.196 ; Echo:inst3|BB[11] ; Echo:inst3|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.611      ;
; 0.220 ; Echo:inst3|BB[1]  ; Echo:inst3|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.587      ;
; 0.225 ; Echo:inst3|BB[3]  ; Echo:inst3|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.582      ;
; 0.227 ; Echo:inst3|BB[7]  ; Echo:inst3|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.580      ;
; 0.230 ; Echo:inst3|BB[10] ; Echo:inst3|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.396      ; 2.577      ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 994.413 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 5.507      ;
; 994.518 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 5.402      ;
; 994.593 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 5.327      ;
; 994.597 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 5.323      ;
; 994.644 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 5.276      ;
; 994.749 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 5.171      ;
; 994.809 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 5.111      ;
; 994.810 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 5.110      ;
; 994.852 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 5.068      ;
; 994.919 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 5.001      ;
; 994.927 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.993      ;
; 994.960 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.960      ;
; 995.069 ; Echo:inst3|BB[11] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.851      ;
; 995.075 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 4.847      ;
; 995.144 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.776      ;
; 995.172 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.748      ;
; 995.182 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.738      ;
; 995.215 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.705      ;
; 995.282 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.638      ;
; 995.287 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.633      ;
; 995.290 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.630      ;
; 995.334 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.586      ;
; 995.362 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.558      ;
; 995.409 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 4.513      ;
; 995.413 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.507      ;
; 995.439 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.481      ;
; 995.507 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.413      ;
; 995.514 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.406      ;
; 995.518 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.402      ;
; 995.565 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.355      ;
; 995.579 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.341      ;
; 995.655 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 4.266      ;
; 995.670 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.250      ;
; 995.731 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.189      ;
; 995.752 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.168      ;
; 995.766 ; Echo:inst3|BB[11] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.154      ;
; 995.772 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 4.150      ;
; 995.844 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 4.078      ;
; 995.920 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 4.000      ;
; 995.957 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.963      ;
; 995.959 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.962      ;
; 995.964 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.956      ;
; 995.996 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.926      ;
; 996.127 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.793      ;
; 996.132 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.788      ;
; 996.202 ; Echo:inst3|BB[10] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.719      ;
; 996.202 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.718      ;
; 996.212 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.708      ;
; 996.228 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.693      ;
; 996.242 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.678      ;
; 996.281 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.640      ;
; 996.284 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.636      ;
; 996.313 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.608      ;
; 996.322 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.599      ;
; 996.342 ; Echo:inst3|BB[13] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.578      ;
; 996.389 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.531      ;
; 996.419 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.501      ;
; 996.419 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.501      ;
; 996.424 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.497      ;
; 996.424 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.496      ;
; 996.430 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.490      ;
; 996.464 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.456      ;
; 996.494 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.426      ;
; 996.504 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.416      ;
; 996.514 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.408      ;
; 996.515 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.405      ;
; 996.515 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.405      ;
; 996.534 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.386      ;
; 996.535 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 3.385      ;
; 996.576 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.345      ;
; 996.636 ; Echo:inst3|BB[10] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.285      ;
; 996.676 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.245      ;
; 996.684 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 3.238      ;
; 996.901 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 3.020      ;
; 996.946 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 2.976      ;
; 996.976 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 2.946      ;
; 996.994 ; Echo:inst3|BB[12] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.927      ;
; 997.000 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.921      ;
; 997.028 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 2.892      ;
; 997.056 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 2.866      ;
; 997.073 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 2.847      ;
; 997.074 ; Echo:inst3|BB[12] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.847      ;
; 997.092 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 2.830      ;
; 997.094 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.827      ;
; 997.114 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 2.806      ;
; 997.149 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.772      ;
; 997.164 ; Echo:inst3|BB[11] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 2.756      ;
; 997.197 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 2.723      ;
; 997.197 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.081     ; 2.723      ;
; 997.202 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.719      ;
; 997.238 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 2.684      ;
; 997.264 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.657      ;
; 997.268 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.079     ; 2.654      ;
; 997.525 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.396      ;
; 997.526 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.395      ;
; 997.556 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.365      ;
; 997.596 ; Echo:inst3|BB[10] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.325      ;
; 997.636 ; Echo:inst3|BB[10] ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.285      ;
; 997.636 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.285      ;
; 997.636 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.080     ; 2.285      ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.900 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.019      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399993.904 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 6.015      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.045 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.874      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.052 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.867      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.177 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.742      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.192 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.727      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.577      ;
; 399994.419 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.500      ;
; 399994.419 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.500      ;
; 399994.419 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.500      ;
; 399994.419 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.082     ; 5.500      ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                         ;
+------------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 399998.599 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.082     ; 1.320      ;
; 399998.608 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.082     ; 1.311      ;
; 399998.637 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.082     ; 1.282      ;
; 399998.655 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.082     ; 1.264      ;
; 399998.666 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.082     ; 1.253      ;
; 399998.965 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.082     ; 0.954      ;
; 399998.983 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.082     ; 0.936      ;
; 399998.984 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.082     ; 0.935      ;
; 399998.999 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.082     ; 0.920      ;
; 399999.061 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.082     ; 0.858      ;
; 399999.061 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.082     ; 0.858      ;
+------------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Echo_snl'                                                                                                                   ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.356 ; Echo:inst3|BB[10] ; Echo:inst3|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.373      ;
; -0.355 ; Echo:inst3|BB[1]  ; Echo:inst3|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.374      ;
; -0.354 ; Echo:inst3|BB[7]  ; Echo:inst3|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.375      ;
; -0.347 ; Echo:inst3|BB[3]  ; Echo:inst3|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.382      ;
; -0.324 ; Echo:inst3|BB[13] ; Echo:inst3|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.405      ;
; -0.319 ; Echo:inst3|BB[9]  ; Echo:inst3|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.410      ;
; -0.315 ; Echo:inst3|BB[4]  ; Echo:inst3|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.414      ;
; -0.309 ; Echo:inst3|BB[5]  ; Echo:inst3|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.420      ;
; -0.308 ; Echo:inst3|BB[11] ; Echo:inst3|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.421      ;
; -0.307 ; Echo:inst3|BB[8]  ; Echo:inst3|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.422      ;
; -0.281 ; Echo:inst3|BB[6]  ; Echo:inst3|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.448      ;
; -0.256 ; Echo:inst3|BB[12] ; Echo:inst3|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.473      ;
; -0.253 ; Echo:inst3|BB[2]  ; Echo:inst3|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.476      ;
; -0.250 ; Echo:inst3|BB[0]  ; Echo:inst3|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.927      ; 2.479      ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                     ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.452 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.464 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.509 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.803      ;
; 0.515 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.809      ;
; 0.525 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.819      ;
; 0.772 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.066      ;
; 0.789 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.083      ;
; 0.791 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.085      ;
; 0.794 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.088      ;
; 0.838 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.132      ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                               ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.466 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 1.330 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.623      ;
; 1.377 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.670      ;
; 1.386 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.679      ;
; 1.470 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.763      ;
; 1.483 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.776      ;
; 1.566 ; Echo:inst3|BB[10] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.859      ;
; 1.610 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.903      ;
; 1.657 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.950      ;
; 1.746 ; Echo:inst3|BB[10] ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.038      ;
; 1.804 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.096      ;
; 1.817 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.109      ;
; 1.830 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.124      ;
; 1.918 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.210      ;
; 1.932 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.226      ;
; 1.937 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.230      ;
; 1.970 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.264      ;
; 2.009 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.301      ;
; 2.089 ; Echo:inst3|BB[12] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.382      ;
; 2.108 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.401      ;
; 2.110 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.404      ;
; 2.114 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.407      ;
; 2.115 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.408      ;
; 2.156 ; Echo:inst3|BB[11] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.449      ;
; 2.165 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.458      ;
; 2.199 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.492      ;
; 2.212 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.506      ;
; 2.216 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.509      ;
; 2.250 ; Echo:inst3|BB[12] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.542      ;
; 2.308 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.600      ;
; 2.309 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.602      ;
; 2.310 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.603      ;
; 2.406 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.699      ;
; 2.441 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.734      ;
; 2.480 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.772      ;
; 2.483 ; Echo:inst3|BB[10] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.776      ;
; 2.492 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.786      ;
; 2.499 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.792      ;
; 2.578 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.871      ;
; 2.581 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.874      ;
; 2.602 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.894      ;
; 2.603 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.896      ;
; 2.630 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.923      ;
; 2.636 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.929      ;
; 2.645 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.938      ;
; 2.670 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.964      ;
; 2.675 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.967      ;
; 2.706 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.999      ;
; 2.709 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.002      ;
; 2.712 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.005      ;
; 2.777 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.070      ;
; 2.778 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.070      ;
; 2.785 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.078      ;
; 2.860 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.153      ;
; 2.869 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.161      ;
; 2.883 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.176      ;
; 2.903 ; Echo:inst3|BB[13] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.196      ;
; 2.904 ; Echo:inst3|BB[10] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.196      ;
; 2.910 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.203      ;
; 2.916 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.209      ;
; 2.980 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.273      ;
; 2.989 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.282      ;
; 2.992 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.285      ;
; 3.102 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.395      ;
; 3.129 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.421      ;
; 3.165 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.457      ;
; 3.178 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.471      ;
; 3.181 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.474      ;
; 3.196 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.489      ;
; 3.287 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.579      ;
; 3.340 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.632      ;
; 3.342 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.634      ;
; 3.369 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.661      ;
; 3.372 ; Echo:inst3|BB[11] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.665      ;
; 3.385 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.678      ;
; 3.415 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.709      ;
; 3.448 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.740      ;
; 3.451 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.743      ;
; 3.464 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.756      ;
; 3.491 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.783      ;
; 3.570 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.862      ;
; 3.573 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.865      ;
; 3.604 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.897      ;
; 3.655 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.947      ;
; 3.684 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.977      ;
; 3.777 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.069      ;
; 3.781 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.074      ;
; 3.793 ; Echo:inst3|BB[11] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.085      ;
; 3.808 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.101      ;
; 3.840 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.133      ;
; 3.873 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.165      ;
; 3.887 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.180      ;
; 3.890 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.183      ;
; 4.025 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.317      ;
; 4.050 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.342      ;
; 4.077 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.369      ;
; 4.094 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.387      ;
; 4.156 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.448      ;
; 4.159 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.451      ;
; 4.202 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.494      ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.739 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.035      ;
; 0.742 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.036      ;
; 0.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.760 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.762 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.768 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 1.094 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.388      ;
; 1.095 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.389      ;
; 1.095 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.389      ;
; 1.095 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.389      ;
; 1.095 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.389      ;
; 1.096 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.390      ;
; 1.097 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.097 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.097 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.097 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.104 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.398      ;
; 1.104 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.398      ;
; 1.104 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.398      ;
; 1.104 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.398      ;
; 1.105 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.399      ;
; 1.105 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.399      ;
; 1.105 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.399      ;
; 1.105 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.399      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.401      ;
; 1.113 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.407      ;
; 1.113 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.407      ;
; 1.113 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.407      ;
; 1.113 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.407      ;
; 1.114 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.409      ;
; 1.123 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.132 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.225 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.519      ;
; 1.226 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.520      ;
; 1.226 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.520      ;
; 1.226 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.520      ;
; 1.226 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.520      ;
; 1.227 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.521      ;
; 1.228 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.522      ;
; 1.228 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.522      ;
; 1.228 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.522      ;
; 1.228 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.522      ;
; 1.234 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.528      ;
; 1.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.529      ;
; 1.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.529      ;
; 1.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.529      ;
; 1.235 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.529      ;
; 1.236 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.530      ;
; 1.237 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.237 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.237 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.237 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.244 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.538      ;
; 1.244 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.538      ;
; 1.244 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.538      ;
; 1.244 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.538      ;
; 1.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.539      ;
; 1.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.539      ;
; 1.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.539      ;
; 1.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.539      ;
; 1.245 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.539      ;
; 1.246 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.246 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.547      ;
; 1.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.547      ;
; 1.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.547      ;
; 1.253 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.547      ;
; 1.254 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.548      ;
; 1.254 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.548      ;
; 1.254 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.548      ;
; 1.254 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.548      ;
; 1.255 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.263 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.557      ;
; 1.272 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.566      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -3.235 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.039     ; 3.627      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.762 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.038     ; 3.155      ;
; -2.713 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.039     ; 3.605      ;
; -2.219 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.112      ;
; -2.219 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.112      ;
; -2.219 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.112      ;
; -2.219 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.112      ;
; -2.219 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.112      ;
; -2.219 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.112      ;
; -2.219 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.112      ;
; -2.219 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.112      ;
; -2.218 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.111      ;
; -2.218 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.111      ;
; -2.218 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.111      ;
; -2.218 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.111      ;
; -2.218 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.038     ; 3.111      ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.255 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 2.965      ;
; 2.255 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 2.965      ;
; 2.255 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 2.965      ;
; 2.255 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 2.965      ;
; 2.255 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 2.965      ;
; 2.255 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 2.965      ;
; 2.255 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 2.965      ;
; 2.255 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 2.965      ;
; 2.256 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 2.965      ;
; 2.256 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 2.965      ;
; 2.256 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 2.965      ;
; 2.256 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 2.965      ;
; 2.256 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 2.965      ;
; 2.730 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 3.438      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.387      ; 3.011      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.388      ; 3.012      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.388      ; 3.012      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.388      ; 3.012      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.388      ; 3.012      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.388      ; 3.012      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.388      ; 3.012      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.387      ; 3.011      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.387      ; 3.011      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.387      ; 3.011      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.388      ; 3.012      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.387      ; 3.011      ;
; 2.802 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.388      ; 3.012      ;
; 3.257 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.386      ; 3.465      ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Echo_snl'                                                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Echo_snl ; Rise       ; Echo_snl                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[10]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[11]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[12]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[13]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[3]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[4]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[5]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[6]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[7]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[8]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[9]               ;
; 0.229  ; 0.449        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[0]               ;
; 0.229  ; 0.449        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[10]              ;
; 0.229  ; 0.449        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[12]              ;
; 0.229  ; 0.449        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[1]               ;
; 0.229  ; 0.449        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[8]               ;
; 0.229  ; 0.449        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[9]               ;
; 0.230  ; 0.450        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[11]              ;
; 0.230  ; 0.450        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[13]              ;
; 0.230  ; 0.450        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[2]               ;
; 0.230  ; 0.450        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[3]               ;
; 0.230  ; 0.450        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[4]               ;
; 0.230  ; 0.450        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[5]               ;
; 0.230  ; 0.450        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[6]               ;
; 0.230  ; 0.450        ; 0.220          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[7]               ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[0]               ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[10]              ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[12]              ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[1]               ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[8]               ;
; 0.361  ; 0.549        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[9]               ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[11]              ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[13]              ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[2]               ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[3]               ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[4]               ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[5]               ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[6]               ;
; 0.362  ; 0.550        ; 0.188          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[7]               ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[0]|clk                ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[10]|clk               ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[12]|clk               ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[1]|clk                ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[8]|clk                ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[9]|clk                ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[11]|clk               ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[13]|clk               ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[2]|clk                ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[3]|clk                ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[4]|clk                ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[5]|clk                ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[6]|clk                ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[7]|clk                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk   ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0] ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|i               ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0] ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|o               ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk   ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[0]|clk                ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[10]|clk               ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[12]|clk               ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[1]|clk                ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[8]|clk                ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[9]|clk                ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[11]|clk               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[13]|clk               ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[2]|clk                ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[3]|clk                ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[4]|clk                ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[5]|clk                ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[6]|clk                ;
; 0.571  ; 0.571        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[7]|clk                ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.934 ; 19.934       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.954 ; 19.954       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 19.977 ; 19.977       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 20.022 ; 20.022       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.046 ; 20.046       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.066 ; 20.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[11]                                                      ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[13]                                                      ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[2]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[3]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[4]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[5]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[6]                                                       ;
; 499.721 ; 499.941      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[7]                                                       ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[0]                                                       ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[10]                                                      ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[12]                                                      ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[1]                                                       ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[8]                                                       ;
; 499.722 ; 499.942      ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[9]                                                       ;
; 499.868 ; 500.056      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[11]                                                      ;
; 499.868 ; 500.056      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[13]                                                      ;
; 499.868 ; 500.056      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[2]                                                       ;
; 499.868 ; 500.056      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[3]                                                       ;
; 499.868 ; 500.056      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[4]                                                       ;
; 499.868 ; 500.056      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[5]                                                       ;
; 499.868 ; 500.056      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[6]                                                       ;
; 499.868 ; 500.056      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[7]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[0]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[10]                                                      ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[12]                                                      ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[1]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[8]                                                       ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[9]                                                       ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[11]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[13]|clk                                                       ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[2]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[3]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[4]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[5]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[6]|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[7]|clk                                                        ;
; 499.991 ; 499.991      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[0]|clk                                                        ;
; 499.991 ; 499.991      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[10]|clk                                                       ;
; 499.991 ; 499.991      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[12]|clk                                                       ;
; 499.991 ; 499.991      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[1]|clk                                                        ;
; 499.991 ; 499.991      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[8]|clk                                                        ;
; 499.991 ; 499.991      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[9]|clk                                                        ;
; 500.008 ; 500.008      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[11]|clk                                                       ;
; 500.008 ; 500.008      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[13]|clk                                                       ;
; 500.008 ; 500.008      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[2]|clk                                                        ;
; 500.008 ; 500.008      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[3]|clk                                                        ;
; 500.008 ; 500.008      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[4]|clk                                                        ;
; 500.008 ; 500.008      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[5]|clk                                                        ;
; 500.008 ; 500.008      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[6]|clk                                                        ;
; 500.008 ; 500.008      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[7]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[0]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[10]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[12]|clk                                                       ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[1]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[8]|clk                                                        ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[9]|clk                                                        ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[0]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[10]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[11]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[12]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[13]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[1]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[2]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[3]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[4]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[5]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[6]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[7]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[8]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[9]                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                          ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 199999.715 ; 199999.935   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[0]                                               ;
; 199999.715 ; 199999.935   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[1]                                               ;
; 199999.715 ; 199999.935   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[0]                                       ;
; 199999.715 ; 199999.935   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[1]                                       ;
; 199999.715 ; 199999.935   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[2]                                       ;
; 199999.715 ; 199999.935   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[3]                                       ;
; 199999.874 ; 200000.062   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[0]                                               ;
; 199999.874 ; 200000.062   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[1]                                               ;
; 199999.874 ; 200000.062   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[0]                                       ;
; 199999.874 ; 200000.062   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[1]                                       ;
; 199999.874 ; 200000.062   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[2]                                       ;
; 199999.874 ; 200000.062   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[3]                                       ;
; 199999.967 ; 199999.967   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 199999.967 ; 199999.967   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 199999.984 ; 199999.984   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[0]|clk                                                      ;
; 199999.984 ; 199999.984   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[1]|clk                                                      ;
; 199999.984 ; 199999.984   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[0]|clk                                              ;
; 199999.984 ; 199999.984   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[1]|clk                                              ;
; 199999.984 ; 199999.984   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[2]|clk                                              ;
; 199999.984 ; 199999.984   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[3]|clk                                              ;
; 200000.014 ; 200000.014   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[0]|clk                                                      ;
; 200000.014 ; 200000.014   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[1]|clk                                                      ;
; 200000.014 ; 200000.014   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[0]|clk                                              ;
; 200000.014 ; 200000.014   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[1]|clk                                              ;
; 200000.014 ; 200000.014   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[2]|clk                                              ;
; 200000.014 ; 200000.014   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[3]|clk                                              ;
; 200000.031 ; 200000.031   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 200000.031 ; 200000.031   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[0]                                               ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[1]                                               ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[0]                                       ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[1]                                       ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[2]                                       ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[3]                                       ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.718 ; 199999.938   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.719 ; 199999.939   ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.871 ; 200000.059   ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.967 ; 199999.967   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 199999.967 ; 199999.967   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 199999.988 ; 199999.988   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 200000.031 ; 200000.031   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 200000.031 ; 200000.031   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 81.156 ; 81.001 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 79.889 ; 79.776 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 79.355 ; 79.494 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 81.156 ; 81.001 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 79.601 ; 79.473 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 79.833 ; 79.663 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 79.400 ; 79.300 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 79.522 ; 79.437 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 8.586  ; 8.520  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 12.438 ; 12.100 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 11.254 ; 11.064 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 10.482 ; 10.868 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 12.438 ; 12.100 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 10.973 ; 10.769 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 10.990 ; 10.941 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 10.776 ; 10.379 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 10.982 ; 10.791 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 7.052  ; 7.014  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 5.628  ; 5.479  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 5.613  ; 5.466  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 5.585  ; 5.443  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 7.052  ; 7.014  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 14.728 ; 14.618 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 15.234 ; 15.131 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 14.728 ; 14.862 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 16.513 ; 16.540 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 14.954 ; 14.779 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 15.274 ; 14.944 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 14.862 ; 14.618 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 15.065 ; 14.806 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 5.139  ; 4.941  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 6.447  ; 6.348  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 6.982  ; 6.791  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 6.447  ; 6.653  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 8.293  ; 8.058  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 6.709  ; 6.503  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 6.933  ; 6.796  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 6.557  ; 6.348  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 6.722  ; 6.529  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 4.978  ; 4.841  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 5.019  ; 4.875  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 5.005  ; 4.862  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 4.978  ; 4.841  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 6.445  ; 6.411  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 178.83 MHz ; 178.83 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 190.48 MHz ; 190.48 MHz      ; inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 791.77 MHz ; 402.09 MHz      ; inst|altpll_component|auto_generated|pll1|clk[2] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; -0.210     ; -0.702        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 994.750    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 399994.408 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 399998.737 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Echo_snl                                         ; -0.180 ; -1.933        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.401  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.417  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.687  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; -2.749 ; -33.039       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.941 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; -3.000     ; -23.818       ;
; clk                                              ; 19.943     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 499.717    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 199999.716 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 199999.717 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Echo_snl'                                                                                                                   ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.210 ; Echo:inst3|BB[0]  ; Echo:inst3|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.683      ;
; -0.117 ; Echo:inst3|BB[2]  ; Echo:inst3|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.590      ;
; -0.088 ; Echo:inst3|BB[12] ; Echo:inst3|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.561      ;
; -0.086 ; Echo:inst3|BB[6]  ; Echo:inst3|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.559      ;
; -0.051 ; Echo:inst3|BB[8]  ; Echo:inst3|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.524      ;
; -0.049 ; Echo:inst3|BB[5]  ; Echo:inst3|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.522      ;
; -0.033 ; Echo:inst3|BB[4]  ; Echo:inst3|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.506      ;
; -0.025 ; Echo:inst3|BB[11] ; Echo:inst3|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.498      ;
; -0.022 ; Echo:inst3|BB[9]  ; Echo:inst3|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.495      ;
; -0.021 ; Echo:inst3|BB[13] ; Echo:inst3|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.494      ;
; 0.016  ; Echo:inst3|BB[3]  ; Echo:inst3|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.457      ;
; 0.018  ; Echo:inst3|BB[7]  ; Echo:inst3|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.455      ;
; 0.020  ; Echo:inst3|BB[1]  ; Echo:inst3|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.453      ;
; 0.023  ; Echo:inst3|BB[10] ; Echo:inst3|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 2.061      ; 2.450      ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 994.750 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 5.179      ;
; 994.863 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 5.066      ;
; 994.910 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 5.019      ;
; 994.956 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.973      ;
; 995.036 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.893      ;
; 995.042 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.887      ;
; 995.115 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.814      ;
; 995.149 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.780      ;
; 995.196 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.733      ;
; 995.242 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.687      ;
; 995.321 ; Echo:inst3|BB[11] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.608      ;
; 995.328 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.601      ;
; 995.401 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.528      ;
; 995.417 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 4.514      ;
; 995.429 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.500      ;
; 995.446 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.483      ;
; 995.542 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.387      ;
; 995.559 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.370      ;
; 995.589 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.340      ;
; 995.606 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.323      ;
; 995.615 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.314      ;
; 995.635 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.294      ;
; 995.652 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.277      ;
; 995.703 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 4.228      ;
; 995.721 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.208      ;
; 995.728 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.201      ;
; 995.738 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.191      ;
; 995.775 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.154      ;
; 995.794 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.135      ;
; 995.811 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.118      ;
; 995.821 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.108      ;
; 995.907 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 4.022      ;
; 995.971 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.959      ;
; 995.980 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.949      ;
; 996.000 ; Echo:inst3|BB[11] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.929      ;
; 996.096 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 3.835      ;
; 996.108 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.821      ;
; 996.113 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 3.818      ;
; 996.221 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.708      ;
; 996.257 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.673      ;
; 996.282 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 3.649      ;
; 996.296 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.633      ;
; 996.314 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.615      ;
; 996.409 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.520      ;
; 996.430 ; Echo:inst3|BB[10] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.500      ;
; 996.456 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.473      ;
; 996.467 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.463      ;
; 996.502 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.427      ;
; 996.509 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.420      ;
; 996.516 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.414      ;
; 996.517 ; Echo:inst3|BB[13] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.412      ;
; 996.548 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.381      ;
; 996.588 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.341      ;
; 996.597 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.333      ;
; 996.622 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.307      ;
; 996.635 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.294      ;
; 996.650 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.280      ;
; 996.661 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.268      ;
; 996.661 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.268      ;
; 996.667 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.263      ;
; 996.669 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.260      ;
; 996.686 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.243      ;
; 996.708 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.221      ;
; 996.715 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.214      ;
; 996.748 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.181      ;
; 996.754 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.175      ;
; 996.775 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 3.156      ;
; 996.800 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.129      ;
; 996.836 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 3.094      ;
; 996.840 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 3.089      ;
; 996.948 ; Echo:inst3|BB[10] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.982      ;
; 996.963 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 2.968      ;
; 996.990 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.940      ;
; 997.139 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.791      ;
; 997.146 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.784      ;
; 997.166 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 2.763      ;
; 997.176 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 2.755      ;
; 997.207 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 2.722      ;
; 997.210 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 2.721      ;
; 997.215 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 2.716      ;
; 997.247 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 2.682      ;
; 997.260 ; Echo:inst3|BB[12] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.670      ;
; 997.277 ; Echo:inst3|BB[12] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.653      ;
; 997.287 ; Echo:inst3|BB[11] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 2.642      ;
; 997.302 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 2.629      ;
; 997.329 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.601      ;
; 997.332 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.598      ;
; 997.333 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 2.596      ;
; 997.333 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.073     ; 2.596      ;
; 997.381 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.549      ;
; 997.428 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 2.503      ;
; 997.467 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.071     ; 2.464      ;
; 997.517 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.413      ;
; 997.702 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.228      ;
; 997.730 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.200      ;
; 997.764 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.166      ;
; 997.769 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.161      ;
; 997.781 ; Echo:inst3|BB[10] ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.149      ;
; 997.849 ; Echo:inst3|BB[10] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.081      ;
; 997.856 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.072     ; 2.074      ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.408 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.520      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.540 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.388      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.563 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.365      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.646 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.282      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.241      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.787 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.141      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.815 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.113      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.914 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 5.014      ;
; 399994.945 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 4.983      ;
; 399994.945 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 4.983      ;
; 399994.945 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 4.983      ;
; 399994.945 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.074     ; 4.983      ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+------------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 399998.737 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.073     ; 1.192      ;
; 399998.744 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.073     ; 1.185      ;
; 399998.770 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.073     ; 1.159      ;
; 399998.790 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.073     ; 1.139      ;
; 399998.801 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.073     ; 1.128      ;
; 399999.060 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.073     ; 0.869      ;
; 399999.079 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.073     ; 0.850      ;
; 399999.080 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.073     ; 0.849      ;
; 399999.101 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.073     ; 0.828      ;
; 399999.159 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.073     ; 0.770      ;
; 399999.159 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.073     ; 0.770      ;
+------------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Echo_snl'                                                                                                                    ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.180 ; Echo:inst3|BB[10] ; Echo:inst3|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.134      ;
; -0.178 ; Echo:inst3|BB[7]  ; Echo:inst3|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.136      ;
; -0.174 ; Echo:inst3|BB[1]  ; Echo:inst3|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.140      ;
; -0.168 ; Echo:inst3|BB[3]  ; Echo:inst3|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.146      ;
; -0.150 ; Echo:inst3|BB[9]  ; Echo:inst3|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.164      ;
; -0.147 ; Echo:inst3|BB[13] ; Echo:inst3|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.167      ;
; -0.144 ; Echo:inst3|BB[5]  ; Echo:inst3|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.170      ;
; -0.144 ; Echo:inst3|BB[4]  ; Echo:inst3|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.170      ;
; -0.141 ; Echo:inst3|BB[8]  ; Echo:inst3|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.173      ;
; -0.138 ; Echo:inst3|BB[11] ; Echo:inst3|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.176      ;
; -0.106 ; Echo:inst3|BB[6]  ; Echo:inst3|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.208      ;
; -0.101 ; Echo:inst3|BB[0]  ; Echo:inst3|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.213      ;
; -0.084 ; Echo:inst3|BB[2]  ; Echo:inst3|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.230      ;
; -0.078 ; Echo:inst3|BB[12] ; Echo:inst3|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 2.529      ; 2.236      ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.471 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.740      ;
; 0.482 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.750      ;
; 0.492 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.722 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.990      ;
; 0.737 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.005      ;
; 0.745 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.013      ;
; 0.748 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.016      ;
; 0.790 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.058      ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.417 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 1.187 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.455      ;
; 1.289 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.557      ;
; 1.292 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.560      ;
; 1.309 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.577      ;
; 1.371 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.639      ;
; 1.407 ; Echo:inst3|BB[10] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.675      ;
; 1.431 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.699      ;
; 1.536 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.804      ;
; 1.549 ; Echo:inst3|BB[10] ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.816      ;
; 1.604 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.871      ;
; 1.618 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.885      ;
; 1.635 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.904      ;
; 1.700 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.967      ;
; 1.742 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.011      ;
; 1.757 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.026      ;
; 1.780 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.048      ;
; 1.782 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.049      ;
; 1.873 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.141      ;
; 1.879 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.148      ;
; 1.882 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.150      ;
; 1.915 ; Echo:inst3|BB[11] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.183      ;
; 1.923 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.191      ;
; 1.924 ; Echo:inst3|BB[12] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.192      ;
; 1.959 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.227      ;
; 1.971 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.239      ;
; 1.973 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.241      ;
; 1.986 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.255      ;
; 2.016 ; Echo:inst3|BB[12] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.283      ;
; 2.061 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.328      ;
; 2.074 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.342      ;
; 2.104 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.372      ;
; 2.178 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.446      ;
; 2.186 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.454      ;
; 2.193 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.460      ;
; 2.222 ; Echo:inst3|BB[10] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.490      ;
; 2.223 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.491      ;
; 2.230 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.499      ;
; 2.296 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.563      ;
; 2.298 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.566      ;
; 2.300 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.568      ;
; 2.319 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.587      ;
; 2.330 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.598      ;
; 2.345 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.613      ;
; 2.360 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.628      ;
; 2.398 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.666      ;
; 2.405 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.673      ;
; 2.407 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.675      ;
; 2.424 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.691      ;
; 2.432 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.701      ;
; 2.477 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.744      ;
; 2.482 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.750      ;
; 2.487 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.755      ;
; 2.559 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.826      ;
; 2.563 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.831      ;
; 2.574 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.842      ;
; 2.589 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.857      ;
; 2.595 ; Echo:inst3|BB[10] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.862      ;
; 2.597 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.865      ;
; 2.603 ; Echo:inst3|BB[13] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.871      ;
; 2.641 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.909      ;
; 2.649 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.917      ;
; 2.651 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.919      ;
; 2.744 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.012      ;
; 2.809 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.076      ;
; 2.833 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.101      ;
; 2.835 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.102      ;
; 2.851 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.119      ;
; 2.853 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.121      ;
; 2.912 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.179      ;
; 2.970 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.237      ;
; 2.974 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.241      ;
; 2.985 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.252      ;
; 3.011 ; Echo:inst3|BB[11] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.279      ;
; 3.035 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.303      ;
; 3.045 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 3.314      ;
; 3.060 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.327      ;
; 3.062 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.329      ;
; 3.077 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.344      ;
; 3.088 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.355      ;
; 3.163 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.430      ;
; 3.165 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.432      ;
; 3.213 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.481      ;
; 3.244 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.511      ;
; 3.283 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.551      ;
; 3.347 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.614      ;
; 3.378 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.646      ;
; 3.384 ; Echo:inst3|BB[11] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.651      ;
; 3.389 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.657      ;
; 3.418 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.686      ;
; 3.451 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.718      ;
; 3.464 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.732      ;
; 3.466 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.734      ;
; 3.586 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.853      ;
; 3.616 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.883      ;
; 3.627 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.894      ;
; 3.648 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.916      ;
; 3.702 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.969      ;
; 3.704 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.971      ;
; 3.751 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.018      ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.956      ;
; 0.688 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.957      ;
; 0.689 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.958      ;
; 0.689 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.959      ;
; 0.691 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.960      ;
; 0.691 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.692 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.693 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.962      ;
; 0.694 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.705 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.974      ;
; 0.709 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.720 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 1.009 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.277      ;
; 1.009 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.278      ;
; 1.010 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
; 1.010 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.279      ;
; 1.010 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.011 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.280      ;
; 1.012 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.281      ;
; 1.013 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.282      ;
; 1.013 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.282      ;
; 1.013 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.283      ;
; 1.014 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.283      ;
; 1.015 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.285      ;
; 1.017 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.025 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.294      ;
; 1.025 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.295      ;
; 1.027 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.296      ;
; 1.028 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.297      ;
; 1.028 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.298      ;
; 1.029 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.298      ;
; 1.030 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.043 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.104 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.104 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.373      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.374      ;
; 1.107 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.375      ;
; 1.107 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.376      ;
; 1.110 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.379      ;
; 1.110 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.378      ;
; 1.112 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.380      ;
; 1.113 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.382      ;
; 1.113 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.381      ;
; 1.124 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.393      ;
; 1.131 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.399      ;
; 1.131 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.400      ;
; 1.132 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.401      ;
; 1.132 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.401      ;
; 1.132 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.133 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.133 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.133 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.133 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.402      ;
; 1.134 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.403      ;
; 1.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.404      ;
; 1.135 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.136 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.405      ;
; 1.136 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.404      ;
; 1.136 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.405      ;
; 1.137 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.407      ;
; 1.139 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.147 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.416      ;
; 1.147 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.417      ;
; 1.149 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.418      ;
; 1.150 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.419      ;
; 1.150 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.165 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.433      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                 ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -2.749 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.095      ; 3.276      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.330 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.096      ; 2.858      ;
; -2.289 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.095      ; 3.316      ;
; -1.823 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.851      ;
; -1.823 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.851      ;
; -1.823 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.851      ;
; -1.823 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.851      ;
; -1.823 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.851      ;
; -1.823 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.851      ;
; -1.823 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.851      ;
; -1.823 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.851      ;
; -1.822 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.850      ;
; -1.822 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.850      ;
; -1.822 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.850      ;
; -1.822 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.850      ;
; -1.822 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.096      ; 2.850      ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                 ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.941 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 2.717      ;
; 1.941 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 2.717      ;
; 1.941 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 2.717      ;
; 1.941 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 2.717      ;
; 1.941 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 2.717      ;
; 1.941 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 2.717      ;
; 1.941 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 2.717      ;
; 1.941 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.471      ; 2.717      ;
; 1.942 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 2.717      ;
; 1.942 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 2.717      ;
; 1.942 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 2.717      ;
; 1.942 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 2.717      ;
; 1.942 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.470      ; 2.717      ;
; 2.390 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 3.164      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.470      ; 2.731      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.471      ; 2.732      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.471      ; 2.732      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.471      ; 2.732      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.471      ; 2.732      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.471      ; 2.732      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.471      ; 2.732      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.470      ; 2.731      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.470      ; 2.731      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.470      ; 2.731      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.471      ; 2.732      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.470      ; 2.731      ;
; 2.456 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.471      ; 2.732      ;
; 2.859 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.469      ; 3.133      ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Echo_snl'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Echo_snl ; Rise       ; Echo_snl                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[10]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[11]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[12]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[13]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[3]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[4]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[5]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[6]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[7]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[8]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[9]               ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[0]               ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[10]              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[11]              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[12]              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[13]              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[1]               ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[2]               ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[3]               ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[4]               ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[5]               ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[6]               ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[7]               ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[8]               ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[9]               ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[0]               ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[10]              ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[11]              ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[12]              ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[13]              ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[1]               ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[2]               ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[3]               ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[4]               ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[5]               ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[6]               ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[7]               ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[8]               ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[9]               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[0]|clk                ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[10]|clk               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[12]|clk               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[1]|clk                ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[8]|clk                ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[9]|clk                ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[11]|clk               ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[13]|clk               ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[2]|clk                ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[3]|clk                ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[4]|clk                ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[5]|clk                ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[6]|clk                ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[7]|clk                ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk   ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0] ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|o               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|i               ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0] ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|o               ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk   ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[0]|clk                ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[10]|clk               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[12]|clk               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[1]|clk                ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[8]|clk                ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[9]|clk                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[11]|clk               ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[13]|clk               ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[2]|clk                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[3]|clk                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[4]|clk                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[5]|clk                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[6]|clk                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[7]|clk                ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.943 ; 19.943       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.975 ; 19.975       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 19.992 ; 19.992       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 20.008 ; 20.008       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.025 ; 20.025       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.056 ; 20.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[11]                                                      ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[13]                                                      ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[2]                                                       ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[3]                                                       ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[4]                                                       ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[5]                                                       ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[6]                                                       ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[7]                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[0]                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[10]                                                      ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[12]                                                      ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[1]                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[8]                                                       ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[9]                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[11]                                                      ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[13]                                                      ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[2]                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[3]                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[4]                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[5]                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[6]                                                       ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[7]                                                       ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[0]                                                       ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[10]                                                      ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[12]                                                      ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[1]                                                       ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[8]                                                       ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[9]                                                       ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[11]|clk                                                       ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[13]|clk                                                       ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[2]|clk                                                        ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[3]|clk                                                        ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[4]|clk                                                        ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[5]|clk                                                        ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[6]|clk                                                        ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[7]|clk                                                        ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[0]|clk                                                        ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[10]|clk                                                       ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[12]|clk                                                       ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[1]|clk                                                        ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[8]|clk                                                        ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[9]|clk                                                        ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[11]|clk                                                       ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[13]|clk                                                       ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[2]|clk                                                        ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[3]|clk                                                        ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[4]|clk                                                        ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[5]|clk                                                        ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[6]|clk                                                        ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[7]|clk                                                        ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[0]|clk                                                        ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[10]|clk                                                       ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[12]|clk                                                       ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[1]|clk                                                        ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[8]|clk                                                        ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[9]|clk                                                        ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[0]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[10]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[11]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[12]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[13]                                                      ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[1]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[2]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[3]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[4]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[5]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[6]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[7]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[8]                                                       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[9]                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 199999.716 ; 199999.932   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[0]                                               ;
; 199999.716 ; 199999.932   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[1]                                               ;
; 199999.716 ; 199999.932   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[0]                                       ;
; 199999.716 ; 199999.932   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[1]                                       ;
; 199999.716 ; 199999.932   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[2]                                       ;
; 199999.716 ; 199999.932   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[3]                                       ;
; 199999.880 ; 200000.064   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[0]                                               ;
; 199999.880 ; 200000.064   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[1]                                               ;
; 199999.880 ; 200000.064   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[0]                                       ;
; 199999.880 ; 200000.064   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[1]                                       ;
; 199999.880 ; 200000.064   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[2]                                       ;
; 199999.880 ; 200000.064   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[3]                                       ;
; 199999.965 ; 199999.965   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 199999.965 ; 199999.965   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 199999.986 ; 199999.986   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[0]|clk                                                      ;
; 199999.986 ; 199999.986   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[1]|clk                                                      ;
; 199999.986 ; 199999.986   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[0]|clk                                              ;
; 199999.986 ; 199999.986   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[1]|clk                                              ;
; 199999.986 ; 199999.986   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[2]|clk                                              ;
; 199999.986 ; 199999.986   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[3]|clk                                              ;
; 200000.013 ; 200000.013   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[0]|clk                                                      ;
; 200000.013 ; 200000.013   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[1]|clk                                                      ;
; 200000.013 ; 200000.013   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[0]|clk                                              ;
; 200000.013 ; 200000.013   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[1]|clk                                              ;
; 200000.013 ; 200000.013   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[2]|clk                                              ;
; 200000.013 ; 200000.013   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[3]|clk                                              ;
; 200000.033 ; 200000.033   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 200000.033 ; 200000.033   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[0]                                               ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[1]                                               ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[0]                                       ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[1]                                       ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[2]                                       ;
; 399997.513 ; 400000.000   ; 2.487          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[3]                                       ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.717 ; 199999.933   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.878 ; 200000.062   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.879 ; 200000.063   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.965 ; 199999.965   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 199999.965 ; 199999.965   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 199999.987 ; 199999.987   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 200000.011 ; 200000.011   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 200000.012 ; 200000.012   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 200000.033 ; 200000.033   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 200000.033 ; 200000.033   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 74.256 ; 73.982 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 73.201 ; 72.913 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 72.531 ; 72.786 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 74.256 ; 73.982 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 72.939 ; 72.636 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 73.167 ; 72.799 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 72.750 ; 72.480 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 72.883 ; 72.588 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 7.903  ; 7.688  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 11.710 ; 10.870 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 10.690 ; 10.365 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 9.480  ; 10.325 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 11.710 ; 10.870 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 10.435 ; 10.096 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 10.109 ; 10.242 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 10.251 ; 9.385  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 10.463 ; 10.102 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 6.513  ; 6.323  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 5.276  ; 5.015  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 5.270  ; 4.996  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 5.240  ; 4.983  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 6.513  ; 6.323  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 13.394 ; 13.292 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 13.993 ; 13.760 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 13.394 ; 13.639 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 15.098 ; 15.034 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 13.736 ; 13.437 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 14.116 ; 13.577 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 13.720 ; 13.292 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 13.930 ; 13.448 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 4.782  ; 4.545  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 5.871  ; 5.779  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 6.500  ; 6.181  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 5.871  ; 6.227  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 7.696  ; 7.255  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 6.251  ; 5.919  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 6.471  ; 6.214  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 6.148  ; 5.779  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 6.283  ; 5.929  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 4.679  ; 4.431  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 4.713  ; 4.462  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 4.708  ; 4.445  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 4.679  ; 4.431  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 5.952  ; 5.771  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; 0.723      ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 997.538    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 399997.277 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 399999.384 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Echo_snl                                         ; -0.559 ; -7.454        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.186  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.193  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.294  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; -1.773 ; -21.931       ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.098 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; Echo_snl                                         ; -3.000     ; -18.525       ;
; clk                                              ; 19.594     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; 499.797    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; 199999.797 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 199999.798 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Echo_snl'                                                                                                                  ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.723 ; Echo:inst3|BB[0]  ; Echo:inst3|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.589      ; 1.263      ;
; 0.801 ; Echo:inst3|BB[12] ; Echo:inst3|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.186      ;
; 0.810 ; Echo:inst3|BB[2]  ; Echo:inst3|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.177      ;
; 0.819 ; Echo:inst3|BB[6]  ; Echo:inst3|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.168      ;
; 0.837 ; Echo:inst3|BB[11] ; Echo:inst3|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.150      ;
; 0.840 ; Echo:inst3|BB[4]  ; Echo:inst3|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.147      ;
; 0.846 ; Echo:inst3|BB[13] ; Echo:inst3|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.141      ;
; 0.846 ; Echo:inst3|BB[8]  ; Echo:inst3|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.141      ;
; 0.850 ; Echo:inst3|BB[5]  ; Echo:inst3|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.137      ;
; 0.856 ; Echo:inst3|BB[9]  ; Echo:inst3|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.131      ;
; 0.860 ; Echo:inst3|BB[3]  ; Echo:inst3|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.127      ;
; 0.873 ; Echo:inst3|BB[1]  ; Echo:inst3|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.114      ;
; 0.875 ; Echo:inst3|BB[10] ; Echo:inst3|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.112      ;
; 0.876 ; Echo:inst3|BB[7]  ; Echo:inst3|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; 0.500        ; 1.590      ; 1.111      ;
+-------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 997.538 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.412      ;
; 997.603 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.347      ;
; 997.637 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.313      ;
; 997.683 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.267      ;
; 997.702 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.248      ;
; 997.703 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.247      ;
; 997.738 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.212      ;
; 997.748 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.202      ;
; 997.757 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.193      ;
; 997.768 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.182      ;
; 997.822 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.128      ;
; 997.837 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.113      ;
; 997.853 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.097      ;
; 997.862 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.088      ;
; 997.883 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.067      ;
; 997.903 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.047      ;
; 997.917 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.033      ;
; 997.918 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.032      ;
; 997.949 ; Echo:inst3|BB[11] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 2.001      ;
; 997.953 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.998      ;
; 997.957 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.993      ;
; 997.961 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.989      ;
; 998.007 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.943      ;
; 998.016 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.934      ;
; 998.018 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.933      ;
; 998.027 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.923      ;
; 998.053 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.897      ;
; 998.062 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.888      ;
; 998.081 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.869      ;
; 998.082 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.868      ;
; 998.084 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.866      ;
; 998.119 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.831      ;
; 998.136 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.814      ;
; 998.149 ; Echo:inst3|BB[11] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.801      ;
; 998.153 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.798      ;
; 998.177 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.773      ;
; 998.183 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.767      ;
; 998.194 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.756      ;
; 998.218 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.732      ;
; 998.232 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.718      ;
; 998.249 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.701      ;
; 998.255 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.695      ;
; 998.264 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.686      ;
; 998.277 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.674      ;
; 998.284 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.666      ;
; 998.291 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.659      ;
; 998.319 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.631      ;
; 998.332 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.619      ;
; 998.338 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.612      ;
; 998.354 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.596      ;
; 998.362 ; Echo:inst3|BB[10] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.588      ;
; 998.381 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.569      ;
; 998.387 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.563      ;
; 998.391 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.559      ;
; 998.400 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.550      ;
; 998.405 ; Echo:inst3|BB[13] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.545      ;
; 998.418 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.532      ;
; 998.420 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.530      ;
; 998.426 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.524      ;
; 998.434 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.516      ;
; 998.446 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.504      ;
; 998.462 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.488      ;
; 998.470 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.480      ;
; 998.474 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.476      ;
; 998.484 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.466      ;
; 998.499 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.452      ;
; 998.518 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.432      ;
; 998.534 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.417      ;
; 998.538 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.412      ;
; 998.552 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.398      ;
; 998.562 ; Echo:inst3|BB[10] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.388      ;
; 998.573 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.377      ;
; 998.581 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.369      ;
; 998.670 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.281      ;
; 998.684 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.266      ;
; 998.690 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.260      ;
; 998.692 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.258      ;
; 998.698 ; Echo:inst3|BB[11] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.252      ;
; 998.706 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.245      ;
; 998.714 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.236      ;
; 998.723 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.227      ;
; 998.724 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.226      ;
; 998.730 ; Echo:inst3|BB[12] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.220      ;
; 998.734 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.217      ;
; 998.738 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.212      ;
; 998.760 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.190      ;
; 998.772 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.178      ;
; 998.781 ; Echo:inst3|BB[12] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.169      ;
; 998.802 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.149      ;
; 998.806 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.145      ;
; 998.807 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.143      ;
; 998.841 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.109      ;
; 998.870 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.036     ; 1.081      ;
; 998.943 ; Echo:inst3|BB[10] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.007      ;
; 998.943 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 1.007      ;
; 998.956 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 0.994      ;
; 998.962 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 0.988      ;
; 998.975 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 0.975      ;
; 998.978 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 0.972      ;
; 998.988 ; Echo:inst3|BB[10] ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1000.000     ; -0.037     ; 0.962      ;
+---------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.277 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.673      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.322 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.628      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.342 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.608      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.393 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.557      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.411 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.539      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.497      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.483 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.467      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.527 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.423      ;
; 399997.534 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.416      ;
; 399997.534 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.416      ;
; 399997.534 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.416      ;
; 399997.534 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 400000.000   ; -0.037     ; 2.416      ;
+------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+------------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 399999.384 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.037     ; 0.566      ;
; 399999.389 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.037     ; 0.561      ;
; 399999.400 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.037     ; 0.550      ;
; 399999.410 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.037     ; 0.540      ;
; 399999.410 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.037     ; 0.540      ;
; 399999.551 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.037     ; 0.399      ;
; 399999.556 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.037     ; 0.394      ;
; 399999.559 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.037     ; 0.391      ;
; 399999.559 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.037     ; 0.391      ;
; 399999.591 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.037     ; 0.359      ;
; 399999.591 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 400000.000   ; -0.037     ; 0.359      ;
+------------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Echo_snl'                                                                                                                    ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.559 ; Echo:inst3|BB[7]  ; Echo:inst3|QQ[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.849      ; 0.964      ;
; -0.554 ; Echo:inst3|BB[1]  ; Echo:inst3|QQ[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.848      ; 0.968      ;
; -0.553 ; Echo:inst3|BB[10] ; Echo:inst3|QQ[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.848      ; 0.969      ;
; -0.548 ; Echo:inst3|BB[5]  ; Echo:inst3|QQ[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.849      ; 0.975      ;
; -0.545 ; Echo:inst3|BB[3]  ; Echo:inst3|QQ[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.849      ; 0.978      ;
; -0.543 ; Echo:inst3|BB[9]  ; Echo:inst3|QQ[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.848      ; 0.979      ;
; -0.539 ; Echo:inst3|BB[8]  ; Echo:inst3|QQ[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.848      ; 0.983      ;
; -0.537 ; Echo:inst3|BB[13] ; Echo:inst3|QQ[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.849      ; 0.986      ;
; -0.537 ; Echo:inst3|BB[11] ; Echo:inst3|QQ[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.849      ; 0.986      ;
; -0.535 ; Echo:inst3|BB[4]  ; Echo:inst3|QQ[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.849      ; 0.988      ;
; -0.514 ; Echo:inst3|BB[6]  ; Echo:inst3|QQ[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.849      ; 1.009      ;
; -0.512 ; Echo:inst3|BB[2]  ; Echo:inst3|QQ[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.849      ; 1.011      ;
; -0.496 ; Echo:inst3|BB[12] ; Echo:inst3|QQ[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.848      ; 1.026      ;
; -0.482 ; Echo:inst3|BB[0]  ; Echo:inst3|QQ[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl    ; -0.500       ; 1.847      ; 1.039      ;
+--------+-------------------+-------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[0]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.206 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.327      ;
; 0.211 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.332      ;
; 0.211 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|flag[1]         ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.333      ;
; 0.314 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.435      ;
; 0.317 ; shumaguan4:inst1|flag[1] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.322 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[0] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[3] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.444      ;
; 0.343 ; shumaguan4:inst1|flag[0] ; shumaguan4:inst1|segcs_SIFNAL[1] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.464      ;
+-------+--------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.193 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[0]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.541 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.662      ;
; 0.544 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.665      ;
; 0.549 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.670      ;
; 0.592 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.713      ;
; 0.607 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.728      ;
; 0.610 ; Echo:inst3|BB[10] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.731      ;
; 0.673 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.794      ;
; 0.676 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.797      ;
; 0.691 ; Echo:inst3|BB[10] ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.812      ;
; 0.696 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.817      ;
; 0.714 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.835      ;
; 0.772 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.894      ;
; 0.775 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.897      ;
; 0.776 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.897      ;
; 0.808 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.929      ;
; 0.810 ; Echo:inst3|BB[12] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.931      ;
; 0.819 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.940      ;
; 0.837 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.958      ;
; 0.838 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.960      ;
; 0.870 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.991      ;
; 0.883 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.004      ;
; 0.885 ; Echo:inst3|BB[12] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.006      ;
; 0.895 ; Echo:inst3|BB[11] ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.016      ;
; 0.900 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.021      ;
; 0.904 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.026      ;
; 0.907 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.029      ;
; 0.908 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.029      ;
; 0.911 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.032      ;
; 0.915 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.036      ;
; 0.919 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[2]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.040      ;
; 0.926 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[1]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.048      ;
; 0.951 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.072      ;
; 0.969 ; Echo:inst3|BB[10] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.090      ;
; 1.035 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.156      ;
; 1.039 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.161      ;
; 1.041 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.162      ;
; 1.049 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.170      ;
; 1.049 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.170      ;
; 1.052 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.173      ;
; 1.064 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.185      ;
; 1.068 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[3]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.189      ;
; 1.068 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.190      ;
; 1.076 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.197      ;
; 1.097 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.218      ;
; 1.107 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.228      ;
; 1.110 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.231      ;
; 1.112 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.233      ;
; 1.115 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.236      ;
; 1.118 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.239      ;
; 1.129 ; Echo:inst3|BB[9]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.250      ;
; 1.131 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[4]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.252      ;
; 1.167 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.288      ;
; 1.172 ; Echo:inst3|BB[8]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.293      ;
; 1.184 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.305      ;
; 1.190 ; Echo:inst3|BB[10] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.311      ;
; 1.195 ; Echo:inst3|BB[13] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.316      ;
; 1.196 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.317      ;
; 1.197 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[6]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.318      ;
; 1.200 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[7]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.321      ;
; 1.242 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.363      ;
; 1.247 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.368      ;
; 1.265 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.386      ;
; 1.266 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.388      ;
; 1.271 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.392      ;
; 1.276 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.397      ;
; 1.307 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.429      ;
; 1.324 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.445      ;
; 1.332 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[11] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.453      ;
; 1.349 ; Echo:inst3|BB[11] ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.470      ;
; 1.361 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[5]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.482      ;
; 1.365 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.486      ;
; 1.388 ; Echo:inst3|BB[1]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.509      ;
; 1.398 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.520      ;
; 1.411 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.532      ;
; 1.423 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.544      ;
; 1.452 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.573      ;
; 1.456 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.577      ;
; 1.464 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.585      ;
; 1.469 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.590      ;
; 1.474 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.595      ;
; 1.496 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.618      ;
; 1.510 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.631      ;
; 1.515 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.636      ;
; 1.543 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.664      ;
; 1.554 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.675      ;
; 1.555 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.676      ;
; 1.559 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[10] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.680      ;
; 1.570 ; Echo:inst3|BB[11] ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.691      ;
; 1.600 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[8]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.721      ;
; 1.601 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.722      ;
; 1.606 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.727      ;
; 1.619 ; Echo:inst3|BB[0]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.741      ;
; 1.641 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.762      ;
; 1.653 ; Echo:inst3|BB[6]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.774      ;
; 1.677 ; Echo:inst3|BB[7]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.798      ;
; 1.691 ; Echo:inst3|BB[2]  ; Echo:inst3|BB[13] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.812      ;
; 1.699 ; Echo:inst3|BB[3]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.820      ;
; 1.704 ; Echo:inst3|BB[4]  ; Echo:inst3|BB[9]  ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.825      ;
; 1.764 ; Echo:inst3|BB[5]  ; Echo:inst3|BB[12] ; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.885      ;
+-------+-------------------+-------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.294 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.304 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.310 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.443 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.444 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.565      ;
; 0.444 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.565      ;
; 0.445 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.453 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.506 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.507 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.516 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.520 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.529 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.532 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                 ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.773 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.141     ; 2.049      ;
; -1.551 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.828      ;
; -1.551 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.828      ;
; -1.551 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.828      ;
; -1.551 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.828      ;
; -1.551 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.828      ;
; -1.551 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.828      ;
; -1.551 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.828      ;
; -1.551 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.828      ;
; -1.550 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.827      ;
; -1.550 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.827      ;
; -1.550 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.827      ;
; -1.550 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.827      ;
; -1.550 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.140     ; 1.827      ;
; -0.857 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.141     ; 1.633      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
; -0.658 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.140     ; 1.435      ;
+--------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                 ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node           ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.098 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.098 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.358      ;
; 1.290 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.549      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[1]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[2]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[3]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[4]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[5]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[6]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[7]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[8]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[9]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[10] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[11] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[12] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 1.996 ; Echo_snl  ; Echo:inst3|BB[13] ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.066      ; 1.756      ;
; 2.210 ; Echo_snl  ; Echo:inst3|BB[0]  ; Echo_snl     ; inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.065      ; 1.969      ;
+-------+-----------+-------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Echo_snl'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Echo_snl ; Rise       ; Echo_snl                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[11]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[12]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[13]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Echo_snl ; Fall       ; Echo:inst3|QQ[9]               ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[10]              ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[11]              ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[12]              ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[13]              ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[1]               ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[2]               ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[3]               ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[4]               ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[5]               ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[6]               ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[7]               ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[8]               ;
; -0.109 ; 0.107        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[9]               ;
; -0.108 ; 0.108        ; 0.216          ; High Pulse Width ; Echo_snl ; Fall       ; Echo:inst3|QQ[0]               ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[10]|clk               ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[11]|clk               ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[12]|clk               ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[13]|clk               ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[1]|clk                ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[2]|clk                ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[3]|clk                ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[4]|clk                ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[5]|clk                ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[6]|clk                ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[7]|clk                ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[8]|clk                ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[9]|clk                ;
; 0.114  ; 0.114        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; inst3|QQ[0]|clk                ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0] ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|o               ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Echo_snl ; Rise       ; Echo_snl~input|i               ;
; 0.706  ; 0.890        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[0]               ;
; 0.707  ; 0.891        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[10]              ;
; 0.707  ; 0.891        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[12]              ;
; 0.707  ; 0.891        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[1]               ;
; 0.707  ; 0.891        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[8]               ;
; 0.707  ; 0.891        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[9]               ;
; 0.708  ; 0.892        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[11]              ;
; 0.708  ; 0.892        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[13]              ;
; 0.708  ; 0.892        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[2]               ;
; 0.708  ; 0.892        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[3]               ;
; 0.708  ; 0.892        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[4]               ;
; 0.708  ; 0.892        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[5]               ;
; 0.708  ; 0.892        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[6]               ;
; 0.708  ; 0.892        ; 0.184          ; Low Pulse Width  ; Echo_snl ; Fall       ; Echo:inst3|QQ[7]               ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|outclk   ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~inputclkctrl|inclk[0] ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; Echo_snl~input|o               ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[0]|clk                ;
; 0.886  ; 0.886        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[10]|clk               ;
; 0.886  ; 0.886        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[12]|clk               ;
; 0.886  ; 0.886        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[1]|clk                ;
; 0.886  ; 0.886        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[8]|clk                ;
; 0.886  ; 0.886        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[9]|clk                ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[11]|clk               ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[13]|clk               ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[2]|clk                ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[3]|clk                ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[4]|clk                ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[5]|clk                ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[6]|clk                ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; Echo_snl ; Rise       ; inst3|QQ[7]|clk                ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.594 ; 19.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.620 ; 19.620       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                ;
; 19.622 ; 19.622       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.380 ; 20.380       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.404 ; 20.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[11]                                                      ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[13]                                                      ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[2]                                                       ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[3]                                                       ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[4]                                                       ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[5]                                                       ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[6]                                                       ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[7]                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[10]                                                      ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[12]                                                      ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[1]                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[8]                                                       ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[9]                                                       ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[0]                                                       ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[0]                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[10]                                                      ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[11]                                                      ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[12]                                                      ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[13]                                                      ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[1]                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[2]                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[3]                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[4]                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[5]                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[6]                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[7]                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[8]                                                       ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[9]                                                       ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[11]|clk                                                       ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[13]|clk                                                       ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[2]|clk                                                        ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[3]|clk                                                        ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[4]|clk                                                        ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[5]|clk                                                        ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[6]|clk                                                        ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[7]|clk                                                        ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[10]|clk                                                       ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[12]|clk                                                       ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[1]|clk                                                        ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[8]|clk                                                        ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[9]|clk                                                        ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[0]|clk                                                        ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[0]|clk                                                        ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[10]|clk                                                       ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[11]|clk                                                       ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[12]|clk                                                       ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[13]|clk                                                       ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[1]|clk                                                        ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[2]|clk                                                        ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[3]|clk                                                        ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[4]|clk                                                        ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[5]|clk                                                        ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[6]|clk                                                        ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[7]|clk                                                        ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[8]|clk                                                        ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; inst3|BB[9]|clk                                                        ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[0]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[10]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[11]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[12]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[13]                                                      ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[1]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[2]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[3]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[4]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[5]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[6]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[7]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[8]                                                       ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Echo:inst3|BB[9]                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 199999.797 ; 199999.981   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[0]                                               ;
; 199999.797 ; 199999.981   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[1]                                               ;
; 199999.797 ; 199999.981   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[0]                                       ;
; 199999.797 ; 199999.981   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[1]                                       ;
; 199999.797 ; 199999.981   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[2]                                       ;
; 199999.797 ; 199999.981   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[3]                                       ;
; 199999.800 ; 200000.016   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[0]                                               ;
; 199999.800 ; 200000.016   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[1]                                               ;
; 199999.800 ; 200000.016   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[0]                                       ;
; 199999.800 ; 200000.016   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[1]                                       ;
; 199999.800 ; 200000.016   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[2]                                       ;
; 199999.800 ; 200000.016   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[3]                                       ;
; 199999.977 ; 199999.977   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[0]|clk                                                      ;
; 199999.977 ; 199999.977   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[1]|clk                                                      ;
; 199999.977 ; 199999.977   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[0]|clk                                              ;
; 199999.977 ; 199999.977   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[1]|clk                                              ;
; 199999.977 ; 199999.977   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[2]|clk                                              ;
; 199999.977 ; 199999.977   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[3]|clk                                              ;
; 199999.999 ; 199999.999   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 199999.999 ; 199999.999   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 200000.001 ; 200000.001   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 200000.001 ; 200000.001   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 200000.022 ; 200000.022   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[0]|clk                                                      ;
; 200000.022 ; 200000.022   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|flag[1]|clk                                                      ;
; 200000.022 ; 200000.022   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[0]|clk                                              ;
; 200000.022 ; 200000.022   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[1]|clk                                              ;
; 200000.022 ; 200000.022   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[2]|clk                                              ;
; 200000.022 ; 200000.022   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst1|segcs_SIFNAL[3]|clk                                              ;
; 399998.000 ; 400000.000   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[0]                                               ;
; 399998.000 ; 400000.000   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|flag[1]                                               ;
; 399998.000 ; 400000.000   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[0]                                       ;
; 399998.000 ; 400000.000   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[1]                                       ;
; 399998.000 ; 400000.000   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[2]                                       ;
; 399998.000 ; 400000.000   ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; shumaguan4:inst1|segcs_SIFNAL[3]                                       ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                           ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.798 ; 200000.014   ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[0]  ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[10] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[11] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[12] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[13] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[14] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[15] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[16] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[17] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[18] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[19] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[1]  ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[20] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[21] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[22] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[23] ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[2]  ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[3]  ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[4]  ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[5]  ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[6]  ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[7]  ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[8]  ;
; 199999.799 ; 199999.983   ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_coj:auto_generated|counter_reg_bit[9]  ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 199999.979 ; 199999.979   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 199999.999 ; 199999.999   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 199999.999 ; 199999.999   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 200000.001 ; 200000.001   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 200000.001 ; 200000.001   ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                               ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 200000.020 ; 200000.020   ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
+------------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 36.184 ; 36.320 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 35.350 ; 35.513 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 35.297 ; 35.210 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 36.184 ; 36.320 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 35.188 ; 35.328 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 35.312 ; 35.402 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 35.102 ; 35.278 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 35.144 ; 35.352 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 3.780  ; 3.934  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 5.588  ; 6.051  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 5.123  ; 5.243  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 5.060  ; 4.638  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 5.588  ; 6.051  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 4.970  ; 5.056  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 5.062  ; 4.825  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 4.590  ; 5.005  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 4.988  ; 5.080  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 3.433  ; 3.599  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 2.506  ; 2.621  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 2.500  ; 2.615  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 2.496  ; 2.606  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 3.433  ; 3.599  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 7.051 ; 7.105 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 7.273 ; 7.393 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 7.215 ; 7.105 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 8.108 ; 8.246 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 7.106 ; 7.205 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 7.193 ; 7.291 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 7.051 ; 7.159 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 7.125 ; 7.237 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 2.268 ; 2.292 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 2.863 ; 2.917 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 3.082 ; 3.205 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 3.027 ; 2.917 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 3.874 ; 4.025 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 2.918 ; 3.017 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 3.005 ; 3.106 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 2.863 ; 2.984 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 2.937 ; 3.050 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 2.218 ; 2.324 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 2.228 ; 2.338 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 2.222 ; 2.332 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 2.218 ; 2.324 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 3.155 ; 3.316 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+---------------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                             ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; -0.210     ; -0.559 ; -3.235   ; 1.098   ; -3.000              ;
;  Echo_snl                                         ; -0.210     ; -0.559 ; N/A      ; N/A     ; -3.000              ;
;  clk                                              ; N/A        ; N/A    ; N/A      ; N/A     ; 19.594              ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 399993.900 ; 0.294  ; N/A      ; N/A     ; 199999.717          ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 994.413    ; 0.193  ; -3.235   ; 1.098   ; 499.717             ;
;  inst|altpll_component|auto_generated|pll1|clk[2] ; 399998.599 ; 0.186  ; N/A      ; N/A     ; 199999.715          ;
; Design-wide TNS                                   ; -0.702     ; -7.454 ; -39.141  ; 0.0     ; -23.818             ;
;  Echo_snl                                         ; -0.702     ; -7.454 ; N/A      ; N/A     ; -23.818             ;
;  clk                                              ; N/A        ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000      ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000      ; 0.000  ; -39.141  ; 0.000   ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000      ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+------------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 81.156 ; 81.001 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 79.889 ; 79.776 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 79.355 ; 79.494 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 81.156 ; 81.001 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 79.601 ; 79.473 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 79.833 ; 79.663 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 79.400 ; 79.300 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 79.522 ; 79.437 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 8.586  ; 8.520  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 12.438 ; 12.100 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 11.254 ; 11.064 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 10.482 ; 10.868 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 12.438 ; 12.100 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 10.973 ; 10.769 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 10.990 ; 10.941 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 10.776 ; 10.379 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 10.982 ; 10.791 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 7.052  ; 7.014  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 5.628  ; 5.479  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 5.613  ; 5.466  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 5.585  ; 5.443  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 7.052  ; 7.014  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; seg[*]    ; Echo_snl   ; 7.051 ; 7.105 ; Fall       ; Echo_snl                                         ;
;  seg[0]   ; Echo_snl   ; 7.273 ; 7.393 ; Fall       ; Echo_snl                                         ;
;  seg[1]   ; Echo_snl   ; 7.215 ; 7.105 ; Fall       ; Echo_snl                                         ;
;  seg[2]   ; Echo_snl   ; 8.108 ; 8.246 ; Fall       ; Echo_snl                                         ;
;  seg[3]   ; Echo_snl   ; 7.106 ; 7.205 ; Fall       ; Echo_snl                                         ;
;  seg[4]   ; Echo_snl   ; 7.193 ; 7.291 ; Fall       ; Echo_snl                                         ;
;  seg[5]   ; Echo_snl   ; 7.051 ; 7.159 ; Fall       ; Echo_snl                                         ;
;  seg[6]   ; Echo_snl   ; 7.125 ; 7.237 ; Fall       ; Echo_snl                                         ;
; TRIG      ; clk        ; 2.268 ; 2.292 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; seg[*]    ; clk        ; 2.863 ; 2.917 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[0]   ; clk        ; 3.082 ; 3.205 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[1]   ; clk        ; 3.027 ; 2.917 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[2]   ; clk        ; 3.874 ; 4.025 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[3]   ; clk        ; 2.918 ; 3.017 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[4]   ; clk        ; 3.005 ; 3.106 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[5]   ; clk        ; 2.863 ; 2.984 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  seg[6]   ; clk        ; 2.937 ; 3.050 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; segcs[*]  ; clk        ; 2.218 ; 2.324 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[0] ; clk        ; 2.228 ; 2.338 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[1] ; clk        ; 2.222 ; 2.332 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[2] ; clk        ; 2.218 ; 2.324 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  segcs[3] ; clk        ; 3.155 ; 3.316 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TRIG          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segcs[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segcs[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segcs[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segcs[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Echo_snl                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TRIG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; segcs[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; segcs[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; segcs[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; segcs[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TRIG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; segcs[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; segcs[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; segcs[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; segcs[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TRIG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; segcs[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; segcs[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segcs[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segcs[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl                                         ; 0        ; 0        ; 14       ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1452     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 105      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 11       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[1] ; Echo_snl                                         ; 0        ; 0        ; 14       ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1452     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[1] ; inst|altpll_component|auto_generated|pll1|clk[1] ; 105      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 11       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                        ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
; Echo_snl   ; inst|altpll_component|auto_generated|pll1|clk[1] ; 14       ; 14       ; 0        ; 0        ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                         ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
; Echo_snl   ; inst|altpll_component|auto_generated|pll1|clk[1] ; 14       ; 14       ; 0        ; 0        ;
+------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 154   ; 154  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Mar 31 19:01:44 2022
Info: Command: quartus_sta csb -c csb
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'csb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk clk
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10000 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10000 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[2]} {inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Echo_snl Echo_snl
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 Echo_snl 
    Info (332119):   994.413               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 399993.900               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 399998.599               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.356              -4.334 Echo_snl 
    Info (332119):     0.452               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.466               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.739               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.235             -39.141 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.255               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -23.818 Echo_snl 
    Info (332119):    19.934               0.000 clk 
    Info (332119):   499.721               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 199999.715               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 199999.718               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.210              -0.702 Echo_snl 
    Info (332119):   994.750               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 399994.408               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 399998.737               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.180              -1.933 Echo_snl 
    Info (332119):     0.401               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.417               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.687               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.749             -33.039 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.941               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -23.818 Echo_snl 
    Info (332119):    19.943               0.000 clk 
    Info (332119):   499.717               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 199999.716               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 199999.717               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.723               0.000 Echo_snl 
    Info (332119):   997.538               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 399997.277               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 399999.384               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.559              -7.454 Echo_snl 
    Info (332119):     0.186               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.193               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.294               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.773             -21.931 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.098               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.525 Echo_snl 
    Info (332119):    19.594               0.000 clk 
    Info (332119):   499.797               0.000 inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 199999.797               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119): 199999.798               0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4726 megabytes
    Info: Processing ended: Thu Mar 31 19:01:51 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


