{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/vjrai/Documents/SC8bCPU/CPU/dffg.v " "Source file: C:/Users/vjrai/Documents/SC8bCPU/CPU/dffg.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1770725944915 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1770725944915 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/vjrai/Documents/SC8bCPU/CPU/dffg.v " "Source file: C:/Users/vjrai/Documents/SC8bCPU/CPU/dffg.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1770725944932 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1770725944932 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/vjrai/Documents/SC8bCPU/CPU/dffg.v " "Source file: C:/Users/vjrai/Documents/SC8bCPU/CPU/dffg.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1770725944948 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1770725944948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770725945397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770725945398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 17:49:05 2026 " "Processing started: Tue Feb 10 17:49:05 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770725945398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725945398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725945398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770725945612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770725945612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950737 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DMEMI.bdf " "Can't analyze file -- file DMEMI.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1770725950739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reset_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/LCD_Display.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950741 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/LCD_Display.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950742 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BCD_7_bit.v(9) " "Verilog HDL information at BCD_7_bit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "BCD_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/BCD_7_bit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1770725950743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_bit " "Found entity 1: BCD_7_bit" {  } { { "BCD_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/BCD_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1024.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1024.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeros.v 1 1 " "Found 1 design units, including 1 entities, in source file zeros.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zeros " "Found entity 1: Zeros" {  } { { "Zeros.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Zeros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_8_bit " "Found entity 1: XOR_8_bit" {  } { { "XOR_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/XOR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_3_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_3_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_3_bit " "Found entity 1: XOR_3_bit" {  } { { "XOR_3_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/XOR_3_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16_bit " "Found entity 1: reg_16_bit" {  } { { "reg_16_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bit " "Found entity 1: reg_8_bit" {  } { { "reg_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/reg_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_8_bit " "Found entity 1: OR_8_bit" {  } { { "OR_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/OR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_7_bit " "Found entity 1: OR_7_bit" {  } { { "OR_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/OR_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_5_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_5_bit " "Found entity 1: OR_5_bit" {  } { { "OR_5_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/OR_5_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones.v 1 1 " "Found 1 design units, including 1 entities, in source file ones.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ones " "Found entity 1: Ones" {  } { { "Ones.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mainreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainreg " "Found entity 1: mainreg" {  } { { "mainreg.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_PRGM " "Found entity 1: IMEM_PRGM" {  } { { "IMEM_PRGM.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file imem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM_PRGM " "Found entity 1: DMEM_PRGM" {  } { { "DMEM_PRGM.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cla_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8_bit " "Found entity 1: CLA_8_bit" {  } { { "CLA_8_bit.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CLA_8_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_16_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_16_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_16_to_1 " "Found entity 1: busmux_16_to_1" {  } { { "busmux_16_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_16_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_8_to_1 " "Found entity 1: busmux_8_to_1" {  } { { "busmux_8_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_4_to_1 " "Found entity 1: busmux_4_to_1" {  } { { "busmux_4_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmux_4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_1_to_8.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_1_to_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_1_to_8 " "Found entity 1: bit_1_to_8" {  } { { "bit_1_to_8.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/bit_1_to_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8_bit " "Found entity 1: AND_8_bit" {  } { { "AND_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AND_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_7_bit " "Found entity 1: AND_7_bit" {  } { { "AND_7_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AND_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_5_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_5_bit " "Found entity 1: AND_5_bit" {  } { { "AND_5_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AND_5_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.v 1 1 " "Found 1 design units, including 1 entities, in source file flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Flags.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950768 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FinalProject.bdf " "Can't analyze file -- file FinalProject.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1770725950770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opcode_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_decoder " "Found entity 1: Opcode_decoder" {  } { { "Opcode_decoder.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/Opcode_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoder4to16.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1to2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder1to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1to2 " "Found entity 1: decoder1to2" {  } { { "decoder1to2.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/decoder1to2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file not_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_8_bit " "Found entity 1: NOT_8_bit" {  } { { "NOT_8_bit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/NOT_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950774 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Logic_Shifter.v(20) " "Verilog HDL warning at Logic_Shifter.v(20): extended using \"x\" or \"z\"" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770725950775 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Logic_Shifter.v(34) " "Verilog HDL warning at Logic_Shifter.v(34): extended using \"x\" or \"z\"" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770725950775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_Shifter " "Found entity 1: Logic_Shifter" {  } { { "Logic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Logic_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950775 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Arithmetic_Shifter.v(17) " "Verilog HDL warning at Arithmetic_Shifter.v(17): extended using \"x\" or \"z\"" {  } { { "Arithmetic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Arithmetic_Shifter.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770725950776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Shifter " "Found entity 1: Arithmetic_Shifter" {  } { { "Arithmetic_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Arithmetic_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950776 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Circular_Shifter.v(20) " "Verilog HDL warning at Circular_Shifter.v(20): extended using \"x\" or \"z\"" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770725950777 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Circular_Shifter.v(34) " "Verilog HDL warning at Circular_Shifter.v(34): extended using \"x\" or \"z\"" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1770725950777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circular_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file circular_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_Shifter " "Found entity 1: Circular_Shifter" {  } { { "Circular_Shifter.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Circular_Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxn_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxn_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmuxN_2_to_1 " "Found entity 1: busmuxN_2_to_1" {  } { { "busmuxN_2_to_1.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/busmuxN_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub8b.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub8b " "Found entity 1: AddSub8b" {  } { { "AddSub8b.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/AddSub8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffg.v 1 1 " "Found 1 design units, including 1 entities, in source file dffg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "dffg.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/dffg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770725950780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725950780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D register.v(4) " "Verilog HDL Implicit Net warning at register.v(4): created implicit net for \"D\"" {  } { { "register.v" "" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/register.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770725950826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:inst4 " "Elaborating entity \"Flags\" for hierarchy \"Flags:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 144 1464 1616 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Flags:inst4\|register:A " "Elaborating entity \"register\" for hierarchy \"Flags:inst4\|register:A\"" {  } { { "Flags.v" "A" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Flags.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg Flags:inst4\|register:A\|dffg:my_dff " "Elaborating entity \"dffg\" for hierarchy \"Flags:inst4\|register:A\|dffg:my_dff\"" {  } { { "register.v" "my_dff" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/register.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:inst2 " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -336 1856 2080 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 Control_Unit:inst2\|decoder4to16:opdef1 " "Elaborating entity \"decoder4to16\" for hierarchy \"Control_Unit:inst2\|decoder4to16:opdef1\"" {  } { { "Control_Unit.v" "opdef1" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 Control_Unit:inst2\|Decoder2to4:opdec0 " "Elaborating entity \"Decoder2to4\" for hierarchy \"Control_Unit:inst2\|Decoder2to4:opdec0\"" {  } { { "Control_Unit.v" "opdec0" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/Control_Unit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 8 -72 64 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_16_to_1 IMEM:inst\|busmux_16_to_1:inst16 " "Elaborating entity \"busmux_16_to_1\" for hierarchy \"IMEM:inst\|busmux_16_to_1:inst16\"" {  } { { "IMEM.bdf" "inst16" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -160 1384 1544 176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16_bit IMEM:inst\|reg_16_bit:inst14 " "Elaborating entity \"reg_16_bit\" for hierarchy \"IMEM:inst\|reg_16_bit:inst14\"" {  } { { "IMEM.bdf" "inst14" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -888 920 1096 -776 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmuxN_2_to_1 IMEM:inst\|busmuxN_2_to_1:inst20 " "Elaborating entity \"busmuxN_2_to_1\" for hierarchy \"IMEM:inst\|busmuxN_2_to_1:inst20\"" {  } { { "IMEM.bdf" "inst20" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { -712 440 640 -600 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_PRGM IMEM:inst\|IMEM_PRGM:inst17 " "Elaborating entity \"IMEM_PRGM\" for hierarchy \"IMEM:inst\|IMEM_PRGM:inst17\"" {  } { { "IMEM.bdf" "inst17" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/IMEM.bdf" { { 128 144 280 432 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 40 -240 -104 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 208 1216 1392 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950929 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "AS " "Converted elements in bus name \"AS\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[2..0\] AS2..0 " "Converted element name(s) from \"AS\[2..0\]\" to \"AS2..0\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 544 1104 1151 560 "AS\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770725950929 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[2\] AS2 " "Converted element name(s) from \"AS\[2\]\" to \"AS2\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 448 976 1104 464 "AS\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770725950929 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[1\] AS1 " "Converted element name(s) from \"AS\[1\]\" to \"AS1\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 464 976 1104 480 "AS\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770725950929 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "AS\[0\] AS0 " "Converted element name(s) from \"AS\[0\]\" to \"AS0\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 480 976 1104 496 "AS\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1770725950929 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 544 1104 1151 560 "AS\[2..0\]" "" } { 448 976 1104 464 "AS\[2\]" "" } { 464 976 1104 480 "AS\[1\]" "" } { 480 976 1104 496 "AS\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1770725950929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub8b ALU:inst3\|AddSub8b:inst1 " "Elaborating entity \"AddSub8b\" for hierarchy \"ALU:inst3\|AddSub8b:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 288 616 768 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_8_to_1 ALU:inst3\|busmux_8_to_1:inst9 " "Elaborating entity \"busmux_8_to_1\" for hierarchy \"ALU:inst3\|busmux_8_to_1:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 528 1136 1296 736 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_8_bit ALU:inst3\|AND_8_bit:inst2 " "Elaborating entity \"AND_8_bit\" for hierarchy \"ALU:inst3\|AND_8_bit:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 400 616 800 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_8_bit ALU:inst3\|OR_8_bit:inst3 " "Elaborating entity \"OR_8_bit\" for hierarchy \"ALU:inst3\|OR_8_bit:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 496 616 800 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_8_bit ALU:inst3\|XOR_8_bit:inst4 " "Elaborating entity \"XOR_8_bit\" for hierarchy \"ALU:inst3\|XOR_8_bit:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 592 616 800 672 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_8_bit ALU:inst3\|NOT_8_bit:inst " "Elaborating entity \"NOT_8_bit\" for hierarchy \"ALU:inst3\|NOT_8_bit:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 688 616 776 768 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Shifter ALU:inst3\|Logic_Shifter:inst6 " "Elaborating entity \"Logic_Shifter\" for hierarchy \"ALU:inst3\|Logic_Shifter:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 784 616 808 896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Shifter ALU:inst3\|Arithmetic_Shifter:inst7 " "Elaborating entity \"Arithmetic_Shifter\" for hierarchy \"ALU:inst3\|Arithmetic_Shifter:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 912 616 808 992 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circular_Shifter ALU:inst3\|Circular_Shifter:inst8 " "Elaborating entity \"Circular_Shifter\" for hierarchy \"ALU:inst3\|Circular_Shifter:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/ALU.bdf" { { 1008 616 808 1120 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainreg mainreg:inst7 " "Elaborating entity \"mainreg\" for hierarchy \"mainreg:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 104 336 520 344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bit mainreg:inst7\|reg_8_bit:A " "Elaborating entity \"reg_8_bit\" for hierarchy \"mainreg:inst7\|reg_8_bit:A\"" {  } { { "mainreg.v" "A" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zeros mainreg:inst7\|Zeros:Z " "Elaborating entity \"Zeros\" for hierarchy \"mainreg:inst7\|Zeros:Z\"" {  } { { "mainreg.v" "Z" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ones mainreg:inst7\|Ones:O " "Elaborating entity \"Ones\" for hierarchy \"mainreg:inst7\|Ones:O\"" {  } { { "mainreg.v" "O" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_4_to_1 mainreg:inst7\|busmux_4_to_1:opa " "Elaborating entity \"busmux_4_to_1\" for hierarchy \"mainreg:inst7\|busmux_4_to_1:opa\"" {  } { { "mainreg.v" "opa" { Text "C:/Users/vjrai/Documents/SC8bCPU/CPU/mainreg.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst9 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 344 1696 1880 536 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmuxN_2_to_1 DMEM:inst9\|busmuxN_2_to_1:inst23 " "Elaborating entity \"busmuxN_2_to_1\" for hierarchy \"DMEM:inst9\|busmuxN_2_to_1:inst23\"" {  } { { "DMEM.bdf" "inst23" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM.bdf" { { 248 488 688 360 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 DMEM:inst9\|Decoder3to8:inst4 " "Elaborating entity \"Decoder3to8\" for hierarchy \"DMEM:inst9\|Decoder3to8:inst4\"" {  } { { "DMEM.bdf" "inst4" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM.bdf" { { 264 304 456 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM_PRGM DMEM:inst9\|DMEM_PRGM:inst24 " "Elaborating entity \"DMEM_PRGM\" for hierarchy \"DMEM:inst9\|DMEM_PRGM:inst24\"" {  } { { "DMEM.bdf" "inst24" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/DMEM.bdf" { { 432 296 432 608 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmuxN_2_to_1 busmuxN_2_to_1:inst1 " "Elaborating entity \"busmuxN_2_to_1\" for hierarchy \"busmuxN_2_to_1:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 408 1360 1560 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725950975 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1770725951471 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_EN GND " "Pin \"OUT_EN\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 8 2120 2296 24 "OUT_EN" "" } { 0 2080 2129 16 "OUT_EN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|OUT_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[15\] GND " "Pin \"IM\[15\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|IM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[14\] GND " "Pin \"IM\[14\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|IM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[9\] GND " "Pin \"IM\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|IM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[8\] GND " "Pin \"IM\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|IM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[7\] GND " "Pin \"IM\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|IM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[6\] GND " "Pin \"IM\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|IM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[5\] GND " "Pin \"IM\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|IM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[4\] GND " "Pin \"IM\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|IM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[3\] GND " "Pin \"IM\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|IM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[2\] GND " "Pin \"IM\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|IM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[0\] GND " "Pin \"IM\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|IM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[6\] GND " "Pin \"MemB\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[4\] GND " "Pin \"MemB\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[2\] GND " "Pin \"MemB\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[1\] GND " "Pin \"MemB\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemB\[0\] GND " "Pin \"MemB\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 384 2032 2208 400 "MemB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[7\] GND " "Pin \"MemD\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[6\] GND " "Pin \"MemD\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[5\] GND " "Pin \"MemD\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[4\] GND " "Pin \"MemD\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[3\] GND " "Pin \"MemD\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemD\[2\] GND " "Pin \"MemD\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 416 2032 2208 432 "MemD\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[7\] GND " "Pin \"MemE\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[6\] GND " "Pin \"MemE\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[4\] GND " "Pin \"MemE\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[3\] GND " "Pin \"MemE\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[2\] GND " "Pin \"MemE\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemE\[0\] GND " "Pin \"MemE\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 432 2032 2208 448 "MemE\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[7\] GND " "Pin \"MemF\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemF[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[6\] GND " "Pin \"MemF\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemF[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[5\] GND " "Pin \"MemF\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemF[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[4\] GND " "Pin \"MemF\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemF[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[3\] GND " "Pin \"MemF\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemF[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[2\] GND " "Pin \"MemF\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemF[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[1\] GND " "Pin \"MemF\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemF[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemF\[0\] GND " "Pin \"MemF\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 448 2032 2208 464 "MemF\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemF[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[7\] GND " "Pin \"MemG\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[6\] GND " "Pin \"MemG\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[5\] GND " "Pin \"MemG\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[2\] GND " "Pin \"MemG\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[1\] GND " "Pin \"MemG\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemG\[0\] GND " "Pin \"MemG\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 464 2032 2208 480 "MemG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[7\] GND " "Pin \"MemH\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemH[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[6\] GND " "Pin \"MemH\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemH[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[5\] GND " "Pin \"MemH\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemH[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[4\] GND " "Pin \"MemH\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemH[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[3\] GND " "Pin \"MemH\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemH[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[2\] GND " "Pin \"MemH\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemH[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[1\] GND " "Pin \"MemH\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemH[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemH\[0\] GND " "Pin \"MemH\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 480 2032 2208 496 "MemH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|MemH[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[7\] GND " "Pin \"RegB\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[6\] GND " "Pin \"RegB\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[5\] GND " "Pin \"RegB\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[4\] GND " "Pin \"RegB\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[3\] GND " "Pin \"RegB\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[2\] GND " "Pin \"RegB\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[1\] GND " "Pin \"RegB\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegB\[0\] GND " "Pin \"RegB\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -40 616 792 -24 "RegB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[7\] GND " "Pin \"RegC\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[6\] GND " "Pin \"RegC\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[5\] GND " "Pin \"RegC\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[4\] GND " "Pin \"RegC\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[3\] GND " "Pin \"RegC\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[2\] GND " "Pin \"RegC\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[1\] GND " "Pin \"RegC\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegC\[0\] GND " "Pin \"RegC\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -24 616 792 -8 "RegC\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[7\] GND " "Pin \"RegIX\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegIX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[6\] GND " "Pin \"RegIX\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegIX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[5\] GND " "Pin \"RegIX\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegIX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[4\] GND " "Pin \"RegIX\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegIX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[3\] GND " "Pin \"RegIX\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegIX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[2\] GND " "Pin \"RegIX\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegIX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[1\] GND " "Pin \"RegIX\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegIX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegIX\[0\] GND " "Pin \"RegIX\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -8 616 792 8 "RegIX\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770725951527 "|CPU|RegIX[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1770725951527 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770725951585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vjrai/Documents/SC8bCPU/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/vjrai/Documents/SC8bCPU/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725951858 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770725951980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770725951980 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[7\] " "No output dependent on input pin \"IN\[7\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770725952018 "|CPU|IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[6\] " "No output dependent on input pin \"IN\[6\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770725952018 "|CPU|IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[5\] " "No output dependent on input pin \"IN\[5\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770725952018 "|CPU|IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[4\] " "No output dependent on input pin \"IN\[4\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770725952018 "|CPU|IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[3\] " "No output dependent on input pin \"IN\[3\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770725952018 "|CPU|IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[2\] " "No output dependent on input pin \"IN\[2\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770725952018 "|CPU|IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[1\] " "No output dependent on input pin \"IN\[1\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770725952018 "|CPU|IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[0\] " "No output dependent on input pin \"IN\[0\]\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770725952018 "|CPU|IN[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1770725952018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770725952018 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770725952018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770725952018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770725952018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770725952043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 10 17:49:12 2026 " "Processing ended: Tue Feb 10 17:49:12 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770725952043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770725952043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770725952043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770725952043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1770725953077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770725953077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 17:49:12 2026 " "Processing started: Tue Feb 10 17:49:12 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770725953077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770725953077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770725953077 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770725953140 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1770725953140 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1770725953140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1770725953193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1770725953194 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770725953200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770725953239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770725953239 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1770725953476 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770725953528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770725953528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770725953528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770725953528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770725953528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770725953528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770725953528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770725953528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770725953528 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1770725953528 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770725953530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770725953530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770725953530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770725953530 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770725953530 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1770725953530 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770725953531 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 131 " "No exact pin location assignment(s) for 131 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1770725953974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKT~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLKT~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770725953995 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { 40 -560 -392 56 "CLKT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770725953995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_IN~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node RESET_IN~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770725953995 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/vjrai/Documents/SC8bCPU/CPU/CPU.bdf" { { -168 -440 -272 -152 "RESET_IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/vjrai/Documents/SC8bCPU/CPU/" { { 0 { 0 ""} 0 1257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770725953995 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "129 unused 2.5V 8 121 0 " "Number of I/O pins in group: 129 (unused VREF, 2.5V VCCIO, 8 input, 121 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1770725954033 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1770725954033 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1770725954033 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770725954034 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770725954034 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770725954034 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770725954034 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770725954034 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770725954034 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770725954034 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1770725954034 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1770725954034 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1770725954034 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770725954277 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1770725954452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 4 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5042 " "Peak virtual memory: 5042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770725954482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 10 17:49:14 2026 " "Processing ended: Tue Feb 10 17:49:14 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770725954482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770725954482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770725954482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770725954482 ""}
