{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607679780299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607679780303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 04:42:59 2020 " "Processing started: Fri Dec 11 04:42:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607679780303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607679780303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VanilaCore -c VanilaCore " "Command: quartus_sta VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607679780303 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607679780404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607679780576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607679780576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607679780614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607679780614 ""}
{ "Info" "ISTA_SDC_FOUND" "VanilaCore.sdc " "Reading SDC File: 'VanilaCore.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607679781082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 42 new_clock register " "Ignored filter at VanilaCore.sdc(42): new_clock could not be matched with a register" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VanilaCore.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at VanilaCore.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{new_clock\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_registers \{ new_clock \}\] " "create_clock -name \{new_clock\} -period 40.000 -waveform \{ 0.000 20.000 \} \[get_registers \{ new_clock \}\]" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781091 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 45 seven_segment:seven_segment_0\|cnt\[15\] register " "Ignored filter at VanilaCore.sdc(45): seven_segment:seven_segment_0\|cnt\[15\] could not be matched with a register" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VanilaCore.sdc 45 Argument <targets> is an empty collection " "Ignored create_clock at VanilaCore.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{seven_segment:seven_segment_0\|cnt\[15\]\} -period 1000.000 -waveform \{ 0.000 0.500 \} \[get_registers \{ seven_segment:seven_segment_0\|cnt\[15\] \}\] " "create_clock -name \{seven_segment:seven_segment_0\|cnt\[15\]\} -period 1000.000 -waveform \{ 0.000 0.500 \} \[get_registers \{ seven_segment:seven_segment_0\|cnt\[15\] \}\]" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781091 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 72 seven_segment:seven_segment_0\|cnt\[15\] clock " "Ignored filter at VanilaCore.sdc(72): seven_segment:seven_segment_0\|cnt\[15\] could not be matched with a clock" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 72 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(72): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781092 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 72 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(72): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 73 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(73): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781092 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 73 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(73): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VanilaCore.sdc 74 new_clock clock " "Ignored filter at VanilaCore.sdc(74): new_clock could not be matched with a clock" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 74 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(74): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781092 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 74 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(74): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 75 Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(75): Argument -rise_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781092 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 75 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(75): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 76 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(76): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781093 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 76 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(76): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 77 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(77): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781093 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 77 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(77): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 78 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(78): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781093 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 78 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(78): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 79 Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(79): Argument -fall_from with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781093 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 79 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(79): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 82 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(82): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781093 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 83 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(83): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -rise_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781093 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 86 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(86): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -rise_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781094 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 87 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(87): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010   " "set_clock_uncertainty -fall_from \[get_clocks \{debounce:debounce_rst\|new_slow_clock\[21\]\}\] -fall_to \[get_clocks \{new_clock\}\]  0.010  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781094 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 88 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(88): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781094 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 89 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(89): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781094 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 90 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(90): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781094 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 90 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(90): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 91 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(91): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781094 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 91 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(91): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 92 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(92): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781094 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 92 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(92): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 93 Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(93): Argument -rise_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781095 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 93 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(93): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 94 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(94): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781095 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 95 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(95): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{clk\}\]  0.030  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781095 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 96 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(96): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781095 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 96 Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(96): Argument -rise_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 97 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(97): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781095 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 97 Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(97): Argument -fall_to with value \[get_clocks \{seven_segment:seven_segment_0\|cnt\[15\]\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 98 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(98): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -rise_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781095 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 98 Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(98): Argument -rise_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 99 Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(99): Argument -fall_from with value \[get_clocks \{new_clock\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{new_clock\}\] -fall_to \[get_clocks \{new_clock\}\]  0.020  " {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1607679781096 ""}  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty VanilaCore.sdc 99 Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements " "Ignored set_clock_uncertainty at VanilaCore.sdc(99): Argument -fall_to with value \[get_clocks \{new_clock\}\] contains zero elements" {  } { { "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/VanilaCore.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1607679781096 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679781117 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679781117 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679781117 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679781117 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607679781117 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607679781118 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1607679781128 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607679781235 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607679781235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.658 " "Worst-case setup slack is -0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679781237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679781237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658              -0.988 clk  " "   -0.658              -0.988 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679781237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607679781237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679781258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679781258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clk  " "    0.405               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679781258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607679781258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607679781264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607679781267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679781270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679781270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 clk  " "    9.646               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679781270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.781               0.000 debounce:debounce_rst\|new_slow_clock\[21\]  " " 4999.781               0.000 debounce:debounce_rst\|new_slow_clock\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679781270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607679781270 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1607679781398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607679781424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607679781910 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679782069 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679782069 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679782069 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679782069 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607679782069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.424 " "Worst-case setup slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 clk  " "    0.424               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607679782123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.334 " "Worst-case hold slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 clk  " "    0.334               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607679782148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607679782152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607679782161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.656 " "Worst-case minimum pulse width slack is 9.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.656               0.000 clk  " "    9.656               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.789               0.000 debounce:debounce_rst\|new_slow_clock\[21\]  " " 4999.789               0.000 debounce:debounce_rst\|new_slow_clock\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607679782164 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1607679782280 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679782412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Rise) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679782412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Rise) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Rise) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679782412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "debounce:debounce_rst\|new_slow_clock\[21\] (Fall) debounce:debounce_rst\|new_slow_clock\[21\] (Fall) setup and hold " "From debounce:debounce_rst\|new_slow_clock\[21\] (Fall) to debounce:debounce_rst\|new_slow_clock\[21\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607679782412 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607679782412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.469 " "Worst-case setup slack is 4.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.469               0.000 clk  " "    4.469               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607679782435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clk  " "    0.172               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607679782465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607679782470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607679782472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.381 " "Worst-case minimum pulse width slack is 9.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.381               0.000 clk  " "    9.381               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.786               0.000 debounce:debounce_rst\|new_slow_clock\[21\]  " " 4999.786               0.000 debounce:debounce_rst\|new_slow_clock\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607679782476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607679782476 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607679782837 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607679782837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 63 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607679782897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 04:43:02 2020 " "Processing ended: Fri Dec 11 04:43:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607679782897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607679782897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607679782897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607679782897 ""}
