Analysis & Synthesis report for Single_Cycle_CPU
Tue May 14 16:33:45 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated
 14. Source assignments for ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated
 15. Parameter Settings for User Entity Instance: lpm_add_sub0:PC_Incrementer|lpm_add_sub:LPM_ADD_SUB_component
 16. Parameter Settings for User Entity Instance: ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: BUSMUX:DataMemMux
 19. Parameter Settings for User Entity Instance: BUSMUX:RegDstMux
 20. Parameter Settings for User Entity Instance: BUSMUX:ALUSrcMux
 21. Parameter Settings for User Entity Instance: BUSMUX:inst10
 22. Parameter Settings for User Entity Instance: lpm_add_sub1:inst8|lpm_add_sub:LPM_ADD_SUB_component
 23. altsyncram Parameter Settings by Entity Instance
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 14 16:33:45 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Single_Cycle_CPU                                ;
; Top-level Entity Name              ; Single_Cycle_CPU                                ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 14,349                                          ;
;     Total combinational functions  ; 14,349                                          ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 89                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Single_Cycle_CPU   ; Single_Cycle_CPU   ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Arena_DataMemory.vhd             ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd           ;         ;
; ram3port.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf                   ;         ;
; Mem_Access.vhd                   ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd                 ;         ;
; Arena_ProgramCounter_32bit.vhd   ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd ;         ;
; Single_Cycle_CPU.bdf             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf           ;         ;
; lpm_add_sub0.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd               ;         ;
; lpm_3ramport.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd               ;         ;
; Arena_Control.vhd                ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd              ;         ;
; Arena_ALU.vhd                    ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd                  ;         ;
; Arena_Sign_Extend_16to32.vhd     ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Sign_Extend_16to32.vhd   ;         ;
; Arena_Shift_Left_32bit.vhd       ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Shift_Left_32bit.vhd     ;         ;
; lpm_add_sub1.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd               ;         ;
; Arena_ALU_Control_VHDL.vhd       ; yes             ; User VHDL File                     ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd     ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                              ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                                  ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                                                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                 ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                      ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                               ;         ;
; db/add_sub_dph.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_dph.tdf             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                   ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                 ;         ;
; db/altsyncram_c9o1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf         ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf                                                                   ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                                                   ;         ;
; db/mux_9oc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf                 ;         ;
; db/mux_pmc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_pmc.tdf                 ;         ;
; db/add_sub_meh.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_meh.tdf             ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimated Total logic elements              ; 14,349                           ;
;                                             ;                                  ;
; Total combinational functions               ; 14349                            ;
; Logic element usage by number of LUT inputs ;                                  ;
;     -- 4 input functions                    ; 5574                             ;
;     -- 3 input functions                    ; 8721                             ;
;     -- <=2 input functions                  ; 54                               ;
;                                             ;                                  ;
; Logic elements by mode                      ;                                  ;
;     -- normal mode                          ; 14317                            ;
;     -- arithmetic mode                      ; 32                               ;
;                                             ;                                  ;
; Total registers                             ; 0                                ;
;     -- Dedicated logic registers            ; 0                                ;
;     -- I/O registers                        ; 0                                ;
;                                             ;                                  ;
; I/O pins                                    ; 89                               ;
; Total memory bits                           ; 2048                             ;
; Embedded Multiplier 9-bit elements          ; 0                                ;
; Maximum fan-out node                        ; Arena_ALU:inst3|Arena_ALU_OUT[3] ;
; Maximum fan-out                             ; 1048                             ;
; Total fan-out                               ; 49371                            ;
; Average fan-out                             ; 3.40                             ;
+---------------------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Library Name ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Single_Cycle_CPU                                              ; 14349 (256)       ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 89   ; 0            ; |Single_Cycle_CPU                                                                                                            ; work         ;
;    |Arena_ALU:inst3|                                           ; 259 (259)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|Arena_ALU:inst3                                                                                            ; work         ;
;    |Arena_ALU_Control_VHDL:ALUCntrl_VHDL|                      ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL                                                                       ; work         ;
;    |Arena_Control:inst1|                                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|Arena_Control:inst1                                                                                        ; work         ;
;    |Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME| ; 13696 (13696)     ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME                                                  ; work         ;
;    |Mem_Access:inst|                                           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|Mem_Access:inst                                                                                            ; work         ;
;    |busmux:ALUSrcMux|                                          ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|busmux:ALUSrcMux                                                                                           ; work         ;
;       |lpm_mux:$00000|                                         ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|busmux:ALUSrcMux|lpm_mux:$00000                                                                            ; work         ;
;          |mux_9oc:auto_generated|                              ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated                                                     ; work         ;
;    |busmux:DataMemMux|                                         ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|busmux:DataMemMux                                                                                          ; work         ;
;       |lpm_mux:$00000|                                         ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|busmux:DataMemMux|lpm_mux:$00000                                                                           ; work         ;
;          |mux_9oc:auto_generated|                              ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|busmux:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated                                                    ; work         ;
;    |busmux:RegDstMux|                                          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|busmux:RegDstMux                                                                                           ; work         ;
;       |lpm_mux:$00000|                                         ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|busmux:RegDstMux|lpm_mux:$00000                                                                            ; work         ;
;          |mux_pmc:auto_generated|                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|busmux:RegDstMux|lpm_mux:$00000|mux_pmc:auto_generated                                                     ; work         ;
;    |ram3port:Registers|                                        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|ram3port:Registers                                                                                         ; work         ;
;       |lpm_3ramport:lpm_2port_a|                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a                                                                ; work         ;
;          |altsyncram:altsyncram_component|                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_c9o1:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated ; work         ;
;       |lpm_3ramport:lpm_2port_b|                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b                                                                ; work         ;
;          |altsyncram:altsyncram_component|                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_c9o1:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated ; work         ;
+----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File                                                                                                  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Altera ; LPM_ADD_SUB  ; 13.0    ; N/A          ; N/A          ; |Single_Cycle_CPU|lpm_add_sub1:inst8                          ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd ;
; Altera ; LPM_ADD_SUB  ; 13.0    ; N/A          ; N/A          ; |Single_Cycle_CPU|lpm_add_sub0:PC_Incrementer                 ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b ; C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                           ;
+---------------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal                        ; Free of Timing Hazards ;
+---------------------------------------------------------+--------------------------------------------+------------------------+
; Arena_ALU:inst3|Arena_ALU_OUT[31]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[30]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[29]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[28]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[27]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[26]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[25]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[24]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[23]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[22]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[21]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[20]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[19]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[18]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[17]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[16]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[15]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[14]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[13]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[12]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[11]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[10]                       ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[9]                        ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[8]                        ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[7]                        ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[6]                        ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[5]                        ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[4]                        ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[3]                        ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[2]                        ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[1]                        ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_ALU_OUT[0]                        ; Arena_ALU:inst3|Mux132                     ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[31]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_Control:inst1|Arena_controlLines[5]               ; Arena_Control:inst1|Mux9                   ; yes                    ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Mux13 ; yes                    ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Mux13 ; yes                    ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Mux13 ; yes                    ;
; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] ; Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Mux13 ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[30]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[29]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[28]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[27]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[26]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[25]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[24]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[23]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[22]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[21]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[20]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[19]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[18]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[17]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[16]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[15]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[14]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[13]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[12]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[11]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[10]               ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[9]                ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[8]                ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[7]                ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[6]                ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[5]                ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[4]                ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[3]                ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[2]                ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[1]                ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_arithmetic_conv[0]                ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[31]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[31]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[30]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[30]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[29]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[29]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[28]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[28]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[27]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[27]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[26]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[26]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[25]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[25]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[24]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[24]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[23]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[23]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[22]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[22]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[21]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[21]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[20]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[20]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[19]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[19]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[18]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[18]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[17]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_A[17]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Arena_ALU:inst3|Arena_sign_conv_B[16]                   ; Arena_ALU:inst3|Mux3                       ; yes                    ;
; Number of user-specified and inferred latches = 8365    ;                                            ;                        ;
+---------------------------------------------------------+--------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 1:1                ; 64 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Single_Cycle_CPU|Arena_ALU:inst3|Mux37                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Single_Cycle_CPU|Arena_ALU:inst3|Mux108                    ;
; 71:1               ; 2 bits    ; 94 LEs        ; 10 LEs               ; 84 LEs                 ; No         ; |Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Mux9 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_add_sub0:PC_Incrementer|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+---------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                ;
+------------------------+-------------+---------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                             ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                             ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                             ;
; LPM_PIPELINE           ; 0           ; Untyped                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                  ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                             ;
; USE_WYS                ; OFF         ; Untyped                                                             ;
; STYLE                  ; FAST        ; Untyped                                                             ;
; CBXI_PARAMETER         ; add_sub_dph ; Untyped                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                      ;
+------------------------+-------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_c9o1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_c9o1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:DataMemMux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 32    ; Untyped                               ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:RegDstMux ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 5     ; Untyped                              ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:ALUSrcMux ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 32    ; Untyped                              ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst10 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 32    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_add_sub1:inst8|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                             ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                    ;
; STYLE                  ; FAST        ; Untyped                                                    ;
; CBXI_PARAMETER         ; add_sub_meh ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                           ;
; Entity Instance                           ; ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 32                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                          ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 32                                                                          ;
;     -- NUMWORDS_B                         ; 32                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 14 16:33:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file arena_datamemory.vhd
    Info (12022): Found design unit 1: Arena_DataMemory-Arena_DataMemory_arch
    Info (12023): Found entity 1: Arena_DataMemory
Info (12021): Found 2 design units, including 1 entities, in source file arena_mem_access_2.vhd
    Info (12022): Found design unit 1: Arena_Mem_Access_2-Arena_Mem_Access_2_arch
    Info (12023): Found entity 1: Arena_Mem_Access_2
Info (12021): Found 1 design units, including 1 entities, in source file ram3port.bdf
    Info (12023): Found entity 1: ram3port
Info (12021): Found 2 design units, including 1 entities, in source file mem_access.vhd
    Info (12022): Found design unit 1: Mem_Access-rtl
    Info (12023): Found entity 1: Mem_Access
Info (12021): Found 2 design units, including 1 entities, in source file arena_programcounter_32bit.vhd
    Info (12022): Found design unit 1: Arena_ProgramCounter_32bit-Arena_ProgramCounter_32bit_arch
    Info (12023): Found entity 1: Arena_ProgramCounter_32bit
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_cpu.bdf
    Info (12023): Found entity 1: Single_Cycle_CPU
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0_lpm_constant_v09-RTL
    Info (12022): Found design unit 2: lpm_constant0-RTL
    Info (12023): Found entity 1: lpm_constant0_lpm_constant_v09
    Info (12023): Found entity 2: lpm_constant0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd
    Info (12022): Found design unit 1: lpm_add_sub0-SYN
    Info (12023): Found entity 1: lpm_add_sub0
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant1.vhd
    Info (12022): Found design unit 1: lpm_constant1_lpm_constant_s09-RTL
    Info (12022): Found design unit 2: lpm_constant1-RTL
    Info (12023): Found entity 1: lpm_constant1_lpm_constant_s09
    Info (12023): Found entity 2: lpm_constant1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_3ramport.vhd
    Info (12022): Found design unit 1: lpm_3ramport-SYN
    Info (12023): Found entity 1: lpm_3ramport
Info (12021): Found 2 design units, including 1 entities, in source file arena_control.vhd
    Info (12022): Found design unit 1: Arena_Control-Arena_Control_arch
    Info (12023): Found entity 1: Arena_Control
Info (12021): Found 1 design units, including 1 entities, in source file arena_alu_control.bdf
    Info (12023): Found entity 1: Arena_ALU_Control
Info (12021): Found 2 design units, including 1 entities, in source file arena_alu.vhd
    Info (12022): Found design unit 1: Arena_ALU-Arena_ALU_arch
    Info (12023): Found entity 1: Arena_ALU
Info (12021): Found 2 design units, including 1 entities, in source file arena_sign_extend_16to32.vhd
    Info (12022): Found design unit 1: Arena_Sign_Extend_16to32-Arena_Sign_Extend_16to32_arch
    Info (12023): Found entity 1: Arena_Sign_Extend_16to32
Info (12021): Found 2 design units, including 1 entities, in source file arena_shift_left_32bit.vhd
    Info (12022): Found design unit 1: Arena_Shift_Left_32bit-Arena_Shift_Left_32bit_arch
    Info (12023): Found entity 1: Arena_Shift_Left_32bit
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd
    Info (12022): Found design unit 1: lpm_add_sub1-SYN
    Info (12023): Found entity 1: lpm_add_sub1
Info (12021): Found 2 design units, including 1 entities, in source file arena_alu_control_vhdl.vhd
    Info (12022): Found design unit 1: Arena_ALU_Control_VHDL-Arena_ALU_Control_VHDL_arch
    Info (12023): Found entity 1: Arena_ALU_Control_VHDL
Info (12127): Elaborating entity "Single_Cycle_CPU" for the top level hierarchy
Info (12128): Elaborating entity "Mem_Access" for hierarchy "Mem_Access:inst"
Info (12128): Elaborating entity "lpm_add_sub0" for hierarchy "lpm_add_sub0:PC_Incrementer"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "lpm_add_sub0:PC_Incrementer|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "lpm_add_sub0:PC_Incrementer|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "lpm_add_sub0:PC_Incrementer|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dph.tdf
    Info (12023): Found entity 1: add_sub_dph
Info (12128): Elaborating entity "add_sub_dph" for hierarchy "lpm_add_sub0:PC_Incrementer|lpm_add_sub:LPM_ADD_SUB_component|add_sub_dph:auto_generated"
Info (12128): Elaborating entity "Arena_ALU" for hierarchy "Arena_ALU:inst3"
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(28): signal "Arena_IN_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(28): signal "Arena_IN_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(30): signal "Arena_IN_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(30): signal "Arena_IN_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(32): signal "Arena_IN_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(33): signal "Arena_IN_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(34): signal "Arena_sign_conv_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(34): signal "Arena_sign_conv_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(35): signal "Arena_arithmetic_conv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(37): signal "Arena_IN_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(38): signal "Arena_IN_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(39): signal "Arena_sign_conv_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(39): signal "Arena_sign_conv_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(40): signal "Arena_arithmetic_conv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(41): signal "Arena_arithmetic_conv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(47): signal "Arena_IN_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_ALU.vhd(47): signal "Arena_IN_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable "Arena_ALU_OUT", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable "Arena_sign_conv_A", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable "Arena_sign_conv_B", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable "Arena_arithmetic_conv", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable "Arena_ALU_Zero", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Arena_ALU_Zero" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[0]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[1]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[2]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[3]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[4]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[5]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[6]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[7]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[8]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[9]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[10]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[11]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[12]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[13]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[14]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[15]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[16]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[17]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[18]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[19]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[20]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[21]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[22]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[23]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[24]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[25]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[26]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[27]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[28]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[29]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[30]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_arithmetic_conv[31]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[0]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[1]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[2]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[3]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[4]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[5]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[6]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[7]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[8]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[9]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[10]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[11]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[12]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[13]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[14]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[15]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[16]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[17]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[18]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[19]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[20]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[21]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[22]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[23]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[24]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[25]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[26]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[27]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[28]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[29]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[30]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_B[31]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[0]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[1]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[2]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[3]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[4]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[5]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[6]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[7]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[8]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[9]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[10]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[11]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[12]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[13]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[14]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[15]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[16]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[17]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[18]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[19]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[20]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[21]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[22]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[23]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[24]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[25]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[26]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[27]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[28]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[29]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[30]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_sign_conv_A[31]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[0]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[1]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[2]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[3]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[4]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[5]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[6]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[7]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[8]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[9]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[10]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[11]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[12]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[13]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[14]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[15]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[16]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[17]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[18]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[19]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[20]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[21]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[22]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[23]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[24]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[25]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[26]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[27]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[28]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[29]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[30]" at Arena_ALU.vhd(24)
Info (10041): Inferred latch for "Arena_ALU_OUT[31]" at Arena_ALU.vhd(24)
Info (12128): Elaborating entity "Arena_ALU_Control_VHDL" for hierarchy "Arena_ALU_Control_VHDL:ALUCntrl_VHDL"
Warning (10620): VHDL warning at Arena_ALU_Control_VHDL.vhd(105): comparison between unequal length operands always returns FALSE
Warning (10631): VHDL Process Statement warning at Arena_ALU_Control_VHDL.vhd(18): inferring latch(es) for signal or variable "Arena_operation", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Arena_operation[0]" at Arena_ALU_Control_VHDL.vhd(18)
Info (10041): Inferred latch for "Arena_operation[1]" at Arena_ALU_Control_VHDL.vhd(18)
Info (10041): Inferred latch for "Arena_operation[2]" at Arena_ALU_Control_VHDL.vhd(18)
Info (10041): Inferred latch for "Arena_operation[3]" at Arena_ALU_Control_VHDL.vhd(18)
Info (12128): Elaborating entity "Arena_Control" for hierarchy "Arena_Control:inst1"
Warning (10631): VHDL Process Statement warning at Arena_Control.vhd(19): inferring latch(es) for signal or variable "Arena_controlLines", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Arena_Control.vhd(19): inferring latch(es) for signal or variable "Arena_aluOP", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Arena_aluOP[0]" at Arena_Control.vhd(19)
Info (10041): Inferred latch for "Arena_aluOP[1]" at Arena_Control.vhd(19)
Info (10041): Inferred latch for "Arena_aluOP[2]" at Arena_Control.vhd(19)
Info (10041): Inferred latch for "Arena_controlLines[0]" at Arena_Control.vhd(19)
Info (10041): Inferred latch for "Arena_controlLines[1]" at Arena_Control.vhd(19)
Info (10041): Inferred latch for "Arena_controlLines[2]" at Arena_Control.vhd(19)
Info (10041): Inferred latch for "Arena_controlLines[3]" at Arena_Control.vhd(19)
Info (10041): Inferred latch for "Arena_controlLines[4]" at Arena_Control.vhd(19)
Info (10041): Inferred latch for "Arena_controlLines[5]" at Arena_Control.vhd(19)
Info (10041): Inferred latch for "Arena_controlLines[6]" at Arena_Control.vhd(19)
Info (12128): Elaborating entity "ram3port" for hierarchy "ram3port:Registers"
Info (12128): Elaborating entity "lpm_3ramport" for hierarchy "ram3port:Registers|lpm_3ramport:lpm_2port_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c9o1.tdf
    Info (12023): Found entity 1: altsyncram_c9o1
Info (12128): Elaborating entity "altsyncram_c9o1" for hierarchy "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:DataMemMux"
Info (12130): Elaborated megafunction instantiation "BUSMUX:DataMemMux"
Info (12133): Instantiated megafunction "BUSMUX:DataMemMux" with the following parameter:
    Info (12134): Parameter "WIDTH" = "32"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:DataMemMux|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "BUSMUX:DataMemMux|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:DataMemMux"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info (12023): Found entity 1: mux_9oc
Info (12128): Elaborating entity "mux_9oc" for hierarchy "BUSMUX:DataMemMux|lpm_mux:$00000|mux_9oc:auto_generated"
Info (12128): Elaborating entity "Arena_DataMemory" for hierarchy "Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"
Warning (10492): VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal "Arena_writeData" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal "Arena_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal "dataMem_loc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal "Arena_address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Arena_DataMemory.vhd(22): inferring latch(es) for signal or variable "Arena_readData", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Arena_readData[0]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[1]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[2]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[3]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[4]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[5]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[6]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[7]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[8]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[9]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[10]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[11]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[12]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[13]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[14]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[15]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[16]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[17]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[18]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[19]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[20]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[21]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[22]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[23]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[24]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[25]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[26]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[27]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[28]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[29]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[30]" at Arena_DataMemory.vhd(22)
Info (10041): Inferred latch for "Arena_readData[31]" at Arena_DataMemory.vhd(22)
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:RegDstMux"
Info (12130): Elaborated megafunction instantiation "BUSMUX:RegDstMux"
Info (12133): Instantiated megafunction "BUSMUX:RegDstMux" with the following parameter:
    Info (12134): Parameter "WIDTH" = "5"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:RegDstMux|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "BUSMUX:RegDstMux|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:RegDstMux"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf
    Info (12023): Found entity 1: mux_pmc
Info (12128): Elaborating entity "mux_pmc" for hierarchy "BUSMUX:RegDstMux|lpm_mux:$00000|mux_pmc:auto_generated"
Info (12128): Elaborating entity "Arena_Sign_Extend_16to32" for hierarchy "Arena_Sign_Extend_16to32:Sign_Extender"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst10"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst10"
Info (12133): Instantiated megafunction "BUSMUX:inst10" with the following parameter:
    Info (12134): Parameter "WIDTH" = "32"
Info (12128): Elaborating entity "lpm_add_sub1" for hierarchy "lpm_add_sub1:inst8"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "lpm_add_sub1:inst8|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "lpm_add_sub1:inst8|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "lpm_add_sub1:inst8|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_meh.tdf
    Info (12023): Found entity 1: add_sub_meh
Info (12128): Elaborating entity "add_sub_meh" for hierarchy "lpm_add_sub1:inst8|lpm_add_sub:LPM_ADD_SUB_component|add_sub_meh:auto_generated"
Info (12128): Elaborating entity "Arena_Shift_Left_32bit" for hierarchy "Arena_Shift_Left_32bit:ShiftLEFT_2bits"
Info (12128): Elaborating entity "Arena_ProgramCounter_32bit" for hierarchy "Arena_ProgramCounter_32bit:Instruction_Input"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[15]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[31]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[14]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[13]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[12]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[11]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[10]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[9]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[8]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[7]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[6]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[5]" to the node "Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Mux9" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[4]" to the node "Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Mux9" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[3]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[2]" to the node "Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Mux9" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[1]" to the node "busmux:ALUSrcMux|lpm_mux:$00000|mux_9oc:auto_generated|result_node[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|SRAM_DQ[0]" to the node "Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Mux9" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[0]" to the node "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[1]" to the node "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[2]" to the node "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[3]" to the node "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[4]" to the node "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[5]" to the node "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[6]" to the node "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[7]" to the node "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[8]" to the node "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[9]" to the node "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|q_b[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[10]" to the node "Arena_Control:inst1|Mux5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[12]" to the node "Arena_Control:inst1|Mux3" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[11]" to the node "Arena_Control:inst1|Mux5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[14]" to the node "Arena_Control:inst1|Mux9" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[13]" to the node "Arena_Control:inst1|Mux5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Mem_Access:inst|DRAM_DQ[15]" to the node "Arena_Control:inst1|Mux9" into an OR gate
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Arena_Control:inst1|Arena_controlLines[2]" merged with LATCH primitive "Arena_Control:inst1|Arena_controlLines[3]"
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_ALU:inst3|Arena_ALU_OUT[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1]
Warning (13012): Latch Arena_Control:inst1|Arena_controlLines[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal INPUT_WE
Warning (13012): Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_Control:inst1|Arena_aluOP[2]
Warning (13012): Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_Control:inst1|Arena_aluOP[2]
Warning (13012): Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_Control:inst1|Arena_aluOP[0]
Warning (13012): Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL|Arena_operation[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Arena_Control:inst1|Arena_aluOP[0]
Warning (13012): Latch Arena_Control:inst1|Arena_controlLines[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal INPUT_WE
Warning (13012): Latch Arena_Control:inst1|Arena_controlLines[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal INPUT_WE
Warning (13012): Latch Arena_Control:inst1|Arena_controlLines[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal INPUT_WE
Warning (13012): Latch Arena_Control:inst1|Arena_aluOP[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal INPUT_WE
Warning (13012): Latch Arena_Control:inst1|Arena_aluOP[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal INPUT_WE
Warning (13012): Latch Arena_Control:inst1|Arena_aluOP[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal INPUT_WE
Warning (13012): Latch Arena_Control:inst1|Arena_controlLines[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal INPUT_WE
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "DRAM_CE_N" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a31" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a31" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a30" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a30" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a29" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a29" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a28" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a28" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a27" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a27" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a26" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a26" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a25" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a25" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a24" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a24" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a23" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a23" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a22" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a22" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a21" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a21" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a20" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a20" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a19" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a19" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a18" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a18" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a17" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a17" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a16" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a16" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a15" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a15" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a14" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a14" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a13" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a13" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a12" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a12" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a11" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a11" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a10" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a10" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a9" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a9" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a8" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a8" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a7" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a7" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a6" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a6" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a5" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a5" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a4" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a4" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a3" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a3" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a2" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a2" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a1" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a1" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0" has a port clk0 that is stuck at VCC
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DRAM_CKE"
    Warning (15610): No output dependent on input pin "DRAM_CLK"
    Warning (15610): No output dependent on input pin "Arena_clk"
    Warning (15610): No output dependent on input pin "Arena_button"
    Warning (15610): No output dependent on input pin "Arena_octalBits[7]"
    Warning (15610): No output dependent on input pin "Arena_octalBits[6]"
    Warning (15610): No output dependent on input pin "Arena_octalBits[5]"
    Warning (15610): No output dependent on input pin "Arena_octalBits[4]"
    Warning (15610): No output dependent on input pin "Arena_octalBits[3]"
    Warning (15610): No output dependent on input pin "Arena_octalBits[2]"
    Warning (15610): No output dependent on input pin "Arena_octalBits[1]"
    Warning (15610): No output dependent on input pin "Arena_octalBits[0]"
    Warning (15610): No output dependent on input pin "Arena_octalOpcode[1]"
    Warning (15610): No output dependent on input pin "Arena_octalOpcode[0]"
Info (21057): Implemented 14502 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 14349 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 238 warnings
    Info: Peak virtual memory: 4695 megabytes
    Info: Processing ended: Tue May 14 16:33:45 2019
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:33


