Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 18 11:55:08 2017
| Host         : charlton running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file synthese_totale_timing_summary_routed.rpt -rpx synthese_totale_timing_summary_routed.rpx
| Design       : synthese_totale
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.021        0.000                      0                  904        0.056        0.000                      0                  904        4.500        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.021        0.000                      0                  904        0.056        0.000                      0                  904        4.500        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icmp_addr/compteur_44100_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.678ns (45.023%)  route 2.049ns (54.977%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 9.682 - 5.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.608     4.966    Ifull_UART_recv/counter/CLOCK_IBUF_BUFG
    SLICE_X30Y127        FDCE                                         r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDCE (Prop_fdce_C_Q)         0.518     5.484 r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/Q
                         net (fo=25, routed)          0.973     6.458    Icmp_addr/COMPTEUR_reg[11][2]
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     6.582 r  Icmp_addr/compteur_44100[12]_i_17/O
                         net (fo=1, routed)           0.000     6.582    Icmp_addr/compteur_44100[12]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  Icmp_addr/compteur_44100_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.132    Ifull_UART_recv/counter/CO[0]
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.289 r  Ifull_UART_recv/counter/compteur_44100_reg[12]_i_3/CO[1]
                         net (fo=14, routed)          0.484     7.772    Icmp_addr/COMPTEUR_reg[15][0]
    SLICE_X33Y133        LUT6 (Prop_lut6_I0_O)        0.329     8.101 r  Icmp_addr/compteur_44100[12]_i_1/O
                         net (fo=13, routed)          0.592     8.693    Icmp_addr/compteur_44100[12]_i_1_n_0
    SLICE_X33Y133        FDRE                                         r  Icmp_addr/compteur_44100_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.497     9.682    Icmp_addr/CLOCK_IBUF_BUFG
    SLICE_X33Y133        FDRE                                         r  Icmp_addr/compteur_44100_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.269     9.951    
                         clock uncertainty           -0.035     9.916    
    SLICE_X33Y133        FDRE (Setup_fdre_C_CE)      -0.202     9.714    Icmp_addr/compteur_44100_reg[0]
  -------------------------------------------------------------------
                         required time                          9.714    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icmp_addr/compteur_44100_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.678ns (46.094%)  route 1.962ns (53.906%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 9.684 - 5.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.608     4.966    Ifull_UART_recv/counter/CLOCK_IBUF_BUFG
    SLICE_X30Y127        FDCE                                         r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDCE (Prop_fdce_C_Q)         0.518     5.484 r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/Q
                         net (fo=25, routed)          0.973     6.458    Icmp_addr/COMPTEUR_reg[11][2]
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     6.582 r  Icmp_addr/compteur_44100[12]_i_17/O
                         net (fo=1, routed)           0.000     6.582    Icmp_addr/compteur_44100[12]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  Icmp_addr/compteur_44100_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.132    Ifull_UART_recv/counter/CO[0]
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.289 r  Ifull_UART_recv/counter/compteur_44100_reg[12]_i_3/CO[1]
                         net (fo=14, routed)          0.484     7.772    Icmp_addr/COMPTEUR_reg[15][0]
    SLICE_X33Y133        LUT6 (Prop_lut6_I0_O)        0.329     8.101 r  Icmp_addr/compteur_44100[12]_i_1/O
                         net (fo=13, routed)          0.506     8.607    Icmp_addr/compteur_44100[12]_i_1_n_0
    SLICE_X33Y136        FDRE                                         r  Icmp_addr/compteur_44100_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.499     9.684    Icmp_addr/CLOCK_IBUF_BUFG
    SLICE_X33Y136        FDRE                                         r  Icmp_addr/compteur_44100_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.269     9.953    
                         clock uncertainty           -0.035     9.918    
    SLICE_X33Y136        FDRE (Setup_fdre_C_CE)      -0.202     9.716    Icmp_addr/compteur_44100_reg[10]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icmp_addr/compteur_44100_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.678ns (46.094%)  route 1.962ns (53.906%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 9.684 - 5.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.608     4.966    Ifull_UART_recv/counter/CLOCK_IBUF_BUFG
    SLICE_X30Y127        FDCE                                         r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDCE (Prop_fdce_C_Q)         0.518     5.484 r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/Q
                         net (fo=25, routed)          0.973     6.458    Icmp_addr/COMPTEUR_reg[11][2]
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     6.582 r  Icmp_addr/compteur_44100[12]_i_17/O
                         net (fo=1, routed)           0.000     6.582    Icmp_addr/compteur_44100[12]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  Icmp_addr/compteur_44100_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.132    Ifull_UART_recv/counter/CO[0]
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.289 r  Ifull_UART_recv/counter/compteur_44100_reg[12]_i_3/CO[1]
                         net (fo=14, routed)          0.484     7.772    Icmp_addr/COMPTEUR_reg[15][0]
    SLICE_X33Y133        LUT6 (Prop_lut6_I0_O)        0.329     8.101 r  Icmp_addr/compteur_44100[12]_i_1/O
                         net (fo=13, routed)          0.506     8.607    Icmp_addr/compteur_44100[12]_i_1_n_0
    SLICE_X33Y136        FDRE                                         r  Icmp_addr/compteur_44100_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.499     9.684    Icmp_addr/CLOCK_IBUF_BUFG
    SLICE_X33Y136        FDRE                                         r  Icmp_addr/compteur_44100_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.269     9.953    
                         clock uncertainty           -0.035     9.918    
    SLICE_X33Y136        FDRE (Setup_fdre_C_CE)      -0.202     9.716    Icmp_addr/compteur_44100_reg[11]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icmp_addr/compteur_44100_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.678ns (46.094%)  route 1.962ns (53.906%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 9.684 - 5.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.608     4.966    Ifull_UART_recv/counter/CLOCK_IBUF_BUFG
    SLICE_X30Y127        FDCE                                         r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDCE (Prop_fdce_C_Q)         0.518     5.484 r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/Q
                         net (fo=25, routed)          0.973     6.458    Icmp_addr/COMPTEUR_reg[11][2]
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     6.582 r  Icmp_addr/compteur_44100[12]_i_17/O
                         net (fo=1, routed)           0.000     6.582    Icmp_addr/compteur_44100[12]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  Icmp_addr/compteur_44100_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.132    Ifull_UART_recv/counter/CO[0]
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.289 r  Ifull_UART_recv/counter/compteur_44100_reg[12]_i_3/CO[1]
                         net (fo=14, routed)          0.484     7.772    Icmp_addr/COMPTEUR_reg[15][0]
    SLICE_X33Y133        LUT6 (Prop_lut6_I0_O)        0.329     8.101 r  Icmp_addr/compteur_44100[12]_i_1/O
                         net (fo=13, routed)          0.506     8.607    Icmp_addr/compteur_44100[12]_i_1_n_0
    SLICE_X33Y136        FDRE                                         r  Icmp_addr/compteur_44100_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.499     9.684    Icmp_addr/CLOCK_IBUF_BUFG
    SLICE_X33Y136        FDRE                                         r  Icmp_addr/compteur_44100_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.269     9.953    
                         clock uncertainty           -0.035     9.918    
    SLICE_X33Y136        FDRE (Setup_fdre_C_CE)      -0.202     9.716    Icmp_addr/compteur_44100_reg[12]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icmp_addr/compteur_44100_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.678ns (46.094%)  route 1.962ns (53.906%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 9.684 - 5.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.608     4.966    Ifull_UART_recv/counter/CLOCK_IBUF_BUFG
    SLICE_X30Y127        FDCE                                         r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDCE (Prop_fdce_C_Q)         0.518     5.484 r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/Q
                         net (fo=25, routed)          0.973     6.458    Icmp_addr/COMPTEUR_reg[11][2]
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     6.582 r  Icmp_addr/compteur_44100[12]_i_17/O
                         net (fo=1, routed)           0.000     6.582    Icmp_addr/compteur_44100[12]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  Icmp_addr/compteur_44100_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.132    Ifull_UART_recv/counter/CO[0]
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.289 r  Ifull_UART_recv/counter/compteur_44100_reg[12]_i_3/CO[1]
                         net (fo=14, routed)          0.484     7.772    Icmp_addr/COMPTEUR_reg[15][0]
    SLICE_X33Y133        LUT6 (Prop_lut6_I0_O)        0.329     8.101 r  Icmp_addr/compteur_44100[12]_i_1/O
                         net (fo=13, routed)          0.506     8.607    Icmp_addr/compteur_44100[12]_i_1_n_0
    SLICE_X33Y136        FDRE                                         r  Icmp_addr/compteur_44100_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.499     9.684    Icmp_addr/CLOCK_IBUF_BUFG
    SLICE_X33Y136        FDRE                                         r  Icmp_addr/compteur_44100_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.269     9.953    
                         clock uncertainty           -0.035     9.918    
    SLICE_X33Y136        FDRE (Setup_fdre_C_CE)      -0.202     9.716    Icmp_addr/compteur_44100_reg[9]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icmp_addr/compteur_44100_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.678ns (47.949%)  route 1.822ns (52.051%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 9.684 - 5.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.608     4.966    Ifull_UART_recv/counter/CLOCK_IBUF_BUFG
    SLICE_X30Y127        FDCE                                         r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDCE (Prop_fdce_C_Q)         0.518     5.484 r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/Q
                         net (fo=25, routed)          0.973     6.458    Icmp_addr/COMPTEUR_reg[11][2]
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     6.582 r  Icmp_addr/compteur_44100[12]_i_17/O
                         net (fo=1, routed)           0.000     6.582    Icmp_addr/compteur_44100[12]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  Icmp_addr/compteur_44100_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.132    Ifull_UART_recv/counter/CO[0]
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.289 r  Ifull_UART_recv/counter/compteur_44100_reg[12]_i_3/CO[1]
                         net (fo=14, routed)          0.484     7.772    Icmp_addr/COMPTEUR_reg[15][0]
    SLICE_X33Y133        LUT6 (Prop_lut6_I0_O)        0.329     8.101 r  Icmp_addr/compteur_44100[12]_i_1/O
                         net (fo=13, routed)          0.365     8.466    Icmp_addr/compteur_44100[12]_i_1_n_0
    SLICE_X33Y135        FDRE                                         r  Icmp_addr/compteur_44100_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.499     9.684    Icmp_addr/CLOCK_IBUF_BUFG
    SLICE_X33Y135        FDRE                                         r  Icmp_addr/compteur_44100_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.269     9.953    
                         clock uncertainty           -0.035     9.918    
    SLICE_X33Y135        FDRE (Setup_fdre_C_CE)      -0.202     9.716    Icmp_addr/compteur_44100_reg[5]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icmp_addr/compteur_44100_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.678ns (47.949%)  route 1.822ns (52.051%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 9.684 - 5.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.608     4.966    Ifull_UART_recv/counter/CLOCK_IBUF_BUFG
    SLICE_X30Y127        FDCE                                         r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDCE (Prop_fdce_C_Q)         0.518     5.484 r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/Q
                         net (fo=25, routed)          0.973     6.458    Icmp_addr/COMPTEUR_reg[11][2]
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     6.582 r  Icmp_addr/compteur_44100[12]_i_17/O
                         net (fo=1, routed)           0.000     6.582    Icmp_addr/compteur_44100[12]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  Icmp_addr/compteur_44100_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.132    Ifull_UART_recv/counter/CO[0]
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.289 r  Ifull_UART_recv/counter/compteur_44100_reg[12]_i_3/CO[1]
                         net (fo=14, routed)          0.484     7.772    Icmp_addr/COMPTEUR_reg[15][0]
    SLICE_X33Y133        LUT6 (Prop_lut6_I0_O)        0.329     8.101 r  Icmp_addr/compteur_44100[12]_i_1/O
                         net (fo=13, routed)          0.365     8.466    Icmp_addr/compteur_44100[12]_i_1_n_0
    SLICE_X33Y135        FDRE                                         r  Icmp_addr/compteur_44100_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.499     9.684    Icmp_addr/CLOCK_IBUF_BUFG
    SLICE_X33Y135        FDRE                                         r  Icmp_addr/compteur_44100_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.269     9.953    
                         clock uncertainty           -0.035     9.918    
    SLICE_X33Y135        FDRE (Setup_fdre_C_CE)      -0.202     9.716    Icmp_addr/compteur_44100_reg[6]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icmp_addr/compteur_44100_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.678ns (47.949%)  route 1.822ns (52.051%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 9.684 - 5.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.608     4.966    Ifull_UART_recv/counter/CLOCK_IBUF_BUFG
    SLICE_X30Y127        FDCE                                         r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDCE (Prop_fdce_C_Q)         0.518     5.484 r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/Q
                         net (fo=25, routed)          0.973     6.458    Icmp_addr/COMPTEUR_reg[11][2]
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     6.582 r  Icmp_addr/compteur_44100[12]_i_17/O
                         net (fo=1, routed)           0.000     6.582    Icmp_addr/compteur_44100[12]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  Icmp_addr/compteur_44100_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.132    Ifull_UART_recv/counter/CO[0]
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.289 r  Ifull_UART_recv/counter/compteur_44100_reg[12]_i_3/CO[1]
                         net (fo=14, routed)          0.484     7.772    Icmp_addr/COMPTEUR_reg[15][0]
    SLICE_X33Y133        LUT6 (Prop_lut6_I0_O)        0.329     8.101 r  Icmp_addr/compteur_44100[12]_i_1/O
                         net (fo=13, routed)          0.365     8.466    Icmp_addr/compteur_44100[12]_i_1_n_0
    SLICE_X33Y135        FDRE                                         r  Icmp_addr/compteur_44100_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.499     9.684    Icmp_addr/CLOCK_IBUF_BUFG
    SLICE_X33Y135        FDRE                                         r  Icmp_addr/compteur_44100_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.269     9.953    
                         clock uncertainty           -0.035     9.918    
    SLICE_X33Y135        FDRE (Setup_fdre_C_CE)      -0.202     9.716    Icmp_addr/compteur_44100_reg[7]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icmp_addr/compteur_44100_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 1.678ns (47.949%)  route 1.822ns (52.051%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 9.684 - 5.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.608     4.966    Ifull_UART_recv/counter/CLOCK_IBUF_BUFG
    SLICE_X30Y127        FDCE                                         r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDCE (Prop_fdce_C_Q)         0.518     5.484 r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/Q
                         net (fo=25, routed)          0.973     6.458    Icmp_addr/COMPTEUR_reg[11][2]
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     6.582 r  Icmp_addr/compteur_44100[12]_i_17/O
                         net (fo=1, routed)           0.000     6.582    Icmp_addr/compteur_44100[12]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  Icmp_addr/compteur_44100_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.132    Ifull_UART_recv/counter/CO[0]
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.289 r  Ifull_UART_recv/counter/compteur_44100_reg[12]_i_3/CO[1]
                         net (fo=14, routed)          0.484     7.772    Icmp_addr/COMPTEUR_reg[15][0]
    SLICE_X33Y133        LUT6 (Prop_lut6_I0_O)        0.329     8.101 r  Icmp_addr/compteur_44100[12]_i_1/O
                         net (fo=13, routed)          0.365     8.466    Icmp_addr/compteur_44100[12]_i_1_n_0
    SLICE_X33Y135        FDRE                                         r  Icmp_addr/compteur_44100_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.499     9.684    Icmp_addr/CLOCK_IBUF_BUFG
    SLICE_X33Y135        FDRE                                         r  Icmp_addr/compteur_44100_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.269     9.953    
                         clock uncertainty           -0.035     9.918    
    SLICE_X33Y135        FDRE (Setup_fdre_C_CE)      -0.202     9.716    Icmp_addr/compteur_44100_reg[8]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Icmp_addr/compteur_44100_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 1.678ns (48.090%)  route 1.811ns (51.910%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.683ns = ( 9.683 - 5.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.608     4.966    Ifull_UART_recv/counter/CLOCK_IBUF_BUFG
    SLICE_X30Y127        FDCE                                         r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y127        FDCE (Prop_fdce_C_Q)         0.518     5.484 r  Ifull_UART_recv/counter/COMPTEUR_reg[5]/Q
                         net (fo=25, routed)          0.973     6.458    Icmp_addr/COMPTEUR_reg[11][2]
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     6.582 r  Icmp_addr/compteur_44100[12]_i_17/O
                         net (fo=1, routed)           0.000     6.582    Icmp_addr/compteur_44100[12]_i_17_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  Icmp_addr/compteur_44100_reg[12]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.132    Ifull_UART_recv/counter/CO[0]
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.289 r  Ifull_UART_recv/counter/compteur_44100_reg[12]_i_3/CO[1]
                         net (fo=14, routed)          0.484     7.772    Icmp_addr/COMPTEUR_reg[15][0]
    SLICE_X33Y133        LUT6 (Prop_lut6_I0_O)        0.329     8.101 r  Icmp_addr/compteur_44100[12]_i_1/O
                         net (fo=13, routed)          0.355     8.456    Icmp_addr/compteur_44100[12]_i_1_n_0
    SLICE_X33Y134        FDRE                                         r  Icmp_addr/compteur_44100_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.498     9.683    Icmp_addr/CLOCK_IBUF_BUFG
    SLICE_X33Y134        FDRE                                         r  Icmp_addr/compteur_44100_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.269     9.952    
                         clock uncertainty           -0.035     9.917    
    SLICE_X33Y134        FDRE (Setup_fdre_C_CE)      -0.202     9.715    Icmp_addr/compteur_44100_reg[1]
  -------------------------------------------------------------------
                         required time                          9.715    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  1.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Ifull_UART_recv/receiver/dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifull_UART_recv/merger/MERGED_DATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.887%)  route 0.241ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.388    Ifull_UART_recv/receiver/CLOCK_IBUF_BUFG
    SLICE_X40Y131        FDRE                                         r  Ifull_UART_recv/receiver/dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_fdre_C_Q)         0.141     1.529 r  Ifull_UART_recv/receiver/dat_reg[6]/Q
                         net (fo=1, routed)           0.241     1.771    Ifull_UART_recv/merger/Q[6]
    SLICE_X52Y132        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.820     1.889    Ifull_UART_recv/merger/CLOCK_IBUF_BUFG
    SLICE_X52Y132        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[14]/C
                         clock pessimism             -0.240     1.648    
    SLICE_X52Y132        FDCE (Hold_fdce_C_D)         0.066     1.714    Ifull_UART_recv/merger/MERGED_DATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Ifull_UART_recv/receiver/dat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifull_UART_recv/merger/MERGED_DATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.767%)  route 0.322ns (66.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.556     1.389    Ifull_UART_recv/receiver/CLOCK_IBUF_BUFG
    SLICE_X42Y132        FDRE                                         r  Ifull_UART_recv/receiver/dat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDRE (Prop_fdre_C_Q)         0.164     1.553 r  Ifull_UART_recv/receiver/dat_reg[5]/Q
                         net (fo=1, routed)           0.322     1.875    Ifull_UART_recv/merger/Q[5]
    SLICE_X52Y132        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.820     1.889    Ifull_UART_recv/merger/CLOCK_IBUF_BUFG
    SLICE_X52Y132        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[13]/C
                         clock pessimism             -0.240     1.648    
    SLICE_X52Y132        FDCE (Hold_fdce_C_D)         0.070     1.718    Ifull_UART_recv/merger/MERGED_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Ifull_UART_recv/receiver/dat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifull_UART_recv/merger/MERGED_DATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.120%)  route 0.123ns (42.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.556     1.389    Ifull_UART_recv/receiver/CLOCK_IBUF_BUFG
    SLICE_X38Y132        FDRE                                         r  Ifull_UART_recv/receiver/dat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132        FDRE (Prop_fdre_C_Q)         0.164     1.553 r  Ifull_UART_recv/receiver/dat_reg[7]/Q
                         net (fo=1, routed)           0.123     1.677    Ifull_UART_recv/merger/Q[7]
    SLICE_X36Y133        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.827     1.897    Ifull_UART_recv/merger/CLOCK_IBUF_BUFG
    SLICE_X36Y133        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[15]/C
                         clock pessimism             -0.469     1.427    
    SLICE_X36Y133        FDCE (Hold_fdce_C_D)         0.070     1.497    Ifull_UART_recv/merger/MERGED_DATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Ifull_UART_recv/merger/MERGED_DATA_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifull_UART_recv/merger/MERGED_DATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.552     1.385    Ifull_UART_recv/merger/CLOCK_IBUF_BUFG
    SLICE_X52Y132        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDCE (Prop_fdce_C_Q)         0.141     1.526 r  Ifull_UART_recv/merger/MERGED_DATA_reg[13]/Q
                         net (fo=1, routed)           0.114     1.640    Ifull_UART_recv/merger/MERGED_DATA_reg_n_0_[13]
    SLICE_X52Y132        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.820     1.889    Ifull_UART_recv/merger/CLOCK_IBUF_BUFG
    SLICE_X52Y132        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[5]/C
                         clock pessimism             -0.503     1.385    
    SLICE_X52Y132        FDCE (Hold_fdce_C_D)         0.070     1.455    Ifull_UART_recv/merger/MERGED_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Ifull_UART_recv/merger/HALF_PACKET_READY_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifull_UART_recv/merger/PACKET_READY_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.557     1.390    Ifull_UART_recv/merger/CLOCK_IBUF_BUFG
    SLICE_X34Y131        FDCE                                         r  Ifull_UART_recv/merger/HALF_PACKET_READY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_fdce_C_Q)         0.164     1.554 r  Ifull_UART_recv/merger/HALF_PACKET_READY_reg/Q
                         net (fo=2, routed)           0.093     1.648    Ifull_UART_recv/merger/HALF_PACKET_READY
    SLICE_X35Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.693 r  Ifull_UART_recv/merger/PACKET_READY_i_1/O
                         net (fo=1, routed)           0.000     1.693    Ifull_UART_recv/merger/PACKET_READY_i_1_n_0
    SLICE_X35Y131        FDCE                                         r  Ifull_UART_recv/merger/PACKET_READY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.826     1.895    Ifull_UART_recv/merger/CLOCK_IBUF_BUFG
    SLICE_X35Y131        FDCE                                         r  Ifull_UART_recv/merger/PACKET_READY_reg/C
                         clock pessimism             -0.491     1.403    
    SLICE_X35Y131        FDCE (Hold_fdce_C_D)         0.091     1.494    Ifull_UART_recv/merger/PACKET_READY_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Ifull_UART_recv/merger/MERGED_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Iwav_rom/memory_reg_1_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.164ns (24.806%)  route 0.497ns (75.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.551     1.384    Ifull_UART_recv/merger/CLOCK_IBUF_BUFG
    SLICE_X50Y130        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDCE (Prop_fdce_C_Q)         0.164     1.548 r  Ifull_UART_recv/merger/MERGED_DATA_reg[4]/Q
                         net (fo=2, routed)           0.497     2.046    Iwav_rom/DATA_IN[4]
    RAMB36_X1Y25         RAMB36E1                                     r  Iwav_rom/memory_reg_1_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.863     1.932    Iwav_rom/CLOCK_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  Iwav_rom/memory_reg_1_4/CLKARDCLK
                         clock pessimism             -0.240     1.692    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.847    Iwav_rom/memory_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Ifull_UART_recv/merger/MERGED_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifull_UART_recv/merger/MERGED_DATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.703%)  route 0.115ns (41.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.562     1.395    Ifull_UART_recv/merger/CLOCK_IBUF_BUFG
    SLICE_X14Y131        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y131        FDCE (Prop_fdce_C_Q)         0.164     1.559 r  Ifull_UART_recv/merger/MERGED_DATA_reg[9]/Q
                         net (fo=3, routed)           0.115     1.675    Ifull_UART_recv/merger/MERGED_DATA_reg[2]_0[9]
    SLICE_X12Y131        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.831     1.900    Ifull_UART_recv/merger/CLOCK_IBUF_BUFG
    SLICE_X12Y131        FDCE                                         r  Ifull_UART_recv/merger/MERGED_DATA_reg[1]/C
                         clock pessimism             -0.490     1.409    
    SLICE_X12Y131        FDCE (Hold_fdce_C_D)         0.059     1.468    Ifull_UART_recv/merger/MERGED_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Ifull_UART_recv/receiver/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifull_UART_recv/receiver/shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.388    Ifull_UART_recv/receiver/CLOCK_IBUF_BUFG
    SLICE_X39Y131        FDRE                                         r  Ifull_UART_recv/receiver/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y131        FDRE (Prop_fdre_C_Q)         0.141     1.529 r  Ifull_UART_recv/receiver/shift_reg[3]/Q
                         net (fo=2, routed)           0.117     1.647    Ifull_UART_recv/receiver/shift[3]
    SLICE_X39Y131        FDRE                                         r  Ifull_UART_recv/receiver/shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.894    Ifull_UART_recv/receiver/CLOCK_IBUF_BUFG
    SLICE_X39Y131        FDRE                                         r  Ifull_UART_recv/receiver/shift_reg[2]/C
                         clock pessimism             -0.505     1.388    
    SLICE_X39Y131        FDRE (Hold_fdre_C_D)         0.047     1.435    Ifull_UART_recv/receiver/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Ifull_UART_recv/receiver/shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifull_UART_recv/receiver/dat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.406%)  route 0.121ns (48.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.388    Ifull_UART_recv/receiver/CLOCK_IBUF_BUFG
    SLICE_X39Y131        FDRE                                         r  Ifull_UART_recv/receiver/shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y131        FDRE (Prop_fdre_C_Q)         0.128     1.516 r  Ifull_UART_recv/receiver/shift_reg[6]/Q
                         net (fo=2, routed)           0.121     1.637    Ifull_UART_recv/receiver/shift[6]
    SLICE_X40Y131        FDRE                                         r  Ifull_UART_recv/receiver/dat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.894    Ifull_UART_recv/receiver/CLOCK_IBUF_BUFG
    SLICE_X40Y131        FDRE                                         r  Ifull_UART_recv/receiver/dat_reg[6]/C
                         clock pessimism             -0.491     1.402    
    SLICE_X40Y131        FDRE (Hold_fdre_C_D)         0.013     1.415    Ifull_UART_recv/receiver/dat_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Ifull_UART_recv/receiver/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ifull_UART_recv/receiver/dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.333%)  route 0.126ns (49.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.555     1.388    Ifull_UART_recv/receiver/CLOCK_IBUF_BUFG
    SLICE_X39Y131        FDRE                                         r  Ifull_UART_recv/receiver/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y131        FDRE (Prop_fdre_C_Q)         0.128     1.516 r  Ifull_UART_recv/receiver/shift_reg[4]/Q
                         net (fo=2, routed)           0.126     1.643    Ifull_UART_recv/receiver/shift[4]
    SLICE_X40Y131        FDRE                                         r  Ifull_UART_recv/receiver/dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.894    Ifull_UART_recv/receiver/CLOCK_IBUF_BUFG
    SLICE_X40Y131        FDRE                                         r  Ifull_UART_recv/receiver/dat_reg[4]/C
                         clock pessimism             -0.491     1.402    
    SLICE_X40Y131        FDRE (Hold_fdre_C_D)         0.016     1.418    Ifull_UART_recv/receiver/dat_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y21   Iwav_rom/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y25   Iwav_rom/memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y26   Iwav_rom/memory_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y27   Iwav_rom/memory_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y29   Iwav_rom/memory_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y24   Iwav_rom/memory_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y28   Iwav_rom/memory_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y26   Iwav_rom/memory_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y31   Iwav_rom/memory_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y24   Iwav_rom/memory_reg_0_8/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y130  Ihorloge_44100/CLK_44100_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y129  Ihorloge_44100/compteur_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y130  Ihorloge_44100/compteur_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y129  Ihorloge_44100/compteur_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y129  Ihorloge_44100/compteur_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y129  Ihorloge_44100/compteur_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y129  Ihorloge_44100/compteur_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y129  Ihorloge_44100/compteur_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y130  Ihorloge_44100/compteur_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y133  Icmp_addr/compteur_44100_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y131  Ifull_UART_recv/merger/HALF_PACKET_READY_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y131  Ifull_UART_recv/merger/PACKET_READY_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y128  Ifull_UART_recv/receiver/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y128  Ifull_UART_recv/receiver/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y128  Ifull_UART_recv/receiver/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y128  Ifull_UART_recv/receiver/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y132  Ifull_UART_recv/receiver/dat_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y132  Ifull_UART_recv/receiver/dat_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y135  Ipwm/compteur_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y135  Ipwm/compteur_reg[1]/C



