# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1digBcdTo7SegConverter.srcs/sources_1/new/BcdTo7Seg1Digitale.vhd" \
"../../../../1digBcdTo7SegConverter.srcs/sim_1/imports/new/bcdTo7segTestbench.vhd" \

# Do not sort compile order
nosort
