<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> how to config Openocd for new flash?</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							on 8 Apr 2018.
										There are no obvious gaps in this topic, but there may still be some posts missing at the end.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
			
		
		
			<article class="post" id="p254658">
				<div class="post-metadata">
					<div class="post-num">Post #1</div>
					<div class="post-author">ffmx5</div>
					<div class="post-datetime">
						17 Nov 2014, 17:59					</div>
				</div>
				<div class="post-content content">
					<p>My&nbsp; asus&nbsp; RT-N11+ bricked, it&#039;s rt3052F Soc with 4M flash/16M ram (bit bus width:16bit). attach is openocd .cfg file for another router with rt3052F Soc and 16M flash/32M ram(bus width:32bit). How to modify this file for RT-N11+ ? </p><p>PS:when modify &quot;flash bank rt30xx.flash cfi 0xbf000000 0x1000000 2 2&nbsp; rt30xx.cpu&quot; to <br />&quot;flash bank rt30xx.flash cfi 0xbf000000 0x400000 1 1 rt30xx.cpu&quot; ,it shows error &quot;no QRY&quot;.</p><p>-----------------------------------------------<br />set&nbsp; _CHIPNAME rt3052<br />set&nbsp; _ENDIAN little</p><p>#daemon configuration<br />telnet_port 4444<br />gdb_port 3333<br />#interface<br />interface parport<br />parport_port 0x378<br />parport_cable wiggler<br />#jtag_speed 0<br />adapter_khz 500<br />set _CPUTAPID 0x1335024F<br />jtag_nsrst_delay 100<br />jtag_ntrst_delay 100</p><p>#jtag newtap rt30xx cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id 1</p><p>jtag newtap rt30xx cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id 0x1305224f<br />&nbsp; &nbsp; <br />target create rt30xx.cpu mips_m4k -endian little -chain-position rt30xx.cpu</p><p>rt30xx.cpu configure -event reset-halt-post {<br />&nbsp; &nbsp; #set memory<br />&nbsp; &nbsp; mww 0x10000300 0xD1825272<br />&nbsp; &nbsp; sleep 10<br />&nbsp; &nbsp; mww 0x10000304 0xE0120600<br />&nbsp; &nbsp; halt<br />}</p><p>rt30xx.cpu configure -event reset-init {<br />&nbsp; &nbsp; halt<br />&nbsp; &nbsp; #set memory<br />&nbsp; &nbsp; mww 0x10000300 0xD1825272<br />&nbsp; &nbsp; sleep 1 <br />&nbsp; &nbsp; mww 0x10000304 0xE1110600</p><p>&nbsp; &nbsp; sleep 10000&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;;# wait for lock<br />&nbsp; &nbsp; halt<br />&nbsp; &nbsp; sleep 1<br />&nbsp; &nbsp; flash probe 0<br />}</p><p>proc ralink_init { } {<br />&nbsp; &nbsp; halt<br />&nbsp; &nbsp; sleep 10<br />&nbsp; &nbsp; mww 0x10000300 0xD1825272<br />&nbsp; &nbsp; sleep 1<br />&nbsp; &nbsp; mww 0x10000304 0xE0120600&nbsp; &nbsp; &nbsp; &nbsp;;# Set Memory 32Mbyte in 32Bit(16MBx16bitx2)<br />&nbsp; &nbsp; sleep 1&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;;# wait for lock</p><p>}</p><p>proc erase_uboot { } {<br />flash probe 0<br />flash erase_sector 0 0 4<br />}</p><p>proc flash_uboot { } {</p><p>ralink_init<br />sleep 1<br />flash probe 0<br />flash write_bank 0 uboot.bin 0</p><p>}</p><p>proc hg255d_full_flash { } {</p><p>ralink_init<br />sleep 1<br />flash write_image erase uboot.bin 0xbf000000 bin</p><p>}</p><p>proc run_uboot { } {</p><p>ralink_init<br />sleep 1</p><p>load_image u-boot-ram-hg255d.bin 0x000000</p><p>resume 0x000000</p><p>}</p><p># setup working area somewhere in RAM</p><p>rt30xx.cpu configure -work-area-phys 0x00000000 -work-area-size 0x100000&nbsp; -work-area-backup 0</p><p># flash bank &lt;driver&gt; &lt;base&gt; &lt;size&gt; &lt;chip_width&gt; &lt;bus_width&gt;</p><p>flash bank rt30xx.flash cfi 0xbf000000 0x1000000 2 2&nbsp; rt30xx.cpu</p><p>#flash probe 0</p>									</div>
			</article>

			
		
	
			<div class="notice minor">
			<p>The discussion might have continued from here.</p>
		</div>
	
	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0 -->

</body>
</html>