#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Nov  7 15:53:10 2018
# Process ID: 12208
# Current directory: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11864 C:\Users\bwedemir\Desktop\ECE4261Project\ECE4261_Project-master (2)\ECE4261_Project-master\Project_V0.2.xpr
# Log file: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master/vivado.log
# Journal file: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master/Project_V0.2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master'
INFO: [Project 1-313] Project file moved from 'C:/Users/bwedemir/Downloads/ECE4261_Project-Keypad/ECE4261_Project-Keypad' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/bwedemir/Desktop/Desktop/Project_V0.2/Project_V0.2.ip_user_files', nor could it be found using path 'C:/Users/bwedemir/Desktop/Project_V0.2/Project_V0.2.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1/vivado-library/ip/Pmods/PmodESP32_v1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2017.1/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 840.191 ; gain = 138.766
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1/vivado-library/ip/Pmods/PmodESP32_v1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bwedemir/Desktop/ECE4261Project/vivado-library-2018.2-1'.
open_bd_design {C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- digilentinc.com:IP:PmodKYPD:1.0 - PmodKYPD_1
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.953 ; gain = 63.188
make_wrapper -files [get_files {{C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master/Project_V0.2.srcs/sources_1/bd/design_1/design_1.bd}}] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  7 15:55:25 2018] Launched synth_1...
Run output will be captured here: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master/Project_V0.2.runs/synth_1/runme.log
[Wed Nov  7 15:55:25 2018] Launched impl_1...
Run output will be captured here: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master/Project_V0.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov  7 15:55:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master/Project_V0.2.runs/synth_1/runme.log
[Wed Nov  7 15:55:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/bwedemir/Desktop/ECE4261Project/ECE4261_Project-master (2)/ECE4261_Project-master/Project_V0.2.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  7 15:56:09 2018...
