Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jan 20 14:57:01 2020
| Host         : LAPTOP-NVEQR55H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file max_pooling_control_sets_placed.rpt
| Design       : max_pooling
| Device       : xc7k70t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             216 |           80 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             144 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+---------------+------------------+------------------+----------------+
|                        Clock Signal                       | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+---------------+------------------+------------------+----------------+
|  genblk3[2].find_max/genblk2[0].DUT/Y_reg[17]_i_2__5_n_0  |               |                  |                7 |             18 |
|  genblk3[2].find_max/genblk2[1].DUT/Y_reg[17]_i_2__7_n_0  |               |                  |                7 |             18 |
|  genblk3[2].find_max/genblk2[2].DUT/Y_reg[17]_i_2__8_n_0  |               |                  |                7 |             18 |
|  genblk3[3].find_max/genblk2[0].DUT/Y_reg[17]_i_2__6_n_0  |               |                  |                7 |             18 |
|  genblk3[3].find_max/genblk2[1].DUT/Y_reg[17]_i_2__9_n_0  |               |                  |                7 |             18 |
|  genblk3[3].find_max/genblk2[2].DUT/Y_reg[17]_i_2__10_n_0 |               |                  |                7 |             18 |
|  genblk3[1].find_max/genblk2[1].DUT/E[0]                  |               |                  |                6 |             18 |
|  genblk3[0].find_max/genblk2[0].DUT/Y_reg[17]_i_2_n_0     |               |                  |                6 |             18 |
|  genblk3[0].find_max/genblk2[0].DUT/E[0]                  |               |                  |                7 |             18 |
|  genblk3[0].find_max/genblk2[1].DUT/E[0]                  |               |                  |                6 |             18 |
|  genblk3[1].find_max/genblk2[0].DUT/Y_reg[17]_i_2__0_n_0  |               |                  |                7 |             18 |
|  genblk3[1].find_max/genblk2[0].DUT/E[0]                  |               |                  |                6 |             18 |
|  clk_IBUF_BUFG                                            |               | temp[71]_i_1_n_0 |               28 |            144 |
+-----------------------------------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                    13 |
+--------+-----------------------+


