
<!DOCTYPE html><html lang="zh-CN">

<head>
  <meta charset="utf-8">
  <meta name="hexo-theme" content="https://github.com/xaoxuu/hexo-theme-stellar/tree/1.28.1" theme-name="Stellar" theme-version="1.28.1">
  
  <meta name="generator" content="Hexo 7.2.0">
  <meta http-equiv='x-dns-prefetch-control' content='on' />
  
  <meta name="renderer" content="webkit">
  <meta name="force-rendering" content="webkit">
  <meta http-equiv="X-UA-Compatible" content="IE=Edge,chrome=1">
  <meta name="HandheldFriendly" content="True" >
  <meta name="apple-mobile-web-app-capable" content="yes">
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta name="theme-color" media="(prefers-color-scheme: light)" content="#f9fafb">
  <meta name="theme-color" media="(prefers-color-scheme: dark)" content="#000">
  
  <title>FPGA：DDR3读写控制器的设计与验证 - quincy的日记</title>

  
    <meta name="description" content="DDR的迭代图  1. 上板验证 ··· 关于上板，需要搁置一段落，我看的野火教程并没有更新到上板验证的部分，所以需要去观看其他相关的实操视频来填坑~~ 2. 理论学习2.1 DDR3 SDRAM的基本概念 DDR3内存条就像一本由多个页面组成的书。在这本书中，每一页都代表内存中的一个逻辑单元，也就是一个bank。每个bank是内存的一个独立部分，可以独立地进行数据的读写操作。  在每一页（ban">
<meta property="og:type" content="website">
<meta property="og:title" content="DDR3读写控制器的设计与验证">
<meta property="og:url" content="http://example.com/wiki/FPGA/DDR3%E8%AF%BB%E5%86%99%E6%8E%A7%E5%88%B6%E5%99%A8%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E9%AA%8C%E8%AF%81.html">
<meta property="og:site_name" content="quincy的日记">
<meta property="og:description" content="DDR的迭代图  1. 上板验证 ··· 关于上板，需要搁置一段落，我看的野火教程并没有更新到上板验证的部分，所以需要去观看其他相关的实操视频来填坑~~ 2. 理论学习2.1 DDR3 SDRAM的基本概念 DDR3内存条就像一本由多个页面组成的书。在这本书中，每一页都代表内存中的一个逻辑单元，也就是一个bank。每个bank是内存的一个独立部分，可以独立地进行数据的读写操作。  在每一页（ban">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515143620.png">
<meta property="og:image" content="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240516163152.png">
<meta property="og:image" content="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515144738.png">
<meta property="og:image" content="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515150452.png">
<meta property="og:image" content="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515150955.png">
<meta property="og:image" content="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240516124009.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712093158.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//ddr3_test.drawio.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712112403.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712113015.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712113214.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712113315.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712114349.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712114634.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712115131.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712115637.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712115918.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713092342.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713092509.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713092747.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713092838.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713093011.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713093442.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713094225.png">
<meta property="og:image" content="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713095119.png">
<meta property="og:image" content="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240516131838.png">
<meta property="article:published_time" content="2024-08-31T12:43:29.146Z">
<meta property="article:modified_time" content="2024-08-31T12:43:29.135Z">
<meta property="article:author" content="John Doe">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515143620.png">
  
  
  
  

  <!-- feed -->
  
    <link rel="alternate" href="/atom.xml" title="quincy的日记" type="application/atom+xml">
  

  <link rel="stylesheet" href="/css/main.css?v=1.28.1">

  
    <link rel="shortcut icon" href="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/%E5%B0%8F%E6%81%B6%E9%AD%94%E7%8E%A9%E8%80%8D.png">
  

  
    
<link rel="stylesheet" href="https://gcore.jsdelivr.net/gh/highlightjs/cdn-release@11.9.0/build/styles/atom-one-dark.min.css">

  

  -<link href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@200&display=swap" rel="stylesheet">
</head>
<body>



<div class="l_body s:aa content tech" id="start" layout="wiki" ><aside class="l_left"><div class="leftbar-container">


<header class="header"><div class="logo-wrap"><div class="icon"><img no-lazy class="icon" src="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240504154519.png" onerror="javascript:this.classList.add('error');this.src='https://gcore.jsdelivr.net/gh/cdn-x/placeholder@1.0.12/image/2659360.svg';"></div><a class="title" href="/wiki/FPGA/VGA%E6%98%BE%E7%A4%BA%E5%99%A8%E9%A9%B1%E5%8A%A8--%E5%AD%97%E7%AC%A6%E6%B8%B8%E8%B5%B0.html"><div class="main" ff="title">FPGA</div><div class="sub cap">FPGA - 现场可编程门阵列</div></a></div></header>

<div class="nav-area">
<div class="search-wrapper" id="search-wrapper"><form class="search-form"><a class="search-button" onclick="document.getElementById(&quot;search-input&quot;).focus();"><svg t="1705074644177" viewBox="0 0 1025 1024" version="1.1" xmlns="http://www.w3.org/2000/svg" p-id="1560" width="200" height="200"><path d="M1008.839137 935.96571L792.364903 719.491476a56.783488 56.783488 0 0 0-80.152866 0 358.53545 358.53545 0 1 1 100.857314-335.166073 362.840335 362.840335 0 0 1-3.689902 170.145468 51.248635 51.248635 0 1 0 99.217358 26.444296 462.057693 462.057693 0 1 0-158.255785 242.303546l185.930047 185.725053a51.248635 51.248635 0 0 0 72.568068 0 51.248635 51.248635 0 0 0 0-72.978056z" p-id="1561"></path><path d="M616.479587 615.969233a50.428657 50.428657 0 0 0-61.498362-5.534852 174.655348 174.655348 0 0 1-177.525271 3.484907 49.403684 49.403684 0 0 0-58.833433 6.76482l-3.074918 2.869923a49.403684 49.403684 0 0 0 8.609771 78.10292 277.767601 277.767601 0 0 0 286.992355-5.739847 49.403684 49.403684 0 0 0 8.404776-76.667958z" p-id="1562"></path></svg></a><input type="text" class="search-input" id="search-input" data-filter="/wiki/FPGA/" placeholder="在 FPGA 中搜索"></form><div id="search-result"></div><div class="search-no-result">没有找到内容！</div></div>


<nav class="menu dis-select"><a class="nav-item" title="博客" href="/"><span>博客</span></a><a class="nav-item active" title="文档" target="_blank" rel="noopener" href="https://zikwq.github.io/wiki_blog"><span>文档</span></a><a class="nav-item" title="探索" href="/explore/"><span>探索</span></a><a class="nav-item" title="相册" href="/Blog_Pic/index2.html"><span>相册</span></a></nav>
</div>
<div class="widgets">

<widget class="widget-wrapper post-list"><div class="widget-header dis-select"><span class="name">FPGA项目</span></div><div class="widget-body fs14"><a class="link" href="/wiki/FPGA/VGA%E6%98%BE%E7%A4%BA%E5%99%A8%E9%A9%B1%E5%8A%A8--%E5%AD%97%E7%AC%A6%E6%B8%B8%E8%B5%B0.html#start"><span class="toc-text">VGA显示器驱动--字符游走</span></a></div><div class="widget-header dis-select"><span class="name">学习笔记</span></div><div class="widget-body fs14"><a class="link" href="/wiki/FPGA/AD%E5%A4%96%E8%AE%BE%E7%9A%84%E5%8E%9F%E7%90%86.html"><span class="toc-text">AD外设的原理</span></a><a class="link" href="/wiki/FPGA/FPGA%E4%B8%8ECPLD%E7%9A%84%E5%8C%BA%E5%88%AB%E4%B8%8E%E8%81%94%E7%B3%BB.html"><span class="toc-text">FPGA与CPLD的区别与联系</span></a><a class="link" href="/wiki/FPGA/VGA%E6%98%BE%E7%A4%BA%E5%99%A8%E9%A9%B1%E5%8A%A8%E8%AE%BE%E8%AE%A1.html"><span class="toc-text">VGA显示器驱动设计</span></a><a class="link" href="/wiki/FPGA/%E9%94%81%E5%AD%98%E5%99%A8%E5%92%8C%E8%A7%A6%E5%8F%91%E5%99%A8%E7%9A%84%E7%90%86%E8%A7%A3%E4%B8%8E%E6%95%B4%E7%90%86.html"><span class="toc-text">锁存器和触发器的理解与整理</span></a><a class="link active" href="/wiki/FPGA/DDR3%E8%AF%BB%E5%86%99%E6%8E%A7%E5%88%B6%E5%99%A8%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E9%AA%8C%E8%AF%81.html"><span class="toc-text">DDR3读写控制器的设计与验证</span><svg class="active-icon" xmlns="http://www.w3.org/2000/svg" width="32" height="32" viewBox="0 0 24 24"><path fill="currentColor" d="M21 11.098v4.993c0 3.096 0 4.645-.734 5.321c-.35.323-.792.526-1.263.58c-.987.113-2.14-.907-4.445-2.946c-1.02-.901-1.529-1.352-2.118-1.47a2.225 2.225 0 0 0-.88 0c-.59.118-1.099.569-2.118 1.47c-2.305 2.039-3.458 3.059-4.445 2.945a2.238 2.238 0 0 1-1.263-.579C3 20.736 3 19.188 3 16.091v-4.994C3 6.81 3 4.666 4.318 3.333C5.636 2 7.758 2 12 2c4.243 0 6.364 0 7.682 1.332C21 4.665 21 6.81 21 11.098" opacity=".5"/><path fill="currentColor" d="M9 5.25a.75.75 0 0 0 0 1.5h6a.75.75 0 0 0 0-1.5z"/></svg></a><a class="link" href="/wiki/FPGA/%E5%B7%AE%E5%88%86%E5%AF%B9%E5%92%8C%E5%B7%AE%E5%88%86%E4%BF%A1%E5%8F%B7.html"><span class="toc-text">差分对和差分信号</span></a></div><div class="widget-header dis-select"><span class="name">待完成</span></div><div class="widget-body fs14"><a class="link" href="/wiki/FPGA/%E7%94%B5%E8%B7%AF%E7%9A%84%E5%8A%A8%E6%80%81%E7%89%B9%E6%80%A7.html"><span class="toc-text">电路的动态特性</span></a><a class="link" href="/wiki/FPGA/%E7%AC%94%E8%AF%95%E9%A2%98%E7%9B%AE%E6%B1%87%E6%80%BB.html"><span class="toc-text">笔试题目汇总</span></a><a class="link" href="/wiki/FPGA/HDMI%E6%98%BE%E7%A4%BA%E5%99%A8%E9%A9%B1%E5%8A%A8%E8%AE%BE%E8%AE%A1.html"><span class="toc-text">HDMI显示器驱动设计</span></a><a class="link" href="/wiki/FPGA/ROM%E3%80%81RAM%E3%80%81FIFO%E7%9F%A5%E8%AF%86%E7%82%B9%E6%95%B4%E7%90%86%E3%80%81%E5%8C%BA%E5%88%86%E3%80%81%E5%BA%94%E7%94%A8%E6%A1%88%E4%BE%8B.html"><span class="toc-text">ROM、RAM、FIFO知识点整理、区分、应用案例</span></a><a class="link" href="/wiki/FPGA/%E4%B8%BA%E4%BB%80%E4%B9%88%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E9%9C%80%E8%A6%81%E6%BB%9E%E5%90%8E%E4%B8%80%E4%B8%AA%E6%97%B6%E9%92%9F%E5%91%A8%E6%9C%9F.html"><span class="toc-text">为什么时序逻辑需要滞后一个时钟周期</span></a><a class="link" href="/wiki/FPGA/%E5%9F%BA%E4%BA%8EROM%E7%9A%84VGA%E5%9B%BE%E5%83%8F%E6%98%BE%E7%A4%BA.html"><span class="toc-text">基于ROM的VGA图像显示</span></a><a class="link" href="/wiki/FPGA/%E9%AB%98%E9%80%9F%E5%85%89%E9%80%9A%E4%BF%A1%E9%A1%B9%E7%9B%AE.html"><span class="toc-text">高速光通信项目</span></a><a class="link" href="/wiki/FPGA/%E9%AB%98%E9%80%9F%E6%8E%A5%E5%8F%A3%E7%9A%84%E5%AD%A6%E4%B9%A0.html"><span class="toc-text">高速接口的学习</span></a><a class="link" href="/wiki/FPGA/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E5%9F%BA%E7%A1%80.html"><span class="toc-text">数字电路基础</span></a><a class="link" href="/wiki/FPGA/%E6%97%B6%E5%BA%8F%E7%BA%A6%E6%9D%9F.html"><span class="toc-text">时序约束</span></a><a class="link" href="/wiki/FPGA/%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9B%B8%E5%85%B3%E7%9F%A5%E8%AF%86.html"><span class="toc-text">状态机相关知识</span></a><a class="link" href="/wiki/FPGA/%E8%87%AA%E5%AE%9A%E4%B9%89IP%E5%B0%81%E8%A3%85.html"><span class="toc-text">自定义IP封装</span></a><a class="link" href="/wiki/FPGA/FPGA%E5%AE%9E%E7%8E%B0CAN%E9%80%9A%E4%BF%A1.html"><span class="toc-text">FPGA实现CAN通信</span></a></div><div class="widget-header dis-select"><span class="name">...</span></div><div class="widget-body fs14"><a class="link" href="/wiki/FPGA/DHT11%E6%B8%A9%E6%B9%BF%E5%BA%A6%E6%98%BE%E7%A4%BA.html"><span class="toc-text">DHT11温湿度显示</span></a><a class="link" href="/wiki/FPGA/TestBench%E7%BC%96%E5%86%99%E6%8A%80%E5%B7%A7.html"><span class="toc-text">TestBench编写技巧</span></a><a class="link" href="/wiki/FPGA/fpga%E7%9A%84mt9v034%E6%91%84%E5%83%8F%E5%A4%B4%E9%85%8D%E7%BD%AE%E5%8F%8Ahdmi%E6%98%BE%E7%A4%BA%E8%BE%93%E5%87%BA.html"><span class="toc-text">fpga的mt9v034摄像头配置及hdmi显示输出</span></a><a class="link" href="/wiki/FPGA/%E5%B9%B6%E8%A1%8C%E6%95%B0%E6%8D%AE%E8%BD%AC%E4%B8%BA%E4%B8%B2%E8%A1%8C%E6%95%B0%E6%8D%AE.html"><span class="toc-text">并行数据转为串行数据</span></a><a class="link" href="/wiki/FPGA/%E6%95%B0%E7%A0%81%E7%AE%A1%E5%8A%A8%E6%80%81%E6%98%BE%E7%A4%BA.html"><span class="toc-text">数码管动态显示</span></a><a class="link" href="/wiki/FPGA/%E6%95%B0%E5%AD%97%E7%A4%BA%E6%B3%A2%E5%99%A8%E8%AE%BE%E8%AE%A1.html"><span class="toc-text">数字示波器设计</span></a><a class="link" href="/wiki/FPGA/%E7%AE%80%E6%98%93%E9%A2%91%E7%8E%87%E8%AE%A1%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E9%AA%8C%E8%AF%81.html"><span class="toc-text">简易频率计的设计与验证</span></a><a class="link" href="/wiki/FPGA/%E5%B0%8F%E7%99%BDFPGA_AXI4%E6%80%BB%E7%BA%BF/01_AXI4%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86.html"><span class="toc-text">01_AXI4基础知识</span></a><a class="link" href="/wiki/FPGA/%E5%B0%8F%E7%99%BDFPGA_AXI4%E6%80%BB%E7%BA%BF/02_AXI4_Lite%E7%9A%84%E8%AF%BB%E5%86%99%E9%80%9A%E9%81%93%E5%92%8C%E4%BB%BF%E7%9C%9F%E4%BB%A3%E7%A0%81%E7%9A%84%E5%AE%9E%E7%8E%B0.html"><span class="toc-text">02_AXI4_Lite的读写通道和仿真代码的实现</span></a><a class="link" href="/wiki/FPGA/%E5%B0%8F%E7%99%BDFPGA_AXI4%E6%80%BB%E7%BA%BF/%E5%8F%82%E8%80%83%E9%93%BE%E6%8E%A5.html"><span class="toc-text">参考链接</span></a><a class="link" href="/wiki/FPGA/%E5%B8%B8%E7%94%A8IP%E6%A0%B8/ROM%20IP%E6%A0%B8%E4%BD%BF%E7%94%A8%E6%96%B9%E6%B3%95.html"><span class="toc-text">ROM IP核使用方法</span></a><a class="link" href="/wiki/FPGA/%E5%B8%B8%E7%94%A8IP%E6%A0%B8/RAM%20IP%E6%A0%B8%E4%BD%BF%E7%94%A8%E6%96%B9%E6%B3%95.html"><span class="toc-text">RAM IP核使用方法</span></a><a class="link" href="/wiki/FPGA/%E5%B8%B8%E7%94%A8IP%E6%A0%B8/FFT%20IP%E6%A0%B8%E4%BD%BF%E7%94%A8%E6%96%B9%E6%B3%95.html"><span class="toc-text">FFT IP核使用方法</span></a><a class="link" href="/wiki/FPGA/%E5%B8%B8%E7%94%A8%E5%8D%8F%E8%AE%AE/RS485%E4%B8%B2%E5%8F%A3%E5%8D%8F%E8%AE%AE.html"><span class="toc-text">RS485串口协议</span></a><a class="link" href="/wiki/FPGA/%E5%B8%B8%E7%94%A8%E5%8D%8F%E8%AE%AE/SPI%E5%8D%8F%E8%AE%AE.html"><span class="toc-text">SPI协议</span></a><a class="link" href="/wiki/FPGA/%E5%B8%B8%E7%94%A8%E5%8D%8F%E8%AE%AE/%E4%BB%A5%E5%A4%AA%E7%BD%91%E9%80%9A%E4%BF%A1.html"><span class="toc-text">以太网通信</span></a><a class="link" href="/wiki/FPGA/%E5%B8%B8%E7%94%A8%E5%8D%8F%E8%AE%AE/I2C%E5%8D%8F%E8%AE%AE.html"><span class="toc-text">I2C协议</span></a></div></widget>



<widget class="widget-wrapper post-list"><div class="widget-header dis-select"><span class="name">最近更新</span></div><div class="widget-body fs14"><a class="item title" href="/wiki/FPGA/%E8%87%AA%E5%AE%9A%E4%B9%89IP%E5%B0%81%E8%A3%85.html"><span class="title"><strong>FPGA</strong><span class="dot"></span>自定义IP封装</span></a><a class="item title" href="/wiki/FPGA/%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9B%B8%E5%85%B3%E7%9F%A5%E8%AF%86.html"><span class="title"><strong>FPGA</strong><span class="dot"></span>状态机相关知识</span></a><a class="item title" href="/wiki/FPGA/%E7%AC%94%E8%AF%95%E9%A2%98%E7%9B%AE%E6%B1%87%E6%80%BB.html"><span class="title"><strong>FPGA</strong><span class="dot"></span>笔试题目汇总</span></a><a class="item title" href="/wiki/FPGA/%E9%AB%98%E9%80%9F%E6%8E%A5%E5%8F%A3%E7%9A%84%E5%AD%A6%E4%B9%A0.html"><span class="title"><strong>FPGA</strong><span class="dot"></span>高速接口的学习</span></a><a class="item title" href="/wiki/FPGA/%E6%97%B6%E5%BA%8F%E7%BA%A6%E6%9D%9F.html"><span class="title"><strong>FPGA</strong><span class="dot"></span>时序约束</span></a><a class="item title" href="/wiki/FPGA/%E5%B9%B6%E8%A1%8C%E6%95%B0%E6%8D%AE%E8%BD%AC%E4%B8%BA%E4%B8%B2%E8%A1%8C%E6%95%B0%E6%8D%AE.html"><span class="title"><strong>FPGA</strong><span class="dot"></span>并行数据转为串行数据</span></a><a class="item title" href="/wiki/FPGA/%E4%B8%BA%E4%BB%80%E4%B9%88%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E9%9C%80%E8%A6%81%E6%BB%9E%E5%90%8E%E4%B8%80%E4%B8%AA%E6%97%B6%E9%92%9F%E5%91%A8%E6%9C%9F.html"><span class="title"><strong>FPGA</strong><span class="dot"></span>为什么时序逻辑需要滞后一个时钟周期</span></a><a class="item title" href="/wiki/FPGA/%E7%94%B5%E8%B7%AF%E7%9A%84%E5%8A%A8%E6%80%81%E7%89%B9%E6%80%A7.html"><span class="title"><strong>FPGA</strong><span class="dot"></span>电路的动态特性</span></a><a class="item title" href="/wiki/FPGA/%E9%94%81%E5%AD%98%E5%99%A8%E5%92%8C%E8%A7%A6%E5%8F%91%E5%99%A8%E7%9A%84%E7%90%86%E8%A7%A3%E4%B8%8E%E6%95%B4%E7%90%86.html"><span class="title"><strong>FPGA</strong><span class="dot"></span>锁存器和触发器的理解与整理</span></a><a class="item title" href="/wiki/FPGA/%E6%95%B0%E5%AD%97%E7%A4%BA%E6%B3%A2%E5%99%A8%E8%AE%BE%E8%AE%A1.html"><span class="title"><strong>FPGA</strong><span class="dot"></span>数字示波器设计</span></a></div></widget>
</div>
<footer class="footer dis-select"><div class="social-wrap"><a class="social" href="https://github.com/zikwq" target="_blank" rel="external nofollow noopener noreferrer"><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://upyun.thatcdn.cn/public/img/icon/github-logo2.png"/></a><a class="social" href="https://space.bilibili.com/500610348" target="_blank" rel="external nofollow noopener noreferrer"><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://upyun.thatcdn.cn/public/img/icon/bilibili-icon.png"/></a><a class="social" href="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/38eb2fb5178a08723f3f1dd2974fd73.jpg" target="_blank" rel="external nofollow noopener noreferrer"><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://upyun.thatcdn.cn/public/img/icon/weChat.png"/></a><a class="social" href="javaScript:void('永夜');" rel="noopener noreferrer"><img class="lazy" id="ThemeM" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://upyun.thatcdn.cn/public/img/icon/Moon.png"/></a><a class="social" href="javaScript:void('永昼');" rel="noopener noreferrer"><img class="lazy" id="ThemeL" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://upyun.thatcdn.cn/public/img/icon/Sun.png"/></a></div></footer>
</div></aside><div class="l_main" id="main">





<div class="article banner top"><img class="bg lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515144549.png">
  <div class="content">
    <div class="top bread-nav footnote"><div class="left"><div class="flex-row" id="breadcrumb"><a class="cap breadcrumb" href="/">主页</a>
<span class="sep"></span><a class="cap breadcrumb" id="menu" href="/wiki">文档</a><span class="sep"></span><a class="cap breadcrumb" id="proj" href="/wiki/FPGA/VGA%E6%98%BE%E7%A4%BA%E5%99%A8%E9%A9%B1%E5%8A%A8--%E5%AD%97%E7%AC%A6%E6%B8%B8%E8%B5%B0.html">FPGA</a></div>
<div class="flex-row" id="post-meta"><span class="text created">更新于：<time datetime="2024-08-31T12:43:29.135Z">2024-08-31</time></span></div></div></div>
    
    <div class="bottom only-title">
      
      <div class="text-area">
        <h1 class="text title"><span>DDR3读写控制器的设计与验证</span></h1>
        
      </div>
    </div>
    
  </div>
  </div><article class="md-text content"><div class="tag-plugin image"><div class="image-bg" style="background:white;"><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515143620.png" alt="DDR的迭代图"/><a class="image-download blur" style="opacity:0" target="_blank" download="DDR的迭代图" href="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515143620.png"><svg class="icon" style="width: 1em; height: 1em;vertical-align: middle;fill: currentColor;overflow: hidden;" viewBox="0 0 1024 1024" version="1.1" xmlns="http://www.w3.org/2000/svg" p-id="3734"><path d="M561.00682908 685.55838913a111.03077546 111.03077546 0 0 1-106.8895062 0L256.23182837 487.72885783a55.96309219 55.96309219 0 0 1 79.13181253-79.18777574L450.70357448 523.88101491V181.55477937a55.96309219 55.96309219 0 0 1 111.92618438 0v344.06109173l117.07478902-117.07478901a55.96309219 55.96309219 0 0 1 79.13181252 79.18777574zM282.81429711 797.1487951h447.70473912a55.96309219 55.96309219 0 0 1 0 111.92618438H282.81429711a55.96309219 55.96309219 0 0 1 0-111.92618438z" p-id="3735"></path></svg></a></div><div class="image-meta"><span class="image-caption center">DDR的迭代图</span></div></div>

<h2 id="1-上板验证"><a href="#1-上板验证" class="headerlink" title="1. 上板验证"></a>1. 上板验证</h2><p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240516163152.png" alt="仿真波形：IP Example Design"></p>
<p>··· 关于上板，需要搁置一段落，我看的野火教程并没有更新到上板验证的部分，所以需要去观看其他相关的实操视频来填坑~~</p>
<h2 id="2-理论学习"><a href="#2-理论学习" class="headerlink" title="2. 理论学习"></a>2. 理论学习</h2><h3 id="2-1-DDR3-SDRAM的基本概念"><a href="#2-1-DDR3-SDRAM的基本概念" class="headerlink" title="2.1 DDR3 SDRAM的基本概念"></a>2.1 DDR3 SDRAM的基本概念</h3><blockquote>
<p>DDR3内存条就像一本由多个页面组成的书。在这本书中，每一页都代表内存中的一个逻辑单元，也就是一个bank。每个bank是内存的一个独立部分，可以独立地进行数据的读写操作。 </p>
<p>在每一页（bank）中，数据被组织成行和列，类似于表格。通过行地址和列地址，我们可以定位到这个表格中的一个特定单元格，这个单元格就是内存中的基本逻辑单元。这个单元格可以存储一个字（word），其大小由DDR3内存条的位宽决定。例如，如果内存条的位宽是64位，那么这个字就可以存储64位二进制数据。</p>
<p>位宽是内存条的一个重要参数，它决定了内存一次能够传输的数据量。位宽越大，单次传输的数据量就越多，从而提高内存的带宽和性能。</p>
<p>内存的总容量是由所有bank的容量总和决定的。每个bank的容量乘以bank的数量，再乘以每个存储单元的位数，就得到了整个内存条的总容量。因此，内存条的容量可以通过增加bank的数量或增加每个bank的容量来提升。</p>
</blockquote>
<p>DDR3 SDRAM英文全称“Double-Data-Rate- Three Synchronous Dynamic Random Access Memory”，翻译成中文为“第三代双倍速率同步动态随机存取内存”或“同步动态随机存储器”，是动态随机存储器（简称：DRAM）家族的一份子。</p>
<p><strong>关键词：双倍率、同步、动态、随机</strong></p>
<ol>
<li><p><strong>双倍速率</strong>：它可以在时钟的上升沿和下降沿都可以传输一个数据</p>
</li>
<li><p><strong>同步</strong>：通常DRAM是异步的，而DDR3是同步的，所谓的同步，就是说它的一个数据在读取的时候 或者说是在写入的时候是按时钟同步的</p>
</li>
<li><p><strong>动态</strong>：DDR3是一个数据存储器，它是使用电容对数据进行一个存储，主要是因为电容一个特性可以存储电荷。但是电容存储的电荷会慢慢的进行一个释放，这个时候就会造成数据的一个不确定性，可能读取的数据时错的，这个时候，我们的DDR3就会进行一个不断地刷新，也就是不断地给他进行充电，来保证这个存储阵列内部的数据可靠性</p>
</li>
<li><p><strong>随机</strong>：数据在DDR3当中，并不是按照线性依次存储的，而是自由的指定地址进行数据的读写。只要给它一个地址，它就可以根据这个地址找到具体的一个存储单元，然后就可以对这个地址进行数据的一个读写操作</p>
</li>
</ol>
<p>除此之外，它的可见存储量也非常大、读取数据快以及价格相对便宜的特点</p>
<p>当然，它也有缺点，</p>
<ol>
<li>因为是动态，那么我们就要不断的对它进行充电和放电</li>
<li>因为数据读取时是随机读取的，需要地址，它的行和列地址是共用了一个地址端口，使用了一个<a target="_blank" rel="noopener" href="https://baike.baidu.com/item/%E5%88%86%E6%97%B6%E5%A4%8D%E7%94%A8/9844162">分时复用</a>的方式</li>
</ol>
<p>这两个缺点就使得DDR3，对操作时序的要求比较严格，进而导致控制逻辑十分复杂。但是例如Xilinx提供了<a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/457992596">DDR的IP核</a>可以进行调用</p>
<h3 id="2-2-DDR3-SDRAM数据存取原理"><a href="#2-2-DDR3-SDRAM数据存取原理" class="headerlink" title="2.2 DDR3 SDRAM数据存取原理"></a>2.2 DDR3 SDRAM数据存取原理</h3><div class="tag-plugin image"><div class="image-bg" style="background:white;"><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515144738.png" alt="存储阵列"/><a class="image-download blur" style="opacity:0" target="_blank" download="存储阵列" href="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515144738.png"><svg class="icon" style="width: 1em; height: 1em;vertical-align: middle;fill: currentColor;overflow: hidden;" viewBox="0 0 1024 1024" version="1.1" xmlns="http://www.w3.org/2000/svg" p-id="3734"><path d="M561.00682908 685.55838913a111.03077546 111.03077546 0 0 1-106.8895062 0L256.23182837 487.72885783a55.96309219 55.96309219 0 0 1 79.13181253-79.18777574L450.70357448 523.88101491V181.55477937a55.96309219 55.96309219 0 0 1 111.92618438 0v344.06109173l117.07478902-117.07478901a55.96309219 55.96309219 0 0 1 79.13181252 79.18777574zM282.81429711 797.1487951h447.70473912a55.96309219 55.96309219 0 0 1 0 111.92618438H282.81429711a55.96309219 55.96309219 0 0 1 0-111.92618438z" p-id="3735"></path></svg></a></div><div class="image-meta"><span class="image-caption center">存储阵列</span></div></div>

<p>简单来说，DDR3内部可以理解为一个存储阵列，这就是DDR区别于<a target="_blank" rel="noopener" href="https://blog.csdn.net/JMW1407/article/details/107700451">管道式存储</a>实现随机地址存储的一个结构特点。上图中。每一个表格相当于一个存储单元，存储阵列也叫做<strong>逻辑Bank</strong>也可以叫做<strong>L-Bank</strong>，一个DDR3一般有8个Bank，这些Bank就构成了整体的一个存储空间。如果要想实现在DDR3中某一个存储单元进行一个读写数据操作，我们首先需要确定它的一个Bank地址，然后通过一个行地址和一个列地址（满足一个先行后列的要求）</p>
<p>DDR3的存储：<strong>Bank</strong> –&gt;  <strong>RC(行列)</strong> –&gt; <strong>存储单元</strong></p>
<p>总存储容量（Bit）&#x3D; bank数量 X 行数量 X 列数量 X 存储单元容量</p>
<p>一个存储单元又可以划分为若干个比特（根据DDR3的位宽来决定），如果说我们的DDR3是16位的，那么一个存储单元中就可以存储16个比特数据、每一个比特是存储在单独的存储体当中，存储体是利用电容能够保持电荷以及充放点的一个特性制成的</p>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515150452.png" alt="单个比特存储主体（Bank）的一个示意图"></p>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240515150955.png" alt="一位宽DDR3中一个春初阵列示意图"></p>
<p>DDR3数据手册下载地址</p>
<p>MT41K128M16JT：<a target="_blank" rel="noopener" href="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/MT41K128M16JT.pdf">https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/MT41K128M16JT.pdf</a></p>
<p>4Gb_DDR3L：<a target="_blank" rel="noopener" href="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/4Gb_DDR3L.pdf">https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/4Gb_DDR3L.pdf</a></p>
<h3 id="2-3-DDR3-SDRAM器件引脚说明"><a href="#2-3-DDR3-SDRAM器件引脚说明" class="headerlink" title="2.3 DDR3 SDRAM器件引脚说明"></a>2.3 DDR3 SDRAM器件引脚说明</h3><p>注意，此处引脚说明并非实例化时所使用的引脚，而是器件的x16 Ball Descriptions引脚说明，是总DataSheet中翻译过来的。****</p>
<table>
<thead>
<tr>
<th>引脚</th>
<th>位宽</th>
<th>端口类型</th>
<th>功能描述</th>
</tr>
</thead>
<tbody><tr>
<td>CLK,CLK#</td>
<td>2Bit</td>
<td>Input</td>
<td>差分时钟：DDR3 SDRAM由差分时钟驱动，所有DDR3 SDRAM输入信号都在时钟上升沿和下降采同时CLK还递增内部突发计数器并控制输出寄存器。</td>
</tr>
<tr>
<td>RESET#</td>
<td>1Bit</td>
<td>Input</td>
<td>芯片复位信号，低电平有效</td>
</tr>
<tr>
<td>CKE</td>
<td>1Bit</td>
<td>Input</td>
<td>时钟使能：屏藏时钟，冻结当前操作，高电平有效，信号有效时，所有信号才能被正确送入DDR3 SDRAM.</td>
</tr>
<tr>
<td>CS#(CS_N)</td>
<td>1Bit</td>
<td>Input</td>
<td>片选信号：屏蔽和使能所有输入输出端口，CLK、CKE、DQV除外，低电平有效。为高电平时，屏蔽所有命令，但已经突发的读&#x2F;写操作不受影响。</td>
</tr>
<tr>
<td>CAS#(ACS_N)</td>
<td>1Bit</td>
<td>Input</td>
<td>列选通信号：低电平有效，为低电平时，A[9:0]输入的为列地址</td>
</tr>
<tr>
<td>RAS#(RCS_N)</td>
<td>1Bit</td>
<td>Input</td>
<td>行选通信号：低电平有效，为低电平时，A[13:0]输入的为行地址</td>
</tr>
<tr>
<td>WES#(WE N)</td>
<td>1Bit</td>
<td>Input</td>
<td>写使能信号，低电平有效，为低电平时，使能写操作和预充电。(CS#、CAS#、RAS#、WE#)构成DDR3 SDRAM操作命令。</td>
</tr>
<tr>
<td>LDM,UDM</td>
<td>1Bit</td>
<td>Input</td>
<td>数据掩码：LDM低字节掩码，UDM高字节掩码，若LDM信号为高电平，在下一个时钟周期的时钟上升沿，输出数据总线的低字节为高阻态。UDM则相反。</td>
</tr>
<tr>
<td>ODT</td>
<td>1Bit</td>
<td>Input</td>
<td>片上终端使能，若为高电平，可以消除DQ、DQS、DW信号的反射。</td>
</tr>
<tr>
<td>BA[2:0]</td>
<td>1Bit</td>
<td>Input</td>
<td>L-Bank地址：选择不同的逻辑Bank进行相关数</td>
</tr>
<tr>
<td>A[14:0]</td>
<td>15Bit</td>
<td>Input</td>
<td>行列地址总线：提供模式寄存器配置期问的操作码。</td>
</tr>
<tr>
<td>DQ[15:0]</td>
<td>16Bit</td>
<td>Inout</td>
<td>数据总线</td>
</tr>
</tbody></table>
<p>这里只列出来一部分端口，需要完整的内容可以去上面的芯片手册中获取更加完整的内容！</p>
<h3 id="2-4-DDR3-时钟分析"><a href="#2-4-DDR3-时钟分析" class="headerlink" title="2.4 DDR3 时钟分析"></a>2.4 DDR3 时钟分析</h3><p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240516124009.png" alt="时钟分析"></p>
<p><strong>系统时钟：</strong>MIG IP核的工作时钟，一般命名为sys_clk</p>
<p><strong>参考时钟：</strong> MIG IP的参考时钟，必须为200MHZ，命名位ref_clk</p>
<p><strong>DDR3芯片的工作时钟：</strong>由FPGA输入到DDR3芯片，为差分时钟</p>
<p><strong>用户端时钟：</strong>MIG IP核输出给用户端的时钟，命名为ui_clk</p>
<p>在DDR3芯片工作的时钟与用户端时钟有一个比例关系：</p>
<p>DDR3芯片的工作频率：用户端时钟频率为4:1或者2:1，当DDR3芯片的工作时钟为800MHZ的时候，比例只能是2:1。</p>
<h3 id="2-5-DDR3的模块实验"><a href="#2-5-DDR3的模块实验" class="headerlink" title="2.5 DDR3的模块实验"></a>2.5 DDR3的模块实验</h3><p>用户端接口与两种：Native接口和AXI4接口，接下来我们使用AXI4接口进行实验</p>
<p><strong>实验目标：我们通过MIG IP核对DDR3写入1024个数据，然后进行读取出来的实验，并使用ila在线逻辑分析仪，对数据进行抓取</strong></p>
<p> <img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712093158.png"></p>
<p>从我们的原理图中可以看到，我们在PL端使用的ddr3型号是MT41K256M16RE-125。</p>
<p>通过前面的讲解介绍，DDR3的存储容量4Gb的存储容量。图中可以看出来，我们PL端是并联了2片DDR3，PL 端 2 片内存组成 32bit 数据接口，也就是4Gb的存储容量&#x3D;1GB内存大小 ，</p>
<h4 id="2-5-1-模块框图绘制"><a href="#2-5-1-模块框图绘制" class="headerlink" title="2.5.1 模块框图绘制"></a>2.5.1 模块框图绘制</h4><p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//ddr3_test.drawio.png"></p>
<p>在上面的框图中，我们的axi_ddr_top还需要实例化四个模块，分别是：读写控制模块、读模块、写模块、还有MIG IP核。下面进行我们mig ip核的配置</p>
<h4 id="2-5-2-MIG-DDR-IP核配置"><a href="#2-5-2-MIG-DDR-IP核配置" class="headerlink" title="2.5.2 MIG DDR IP核配置"></a>2.5.2 MIG DDR IP核配置</h4><ol>
<li>点击后在右边搜索栏目搜索“MIG”，直接双击打开，这里显示的是我们fpga 工程的相关信息，点击下一步</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712112403.png"></p>
<ol start="2">
<li>基本信息的配置</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712113015.png"></p>
<ol start="3">
<li>引脚信息</li>
</ol>
<p>这里是是否兼容其他的芯片选项，我们这里就不用管</p>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712113214.png"></p>
<ol start="4">
<li>控制器的选择</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712113315.png"></p>
<ol start="5">
<li>控制器的基本配置</li>
</ol>
<p>关于这边的时钟，如果我们是K7的板子，DDR3工作时钟是可以达到800MHZ的,下面的 用户端时钟只能必须为200MHZ，如果是A7 的板子，他的工作时钟通常为最高为600MHZ</p>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712114349.png"></p>
<ol start="6">
<li>AXI总线的配置</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712114634.png"></p>
<ol start="7">
<li>内存设置–对应的阻抗可以在数据手册中搜索：“output drive strength”</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712115131.png"></p>
<ol start="8">
<li>FPGA选项</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712115637.png"></p>
<ol start="9">
<li>引脚选择</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240712115918.png"></p>
<p>到这里都已经完成了，后面就是正常默认完成就行</p>
<h4 id="2-5-3-声明两个FIFO-IP核"><a href="#2-5-3-声明两个FIFO-IP核" class="headerlink" title="2.5.3 声明两个FIFO IP核"></a>2.5.3 声明两个FIFO IP核</h4><ol>
<li>打开我们的ip核目录，在搜索框里面搜索<strong>FIFO</strong></li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713092342.png"></p>
<ol start="2">
<li>配置基本信息</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713092509.png"></p>
<ol start="3">
<li>配置常规接口</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713092747.png"></p>
<ol start="4">
<li>配置标志信号</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713092838.png"></p>
<ol start="5">
<li>配置数据计数器</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713093011.png"></p>
<p>下面是读FIFO的配置，跟写FIFO类似只有下面一张图的配置跟写FIFO不一样</p>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713093442.png"></p>
<h4 id="2-5-4-PLL锁相环IP核配置"><a href="#2-5-4-PLL锁相环IP核配置" class="headerlink" title="2.5.4 PLL锁相环IP核配置"></a>2.5.4 PLL锁相环IP核配置</h4><ol>
<li>打开目标锁相环</li>
</ol>
<p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713094225.png"></p>
<ol start="2">
<li>配置输入输出时钟，这里我们输入是100MHZ，输出320MHZ的DDR3工作时钟</li>
</ol>
<h4 id="2-5-6-RTL视图"><a href="#2-5-6-RTL视图" class="headerlink" title="2.5.6 RTL视图"></a>2.5.6 RTL视图</h4><p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdmirror.com/gh/zikwq/Blog_Pic//20240713095119.png"></p>
<h4 id="2-5-7-仿真MIG-IP核"><a href="#2-5-7-仿真MIG-IP核" class="headerlink" title="2.5.7 仿真MIG IP核"></a>2.5.7 仿真MIG IP核</h4><h4 id="2-5-8-上板验证——ILA仿真"><a href="#2-5-8-上板验证——ILA仿真" class="headerlink" title="2.5.8 上板验证——ILA仿真"></a>2.5.8 上板验证——ILA仿真</h4><p>在我们需要抓取的信号前面加上</p>
<pre><code class="hljs plaintext">(*mark_debug=&quot;true&quot;*)</code></pre>



<h2 id="3-Native接口概述"><a href="#3-Native接口概述" class="headerlink" title="3. Native接口概述"></a>3. Native接口概述</h2><p><img class="lazy" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAYAAAAfFcSJAAAABGdBTUEAALGPC/xhBQAAADhlWElmTU0AKgAAAAgAAYdpAAQAAAABAAAAGgAAAAAAAqACAAQAAAABAAAAAaADAAQAAAABAAAAAQAAAADa6r/EAAAAC0lEQVQIHWNgAAIAAAUAAY27m/MAAAAASUVORK5CYII=" data-src="https://cdn.jsdelivr.net/gh/zikwq/Blog_Pic/20240516131838.png" alt="Native接口"></p>
<h2 id="4-AXI接口概述"><a href="#4-AXI接口概述" class="headerlink" title="4. AXI接口概述"></a>4. AXI接口概述</h2><p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/96804919">AXI总线你需要知道的事儿 - 知乎 (zhihu.com)</a></p>
<p>AXI的英文全称“Advancede Xtensible Interface” ,即为高级可扩展接口，他是ARM公司所提出的AMBA协议（高级微控制器总线框架协议，包含了四种不同的总线标准：AHB、ASB、APB、AXI）的一部分</p>
<p>之所以要采用AXI4接口对DDR进行读写是因为Xilinx的MIG DDR IP核，无论是6系列还是7系列还是最新的FPGA，都集成了AXI4接口，采用AXI4接口进行读写，后续可以兼容Xilinx的其他FPGA，可复用性更强。</p>
<h4 id="2-5-1-AXI接口的特点"><a href="#2-5-1-AXI接口的特点" class="headerlink" title="2.5.1 AXI接口的特点"></a>2.5.1 AXI接口的特点</h4><p>AXI协议是一种<strong>高性能</strong>、<strong>高宽带</strong>、<strong>低延时</strong>的片内总线，有如下特点：</p>
<ol>
<li>总线地址&#x2F;控制和数据通道是分离的；它可以分为五个不同的通道：写地址通道、写数据通道、写响应通道、读地址通道、读数据通道</li>
<li>支持不对其的传输；</li>
<li>支持突发传输，突发传输过程中只需要首地址；突发长度Burst Length一般为8</li>
<li>具有分离的读写数据通道；</li>
<li>支持显著传输访问和乱序访问；</li>
<li>更容易进行时序收敛；</li>
</ol>
<h4 id="2-5-2-AXI接口分类"><a href="#2-5-2-AXI接口分类" class="headerlink" title="2.5.2 AXI接口分类"></a>2.5.2 AXI接口分类</h4><p>AXI4协议支持有三种类型的接口，分别是：</p>
<ol>
<li>AXI4：高性能的存储映射接口</li>
<li>AXI4_Lite：用于数据量少的存储映射通信</li>
<li>AXI4_Stream：高数据流的一个传输，非存储映射接口。就像一个FIFO一样，不需要地址，直接连续的一个读写数据，主要用于视频、高速的一个AD、PCIE、DMA接口等需要高速数据传输的一个场合</li>
</ol>
<h4 id="2-5-3-什么是存储映射"><a href="#2-5-3-什么是存储映射" class="headerlink" title="2.5.3 什么是存储映射"></a>2.5.3 什么是存储映射</h4><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/FRIGIDWINTER/article/details/106826511">【嵌入式系统】存储器映射与寄存器映射原理-CSDN博客</a></p>
<p>当一个协议是存储映射的时候，主机对从机进行读写操作的时候，会标明一个地址，这个地址就对应系统存储空间当中的一个地址，就表示针对该存储空间进行一次读写操作。</p>
<p>主要用于处理器访问处理器等，需要指定地址的一个高速数据传输的一个场景。</p>
<p>存储器映射是硬件抽象的一种形式，它允许软件通过统一的内存模型来与硬件设备交互，这在现代计算机系统中非常常见。在AXI4协议中，存储映射的概念被用来实现高效的系统内通信，允许不同的处理器和外设通过共享的地址空间进行数据交换和控制。除了存储映射外，还有寄存器映射，详情请参考上面这篇参考博客。</p>
<h4 id="2-5-4-AXI时序"><a href="#2-5-4-AXI时序" class="headerlink" title="2.5.4 AXI时序"></a>2.5.4 AXI时序</h4><p>AXI时序数据手册下载地址：</p>
<p><a target="_blank" rel="noopener" href="https://github.com/Verdvana/AXI4_Interconnect/blob/master/Document/IHI0022E_amba_axi_and_ace_protocol_spec.pdf">AXI4_Interconnect&#x2F;Document&#x2F;IHI0022E_amba_axi_and_ace_protocol_spec.pdf at master · Verdvana&#x2F;AXI4_Interconnect (github.com)</a></p>
<h2 id="参考资料"><a href="#参考资料" class="headerlink" title="参考资料"></a>参考资料</h2><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/FRIGIDWINTER/article/details/106826511">【嵌入式系统】存储器映射与寄存器映射原理-CSDN博客</a></p>
<p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/96804919">AXI总线你需要知道的事儿 - 知乎 (zhihu.com)</a></p>
<p><a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV1nQ4y1Z7zN?p=119&vd_source=0b1c8d67ad5702d24738bcdbd2cca82c">119-第三十七讲-DDR3读写控制器的设计与验证</a></p>
<p><a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV1Lx4y1F7Df?p=2&vd_source=0b1c8d67ad5702d24738bcdbd2cca82c">时钟分析_哔哩哔哩_bilibili</a></p>
</article>
<div class="related-wrap" id="read-next"><section class="body"><div class="item" id="prev"><div class="note">回顾上一篇</div><a href="/wiki/FPGA/%E9%94%81%E5%AD%98%E5%99%A8%E5%92%8C%E8%A7%A6%E5%8F%91%E5%99%A8%E7%9A%84%E7%90%86%E8%A7%A3%E4%B8%8E%E6%95%B4%E7%90%86.html">锁存器和触发器的理解与整理</a></div><div class="item" id="next"><div class="note">接下来阅读</div><a href="/wiki/FPGA/%E5%B7%AE%E5%88%86%E5%AF%B9%E5%92%8C%E5%B7%AE%E5%88%86%E4%BF%A1%E5%8F%B7.html">差分对和差分信号</a></div></section></div>




<footer class="page-footer footnote"><hr><div class="sitemap"><div class="sitemap-group"><span class="fs15">博客</span><a href="/">近期</a><a href="/categories/">分类</a><a href="/tags/">标签</a><a href="/archives/">归档</a></div><div class="sitemap-group"><span class="fs15">项目</span><a href="/">开源库</a></div><div class="sitemap-group"><span class="fs15">社交</span><a href="/">友链</a><a href="/">留言板</a></div><div class="sitemap-group"><span class="fs15">更多</span><a href="/">关于本站</a><a href="/">GitHub</a></div></div><div class="text"><p>本站由 <a href="/">John Doe</a> 使用 <a target="_blank" rel="noopener" href="https://github.com/xaoxuu/hexo-theme-stellar/tree/1.28.1">Stellar 1.28.1</a> 主题创建。<br>本博客所有文章除特别声明外，均采用 <a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> 许可协议，转载请注明出处。<br><span class="jinrishici-sentence"></span></p>
<script src="https://sdk.jinrishici.com/v2/browser/jinrishici.js" charset="utf-8"></script>
<p><span id="runtime_span"></span></p>
<script type="text/javascript">
function show_runtime() {
    window.setTimeout("show_runtime()", 1000);
    X = new Date("2024/04/28 19:00:00"); // 网站开始运行的日期和时间
    Y = new Date(); // 当前日期和时间
    T = (Y.getTime() - X.getTime()); // 网站运行的总毫秒数
    M = 24 * 60 * 60 * 1000; // 一天的毫秒数
    a = T / M; // 总天数
    A = Math.floor(a); // 总天数的整数部分
    b = (a - A) * 24; // 总小时数
    B = Math.floor(b); // 总小时数的整数部分
    c = (b - B) * 60; // 总分钟数
    C = Math.floor((b - B) * 60); // 总分钟数的整数部分
    D = Math.floor((c - C) * 60); // 总秒数
    runtime_span.innerHTML = "⏱️勉强运行 <span class='runtime'>" + A + "天" + B + "小时" + C + "分" + D + "秒</span>";
}
show_runtime();
</script> 
<!--不蒜子计数器-->
<script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
<!--添加一个访问量-->
<span>
  本"<span style="color: rgb(13, 109, 252); font-weight: bold;">页面</a></span>"访问 <span id="busuanzi_value_page_pv" style="color: rgb(13, 109, 252); font-weight: bold;"></span> 次 | 👀总访问 <span id="busuanzi_value_site_pv" style="color: rgb(13, 109, 252); font-weight: bold;"></span>                次 | 🥷总访客 <span id="busuanzi_value_site_uv" style="color: rgb(13, 109, 252); font-weight: bold;"></span> 人
</span>

  
</div></footer>
<div class="main-mask" onclick="sidebar.dismiss()"></div></div><aside class="l_right">
<div class="widgets">



<widget class="widget-wrapper toc" id="data-toc" collapse="false"><div class="widget-header dis-select"><span class="name">本文目录</span><a class="cap-action" onclick="sidebar.toggleTOC()" ><svg xmlns="http://www.w3.org/2000/svg" width="32" height="32" viewBox="0 0 24 24"><path fill="none" stroke="currentColor" stroke-linecap="round" stroke-linejoin="round" stroke-width="2" d="M10 6h11m-11 6h11m-11 6h11M4 6h1v4m-1 0h2m0 8H4c0-1 2-2 2-3s-1-1.5-2-1"/></svg></a></div><div class="widget-body"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-%E4%B8%8A%E6%9D%BF%E9%AA%8C%E8%AF%81"><span class="toc-text">1. 上板验证</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-%E7%90%86%E8%AE%BA%E5%AD%A6%E4%B9%A0"><span class="toc-text">2. 理论学习</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#2-1-DDR3-SDRAM%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5"><span class="toc-text">2.1 DDR3 SDRAM的基本概念</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-2-DDR3-SDRAM%E6%95%B0%E6%8D%AE%E5%AD%98%E5%8F%96%E5%8E%9F%E7%90%86"><span class="toc-text">2.2 DDR3 SDRAM数据存取原理</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-3-DDR3-SDRAM%E5%99%A8%E4%BB%B6%E5%BC%95%E8%84%9A%E8%AF%B4%E6%98%8E"><span class="toc-text">2.3 DDR3 SDRAM器件引脚说明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-4-DDR3-%E6%97%B6%E9%92%9F%E5%88%86%E6%9E%90"><span class="toc-text">2.4 DDR3 时钟分析</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-5-DDR3%E7%9A%84%E6%A8%A1%E5%9D%97%E5%AE%9E%E9%AA%8C"><span class="toc-text">2.5 DDR3的模块实验</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#2-5-1-%E6%A8%A1%E5%9D%97%E6%A1%86%E5%9B%BE%E7%BB%98%E5%88%B6"><span class="toc-text">2.5.1 模块框图绘制</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-5-2-MIG-DDR-IP%E6%A0%B8%E9%85%8D%E7%BD%AE"><span class="toc-text">2.5.2 MIG DDR IP核配置</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-5-3-%E5%A3%B0%E6%98%8E%E4%B8%A4%E4%B8%AAFIFO-IP%E6%A0%B8"><span class="toc-text">2.5.3 声明两个FIFO IP核</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-5-4-PLL%E9%94%81%E7%9B%B8%E7%8E%AFIP%E6%A0%B8%E9%85%8D%E7%BD%AE"><span class="toc-text">2.5.4 PLL锁相环IP核配置</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-5-6-RTL%E8%A7%86%E5%9B%BE"><span class="toc-text">2.5.6 RTL视图</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-5-7-%E4%BB%BF%E7%9C%9FMIG-IP%E6%A0%B8"><span class="toc-text">2.5.7 仿真MIG IP核</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-5-8-%E4%B8%8A%E6%9D%BF%E9%AA%8C%E8%AF%81%E2%80%94%E2%80%94ILA%E4%BB%BF%E7%9C%9F"><span class="toc-text">2.5.8 上板验证——ILA仿真</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-Native%E6%8E%A5%E5%8F%A3%E6%A6%82%E8%BF%B0"><span class="toc-text">3. Native接口概述</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#4-AXI%E6%8E%A5%E5%8F%A3%E6%A6%82%E8%BF%B0"><span class="toc-text">4. AXI接口概述</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#2-5-1-AXI%E6%8E%A5%E5%8F%A3%E7%9A%84%E7%89%B9%E7%82%B9"><span class="toc-text">2.5.1 AXI接口的特点</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-5-2-AXI%E6%8E%A5%E5%8F%A3%E5%88%86%E7%B1%BB"><span class="toc-text">2.5.2 AXI接口分类</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-5-3-%E4%BB%80%E4%B9%88%E6%98%AF%E5%AD%98%E5%82%A8%E6%98%A0%E5%B0%84"><span class="toc-text">2.5.3 什么是存储映射</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-5-4-AXI%E6%97%B6%E5%BA%8F"><span class="toc-text">2.5.4 AXI时序</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%82%E8%80%83%E8%B5%84%E6%96%99"><span class="toc-text">参考资料</span></a></li></ol></div><div class="widget-footer">

<a class="top" onclick="util.scrollTop()"><svg xmlns="http://www.w3.org/2000/svg" width="32" height="32" viewBox="0 0 24 24"><g fill="none" stroke="currentColor" stroke-width="1.5"><path d="M2 12c0-4.714 0-7.071 1.464-8.536C4.93 2 7.286 2 12 2c4.714 0 7.071 0 8.535 1.464C22 4.93 22 7.286 22 12c0 4.714 0 7.071-1.465 8.535C19.072 22 16.714 22 12 22s-7.071 0-8.536-1.465C2 19.072 2 16.714 2 12Z"/><path stroke-linecap="round" stroke-linejoin="round" d="m9 15.5l3-3l3 3m-6-4l3-3l3 3"/></g></svg><span>回到顶部</span></a><a class="buttom" onclick="util.scrollComment()"><svg xmlns="http://www.w3.org/2000/svg" width="32" height="32" viewBox="0 0 24 24"><path fill="currentColor" fill-rule="evenodd" d="M10.46 1.25h3.08c1.603 0 2.86 0 3.864.095c1.023.098 1.861.3 2.6.752a5.75 5.75 0 0 1 1.899 1.899c.452.738.654 1.577.752 2.6c.095 1.004.095 2.261.095 3.865v1.067c0 1.141 0 2.036-.05 2.759c-.05.735-.153 1.347-.388 1.913a5.75 5.75 0 0 1-3.112 3.112c-.805.334-1.721.408-2.977.43a10.81 10.81 0 0 0-.929.036c-.198.022-.275.054-.32.08c-.047.028-.112.078-.224.232c-.121.166-.258.396-.476.764l-.542.916c-.773 1.307-2.69 1.307-3.464 0l-.542-.916a10.605 10.605 0 0 0-.476-.764c-.112-.154-.177-.204-.224-.232c-.045-.026-.122-.058-.32-.08c-.212-.023-.49-.03-.93-.037c-1.255-.021-2.171-.095-2.976-.429A5.75 5.75 0 0 1 1.688 16.2c-.235-.566-.338-1.178-.389-1.913c-.049-.723-.049-1.618-.049-2.76v-1.066c0-1.604 0-2.86.095-3.865c.098-1.023.3-1.862.752-2.6a5.75 5.75 0 0 1 1.899-1.899c.738-.452 1.577-.654 2.6-.752C7.6 1.25 8.857 1.25 10.461 1.25M6.739 2.839c-.914.087-1.495.253-1.959.537A4.25 4.25 0 0 0 3.376 4.78c-.284.464-.45 1.045-.537 1.96c-.088.924-.089 2.11-.089 3.761v1c0 1.175 0 2.019.046 2.685c.045.659.131 1.089.278 1.441a4.25 4.25 0 0 0 2.3 2.3c.515.214 1.173.294 2.429.316h.031c.398.007.747.013 1.037.045c.311.035.616.104.909.274c.29.17.5.395.682.645c.169.232.342.525.538.856l.559.944a.52.52 0 0 0 .882 0l.559-.944c.196-.331.37-.624.538-.856c.182-.25.392-.476.682-.645c.293-.17.598-.24.909-.274c.29-.032.639-.038 1.037-.045h.032c1.255-.022 1.913-.102 2.428-.316a4.25 4.25 0 0 0 2.3-2.3c.147-.352.233-.782.278-1.441c.046-.666.046-1.51.046-2.685v-1c0-1.651 0-2.837-.089-3.762c-.087-.914-.253-1.495-.537-1.959a4.25 4.25 0 0 0-1.403-1.403c-.464-.284-1.045-.45-1.96-.537c-.924-.088-2.11-.089-3.761-.089h-3c-1.651 0-2.837 0-3.762.089" clip-rule="evenodd"/><path fill="currentColor" d="M9 11a1 1 0 1 1-2 0a1 1 0 0 1 2 0m4 0a1 1 0 1 1-2 0a1 1 0 0 1 2 0m4 0a1 1 0 1 1-2 0a1 1 0 0 1 2 0"/></svg><span>参与讨论</span></a></div></widget>
</div></aside><div class='float-panel blur'>
  <button type='button' style='display:none' class='laptop-only rightbar-toggle mobile' onclick='sidebar.rightbar()'>
    <svg xmlns="http://www.w3.org/2000/svg" width="32" height="32" viewBox="0 0 24 24"><path fill="none" stroke="currentColor" stroke-linecap="round" stroke-linejoin="round" stroke-width="2" d="M10 6h11m-11 6h11m-11 6h11M4 6h1v4m-1 0h2m0 8H4c0-1 2-2 2-3s-1-1.5-2-1"/></svg>
  </button>
  <button type='button' style='display:none' class='mobile-only leftbar-toggle mobile' onclick='sidebar.leftbar()'>
    <svg xmlns="http://www.w3.org/2000/svg" width="32" height="32" viewBox="0 0 24 24"><g fill="none" stroke="currentColor" stroke-width="1.5"><path d="M2 11c0-3.771 0-5.657 1.172-6.828C4.343 3 6.229 3 10 3h4c3.771 0 5.657 0 6.828 1.172C22 5.343 22 7.229 22 11v2c0 3.771 0 5.657-1.172 6.828C19.657 21 17.771 21 14 21h-4c-3.771 0-5.657 0-6.828-1.172C2 18.657 2 16.771 2 13z"/><path id="sep" stroke-linecap="round" d="M5.5 10h6m-5 4h4m4.5 7V3"/></g></svg>
  </button>
</div>
</div><div class="scripts">
<script type="text/javascript">
  const ctx = {
    date_suffix: {
      just: `刚刚`,
      min: `分钟前`,
      hour: `小时前`,
      day: `天前`,
    },
    root : `/`,
  };

  // required plugins (only load if needs)
  if (`local_search`) {
    ctx.search = {};
    ctx.search.service = `local_search`;
    if (ctx.search.service == 'local_search') {
      let service_obj = Object.assign({}, `{"field":"all","path":"/search.json","content":true,"codeblock":true,"placeholder":"在 Stellar 中搜索...","sort":"-date"}`);
      ctx.search[ctx.search.service] = service_obj;
    }
  }
  const def = {
    avatar: `https://gcore.jsdelivr.net/gh/cdn-x/placeholder@1.0.12/avatar/round/3442075.svg`,
    cover: `https://gcore.jsdelivr.net/gh/cdn-x/placeholder@1.0.12/cover/76b86c0226ffd.svg`,
  };
  const deps = {
    jquery: `https://cdn.bootcdn.net/ajax/libs/jquery/3.7.1/jquery.min.js`,
    marked: `https://cdn.bootcdn.net/ajax/libs/marked/4.0.18/marked.min.js`
  }
  

</script>

<script type="text/javascript">
  const utils = {
    // 懒加载 css https://github.com/filamentgroup/loadCSS
    css: (href, before, media, attributes) => {
      var doc = window.document;
      var ss = doc.createElement("link");
      var ref;
      if (before) {
        ref = before;
      } else {
        var refs = (doc.body || doc.getElementsByTagName("head")[0]).childNodes;
        ref = refs[refs.length - 1];
      }
      var sheets = doc.styleSheets;
      if (attributes) {
        for (var attributeName in attributes) {
          if (attributes.hasOwnProperty(attributeName)) {
            ss.setAttribute(attributeName, attributes[attributeName]);
          }
        }
      }
      ss.rel = "stylesheet";
      ss.href = href;
      ss.media = "only x";
      function ready(cb) {
        if (doc.body) {
          return cb();
        }
        setTimeout(function () {
          ready(cb);
        });
      }
      ready(function () {
        ref.parentNode.insertBefore(ss, before ? ref : ref.nextSibling);
      });
      var onloadcssdefined = function (cb) {
        var resolvedHref = ss.href;
        var i = sheets.length;
        while (i--) {
          if (sheets[i].href === resolvedHref) {
            return cb();
          }
        }
        setTimeout(function () {
          onloadcssdefined(cb);
        });
      };
      function loadCB() {
        if (ss.addEventListener) {
          ss.removeEventListener("load", loadCB);
        }
        ss.media = media || "all";
      }
      if (ss.addEventListener) {
        ss.addEventListener("load", loadCB);
      }
      ss.onloadcssdefined = onloadcssdefined;
      onloadcssdefined(loadCB);
      return ss;
    },

    js: (src, opt) => new Promise((resolve, reject) => {
      var script = document.createElement('script');
      if (src.startsWith('/')){
        src = ctx.root + src.substring(1);
      }
      script.src = src;
      if (opt) {
        for (let key of Object.keys(opt)) {
          script[key] = opt[key]
        }
      } else {
        // 默认异步，如果需要同步，第二个参数传入 {} 即可
        script.async = true
      }
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    }),

    jq: (fn) => {
      if (typeof jQuery === 'undefined') {
        utils.js(deps.jquery).then(fn)
      } else {
        fn()
      }
    },
    
    onLoading: (el) => {
      if (el) {
        $(el).append('<div class="loading-wrap"><svg xmlns="http://www.w3.org/2000/svg" width="2em" height="2em" preserveAspectRatio="xMidYMid meet" viewBox="0 0 24 24"><g fill="none" stroke="currentColor" stroke-linecap="round" stroke-width="2"><path stroke-dasharray="60" stroke-dashoffset="60" stroke-opacity=".3" d="M12 3C16.9706 3 21 7.02944 21 12C21 16.9706 16.9706 21 12 21C7.02944 21 3 16.9706 3 12C3 7.02944 7.02944 3 12 3Z"><animate fill="freeze" attributeName="stroke-dashoffset" dur="1.3s" values="60;0"/></path><path stroke-dasharray="15" stroke-dashoffset="15" d="M12 3C16.9706 3 21 7.02944 21 12"><animate fill="freeze" attributeName="stroke-dashoffset" dur="0.3s" values="15;0"/><animateTransform attributeName="transform" dur="1.5s" repeatCount="indefinite" type="rotate" values="0 12 12;360 12 12"/></path></g></svg></div>');
      }
    },
    onLoadSuccess: (el) => {
      if (el) {
        $(el).find('.loading-wrap').remove();
      }
    },
    onLoadFailure: (el) => {
      if (el) {
        $(el).find('.loading-wrap svg').remove();
        $(el).find('.loading-wrap').append('<svg xmlns="http://www.w3.org/2000/svg" width="2em" height="2em" preserveAspectRatio="xMidYMid meet" viewBox="0 0 24 24"><g fill="none" stroke="currentColor" stroke-linecap="round" stroke-linejoin="round" stroke-width="2"><path stroke-dasharray="60" stroke-dashoffset="60" d="M12 3L21 20H3L12 3Z"><animate fill="freeze" attributeName="stroke-dashoffset" dur="0.5s" values="60;0"/></path><path stroke-dasharray="6" stroke-dashoffset="6" d="M12 10V14"><animate fill="freeze" attributeName="stroke-dashoffset" begin="0.6s" dur="0.2s" values="6;0"/></path></g><circle cx="12" cy="17" r="1" fill="currentColor" fill-opacity="0"><animate fill="freeze" attributeName="fill-opacity" begin="0.8s" dur="0.4s" values="0;1"/></circle></svg>');
        $(el).find('.loading-wrap').addClass('error');
      }
    },
    request: (el, url, callback, onFailure) => {
      let retryTimes = 3;
      utils.onLoading(el);
      function req() {
        return new Promise((resolve, reject) => {
          let status = 0; // 0 等待 1 完成 2 超时
          let timer = setTimeout(() => {
            if (status === 0) {
              status = 2;
              timer = null;
              reject('请求超时');
              if (retryTimes == 0) {
                onFailure();
              }
            }
          }, 5000);
          fetch(url).then(function(response) {
            if (status !== 2) {
              clearTimeout(timer);
              resolve(response);
              timer = null;
              status = 1;
            }
            if (response.ok) {
              return response.json();
            }
            throw new Error('Network response was not ok.');
          }).then(function(data) {
            retryTimes = 0;
            utils.onLoadSuccess(el);
            callback(data);
          }).catch(function(error) {
            if (retryTimes > 0) {
              retryTimes -= 1;
              setTimeout(() => {
                req();
              }, 5000);
            } else {
              utils.onLoadFailure(el);
              onFailure();
            }
          });
        });
      }
      req();
    },
  };
</script>

<script>
  const sidebar = {
    leftbar: () => {
      if (l_body) {
        l_body.toggleAttribute('leftbar');
        l_body.removeAttribute('rightbar');
      }
    },
    rightbar: () => {
      if (l_body) {
        l_body.toggleAttribute('rightbar');
        l_body.removeAttribute('leftbar');
      }
    },
    dismiss: () => {
      if (l_body) {
        l_body.removeAttribute('leftbar');
        l_body.removeAttribute('rightbar');
      }
    },
    toggleTOC: () => {
      document.querySelector('#data-toc').classList.toggle('collapse');
    }
  }
</script>

<!-- required -->
<script src="/js/main.js?v=1.28.1" async></script>
<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js?client=ca-pub-1261642182888211"
     crossorigin="anonymous"></script>
<!-- optional -->



<script defer>
  window.addEventListener('DOMContentLoaded', (event) => {
    ctx.services = Object.assign({}, JSON.parse(`{"mdrender":{"js":"/js/services/mdrender.js"},"siteinfo":{"js":"/js/services/siteinfo.js","api":null},"ghinfo":{"js":"/js/services/ghinfo.js"},"sites":{"js":"/js/services/sites.js"},"friends":{"js":"/js/services/friends.js"},"timeline":{"js":"/js/services/timeline.js"},"fcircle":{"js":"/js/services/fcircle.js"},"weibo":{"js":"/js/services/weibo.js"},"memos":{"js":"/js/services/memos.js"}}`));
    for (let id of Object.keys(ctx.services)) {
      const js = ctx.services[id].js;
      if (id == 'siteinfo') {
        ctx.cardlinks = document.querySelectorAll('a.link-card[cardlink]');
        if (ctx.cardlinks?.length > 0) {
          utils.js(js, { defer: true }).then(function () {
            setCardLink(ctx.cardlinks);
          });
        }
      } else {
        const els = document.getElementsByClassName(`ds-${id}`);
        if (els?.length > 0) {
          utils.jq(() => {
            if (id == 'timeline' || 'memos' || 'marked') {
              utils.js(deps.marked).then(function () {
                utils.js(js, { defer: true });
              });
            } else {
              utils.js(js, { defer: true });
            }
          });
        }
      }
    }
  });
</script>

<script>
  window.addEventListener('DOMContentLoaded', (event) => {
    ctx.search = {
      path: `/search.json`,
    }
    utils.js('/js/search/local-search.js', { defer: true });
  });
</script><script>
  window.FPConfig = {
    delay: 0,
    ignoreKeywords: [],
    maxRPS: 5,
    hoverDelay: 25
  };
</script>
<script defer src="https://cdn.bootcdn.net/ajax/libs/flying-pages/2.1.2/flying-pages.min.js"></script><script defer src="https://cdn.bootcdn.net/ajax/libs/vanilla-lazyload/17.8.4/lazyload.min.js"></script>
<script>
  // https://www.npmjs.com/package/vanilla-lazyload
  // Set the options globally
  // to make LazyLoad self-initialize
  window.lazyLoadOptions = {
    elements_selector: ".lazy",
  };
  // Listen to the initialization event
  // and get the instance of LazyLoad
  window.addEventListener(
    "LazyLoad::Initialized",
    function (event) {
      window.lazyLoadInstance = event.detail.instance;
    },
    false
  );
  document.addEventListener('DOMContentLoaded', function () {
    window.lazyLoadInstance?.update();
  });
</script><script>
  ctx.fancybox = {
    selector: `.timenode p>img`,
    css: `https://cdn.bootcdn.net/ajax/libs/fancyapps-ui/5.0.22/fancybox/fancybox.min.css`,
    js: `https://cdn.bootcdn.net/ajax/libs/fancyapps-ui/5.0.22/fancybox/fancybox.umd.min.js`
  };
  var selector = '[data-fancybox]:not(.error)';
  if (ctx.fancybox.selector) {
    selector += `, ${ctx.fancybox.selector}`
  }
  var needFancybox = document.querySelectorAll(selector).length !== 0;
  if (!needFancybox) {
    const els = document.getElementsByClassName('ds-memos');
    if (els != undefined && els.length > 0) {
      needFancybox = true;
    }
  }
  if (needFancybox) {
    utils.css(ctx.fancybox.css);
    utils.js(ctx.fancybox.js, { defer: true }).then(function () {
      Fancybox.bind(selector, {
        hideScrollbar: false,
        Thumbs: {
          autoStart: false,
        },
        caption: (fancybox, slide) => {
          return slide.triggerEl.alt || slide.triggerEl.dataset.caption || null
        }
      });
    })
  }
</script>
<script>
  window.addEventListener('DOMContentLoaded', (event) => {
    const swiper_api = document.getElementById('swiper-api');
    if (swiper_api != undefined) {
      utils.css(`https://unpkg.com/swiper@10.3.1/swiper-bundle.min.css`);
      utils.js(`https://unpkg.com/swiper@10.3.1/swiper-bundle.min.js`, { defer: true }).then(function () {
        const effect = swiper_api.getAttribute('effect') || '';
        var swiper = new Swiper('.swiper#swiper-api', {
          slidesPerView: 'auto',
          spaceBetween: 8,
          centeredSlides: true,
          effect: effect,
          rewind: true,
          pagination: {
            el: '.swiper-pagination',
            clickable: true,
          },
          navigation: {
            nextEl: '.swiper-button-next',
            prevEl: '.swiper-button-prev',
          },
        });
      })
    }
  });
</script>
<script>
  document.addEventListener('DOMContentLoaded', function () {
    window.codeElements = document.querySelectorAll('.code');
    if (window.codeElements.length > 0) {
      ctx.copycode = {
        default_text: `Copy`,
        success_text: `Copied`,
        toast: `复制成功`,
      };
      utils.js('/js/plugins/copycode.js');
    }
  });
</script>


<!-- inject -->

</div></body></html>
