// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module BankedStore(
  input         clock,
  output        io_sinkC_adr_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input         io_sinkC_adr_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
                io_sinkC_adr_bits_noop,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [1:0]  io_sinkC_adr_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [6:0]  io_sinkC_adr_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]  io_sinkC_adr_bits_beat,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input         io_sinkC_adr_bits_mask,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [63:0] io_sinkC_dat_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output        io_sinkD_adr_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input         io_sinkD_adr_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
                io_sinkD_adr_bits_noop,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [1:0]  io_sinkD_adr_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [6:0]  io_sinkD_adr_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]  io_sinkD_adr_bits_beat,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [63:0] io_sinkD_dat_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output        io_sourceC_adr_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input         io_sourceC_adr_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [1:0]  io_sourceC_adr_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [6:0]  io_sourceC_adr_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]  io_sourceC_adr_bits_beat,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output [63:0] io_sourceC_dat_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output        io_sourceD_radr_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input         io_sourceD_radr_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [1:0]  io_sourceD_radr_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [6:0]  io_sourceD_radr_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]  io_sourceD_radr_bits_beat,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input         io_sourceD_radr_bits_mask,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output [63:0] io_sourceD_rdat_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  output        io_sourceD_wadr_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input         io_sourceD_wadr_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [1:0]  io_sourceD_wadr_bits_way,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [6:0]  io_sourceD_wadr_bits_set,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [2:0]  io_sourceD_wadr_bits_beat,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input         io_sourceD_wadr_bits_mask,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
  input  [63:0] io_sourceD_wdat_data	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14]
);

  wire        readEnable;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire        readEnable_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:32]
  wire        writeEnable_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15]
  wire [1:0]  sourceD_rreq_bankSum;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:161:17]
  wire [1:0]  sourceD_wreq_bankSum;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:161:17]
  wire [1:0]  sinkD_req_bankSum;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:161:17]
  wire [63:0] _cc_banks_1_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [63:0] _cc_banks_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [1:0]  _GEN = {1'h0, io_sinkC_adr_bits_beat[0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :130:28, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [1:0]  _sinkC_req_io_sinkC_adr_ready_T_1 = 2'h3 >> _GEN;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21, :136:71, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [10:0] sinkC_req_index = {io_sinkC_adr_bits_way, io_sinkC_adr_bits_set, io_sinkC_adr_bits_beat[2:1]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23]
  wire [1:0]  _sinkC_req_out_bankSel_T_5 = 2'h1 << _GEN & {2{io_sinkC_adr_bits_mask}};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:{65,71}, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [1:0]  sourceC_req_bankSum = io_sinkC_adr_valid ? _sinkC_req_out_bankSel_T_5 : 2'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:{24,65,71}]
  wire [1:0]  sinkC_req_bankEn = io_sinkC_adr_bits_noop | ~io_sinkC_adr_valid ? 2'h0 : _sinkC_req_out_bankSel_T_5;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:{65,71}, :137:24]
  wire [1:0]  _GEN_0 = {1'h0, io_sinkD_adr_bits_beat[0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :130:28, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [1:0]  sinkD_req_ready = {~(sinkD_req_bankSum[1]), ~(sinkD_req_bankSum[0])};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{21,58,71}, :161:17]
  wire [1:0]  _sinkD_req_io_sinkD_adr_ready_T_1 = sinkD_req_ready >> _GEN_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [10:0] sinkD_req_index = {io_sinkD_adr_bits_way, io_sinkD_adr_bits_set, io_sinkD_adr_bits_beat[2:1]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23]
  wire [1:0]  sinkD_req_bankSel = io_sinkD_adr_valid ? 2'h1 << _GEN_0 : 2'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:{24,71}, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [1:0]  sinkD_req_bankEn = io_sinkD_adr_bits_noop ? 2'h0 : sinkD_req_bankSel & sinkD_req_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :136:{24,71}, :137:{24,55}]
  wire [1:0]  _GEN_1 = {1'h0, io_sourceC_adr_bits_beat[0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :130:28, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [1:0]  sourceC_req_ready = {~(sourceC_req_bankSum[1]), ~(sourceC_req_bankSum[0])};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{21,58,71}, :136:24]
  wire [1:0]  _sourceC_req_io_sourceC_adr_ready_T_1 = sourceC_req_ready >> _GEN_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [10:0] sourceC_req_index = {io_sourceC_adr_bits_way, io_sourceC_adr_bits_set, io_sourceC_adr_bits_beat[2:1]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23]
  wire [1:0]  sourceC_req_bankSel = io_sourceC_adr_valid ? 2'h1 << _GEN_1 : 2'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:{24,71}, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [1:0]  sourceC_req_bankEn = sourceC_req_bankSel & sourceC_req_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :136:24, :137:55]
  wire [1:0]  _GEN_2 = {1'h0, io_sourceD_radr_bits_beat[0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :130:28, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [1:0]  sourceD_rreq_ready = {~(sourceD_rreq_bankSum[1] & io_sourceD_radr_bits_mask), ~(sourceD_rreq_bankSum[0] & io_sourceD_radr_bits_mask)};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{21,58,71,96}, :161:17]
  wire [1:0]  _sourceD_rreq_io_sourceD_radr_ready_T_1 = sourceD_rreq_ready >> _GEN_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [10:0] sourceD_rreq_index = {io_sourceD_radr_bits_way, io_sourceD_radr_bits_set, io_sourceD_radr_bits_beat[2:1]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23]
  wire [1:0]  sourceD_rreq_bankEn = (io_sourceD_radr_valid ? 2'h1 << _GEN_2 & {2{io_sourceD_radr_bits_mask}} : 2'h0) & sourceD_rreq_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :136:{24,65,71}, :137:55, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [1:0]  _GEN_3 = {1'h0, io_sourceD_wadr_bits_beat[0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:61:14, :130:28, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [1:0]  sourceD_wreq_ready = {~(sourceD_wreq_bankSum[1] & io_sourceD_wadr_bits_mask), ~(sourceD_wreq_bankSum[0] & io_sourceD_wadr_bits_mask)};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:{21,58,71,96}, :161:17]
  wire [1:0]  _sourceD_wreq_io_sourceD_wadr_ready_T_1 = sourceD_wreq_ready >> _GEN_3;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :132:21, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [10:0] sourceD_wreq_index = {io_sourceD_wadr_bits_way, io_sourceD_wadr_bits_set, io_sourceD_wadr_bits_beat[2:1]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23]
  wire [1:0]  sourceD_wreq_bankSel = io_sourceD_wadr_valid ? 2'h1 << _GEN_3 & {2{io_sourceD_wadr_bits_mask}} : 2'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:{24,65,71}, src/main/scala/chisel3/util/OneHot.scala:65:12]
  wire [1:0]  sourceD_wreq_bankEn = sourceD_wreq_bankSel & sourceD_wreq_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:131:21, :136:24, :137:55]
  assign sinkD_req_bankSum = sourceC_req_bankSel | sourceC_req_bankSum;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :161:17]
  assign sourceD_wreq_bankSum = sinkD_req_bankSel | sinkD_req_bankSum;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :161:17]
  assign sourceD_rreq_bankSum = sourceD_wreq_bankSel | sourceD_wreq_bankSum;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :161:17]
  wire        regout_en = sinkC_req_bankEn[0] | sourceC_req_bankEn[0] | sinkD_req_bankEn[0] | sourceD_wreq_bankEn[0] | sourceD_rreq_bankEn[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen = sourceC_req_bankSum[0] | ~(sourceC_req_bankSel[0]) & (sinkD_req_bankSel[0] | sourceD_wreq_bankSel[0]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable_0 = regout_wen & regout_en;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable_0 = ~regout_wen & regout_en;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  wire        regout_en_1 = sinkC_req_bankEn[1] | sourceC_req_bankEn[1] | sinkD_req_bankEn[1] | sourceD_wreq_bankEn[1] | sourceD_rreq_bankEn[1];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:{24,55}, :165:{32,45}]
  wire        regout_wen_1 = sourceC_req_bankSum[1] | ~(sourceC_req_bankSel[1]) & (sinkD_req_bankSel[1] | sourceD_wreq_bankSel[1]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign writeEnable = regout_wen_1 & regout_en_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :171:15, src/main/scala/chisel3/util/Mux.scala:50:70]
  assign readEnable = ~regout_wen_1 & regout_en_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,32}, src/main/scala/chisel3/util/Mux.scala:50:70]
  reg         regout_REG_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
  reg  [63:0] regout_r_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
  reg  [1:0]  regsel_sourceC_REG;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:39]
  reg  [1:0]  regsel_sourceC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:31]
  reg  [1:0]  regsel_sourceD_REG;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:39]
  reg  [1:0]  regsel_sourceD;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:31]
  always @(posedge clock) begin
    regout_REG <= ~regout_wen & regout_en;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r <= _cc_banks_0_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regout_REG_1 <= ~regout_wen_1 & regout_en_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:165:45, :172:{27,47,53}, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (regout_REG_1)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
      regout_r_1 <= _cc_banks_1_RW0_rdata;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    regsel_sourceC_REG <= sourceC_req_bankEn;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:55, :175:39]
    regsel_sourceC <= regsel_sourceC_REG;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:175:{31,39}]
    regsel_sourceD_REG <= sourceD_rreq_bankEn;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:137:55, :176:39]
    regsel_sourceD <= regsel_sourceD_REG;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:176:{31,39}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        regout_REG = _RANDOM[3'h0][0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:47]
        regout_r = {_RANDOM[3'h0][31:1], _RANDOM[3'h1], _RANDOM[3'h2][0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}]
        regout_REG_1 = _RANDOM[3'h2][1];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:{14,47}]
        regout_r_1 = {_RANDOM[3'h2][31:2], _RANDOM[3'h3], _RANDOM[3'h4][1:0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14]
        regsel_sourceC_REG = _RANDOM[3'h4][3:2];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, :175:39]
        regsel_sourceC = _RANDOM[3'h4][5:4];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, :175:31]
        regsel_sourceD_REG = _RANDOM[3'h4][7:6];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, :176:39]
        regsel_sourceD = _RANDOM[3'h4][9:8];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:172:14, :176:31]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  cc_banks_0 cc_banks_0 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sourceC_req_bankSum[0] ? sinkC_req_index : sourceC_req_bankSel[0] ? sourceC_req_index : sinkD_req_bankSel[0] ? sinkD_req_index : sourceD_wreq_bankSel[0] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable_0 | writeEnable_0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sourceC_req_bankSum[0] ? io_sinkC_dat_data : sourceC_req_bankSel[0] ? 64'h0 : sinkD_req_bankSel[0] ? io_sinkD_dat_data : sourceD_wreq_bankSel[0] ? io_sourceD_wdat_data : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :138:18, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_0_RW0_rdata)
  );
  cc_banks_1 cc_banks_1 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (sourceC_req_bankSum[1] ? sinkC_req_index : sourceC_req_bankSel[1] ? sourceC_req_index : sinkD_req_bankSel[1] ? sinkD_req_index : sourceD_wreq_bankSel[1] ? sourceD_wreq_index : sourceD_rreq_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:135:23, :136:24, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_en    (readEnable | writeEnable),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:171:15, :172:32, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (regout_wen_1),	// @[src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_wdata (sourceC_req_bankSum[1] ? io_sinkC_dat_data : sourceC_req_bankSel[1] ? 64'h0 : sinkD_req_bankSel[1] ? io_sinkD_dat_data : sourceD_wreq_bankSel[1] ? io_sourceD_wdat_data : 64'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:136:24, :138:18, :166:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    .RW0_rdata (_cc_banks_1_RW0_rdata)
  );
  assign io_sinkC_adr_ready = _sinkC_req_io_sinkC_adr_ready_T_1[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21]
  assign io_sinkD_adr_ready = _sinkD_req_io_sinkD_adr_ready_T_1[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21]
  assign io_sourceC_adr_ready = _sourceC_req_io_sourceC_adr_ready_T_1[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21]
  assign io_sourceC_dat_data = (regsel_sourceC[0] ? regout_r : 64'h0) | (regsel_sourceC[1] ? regout_r_1 : 64'h0);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:138:18, :172:14, :175:31, :179:{23,38}, :180:85]
  assign io_sourceD_radr_ready = _sourceD_rreq_io_sourceD_radr_ready_T_1[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21]
  assign io_sourceD_rdat_data = (regsel_sourceD[0] ? regout_r : 64'h0) | (regsel_sourceD[1] ? regout_r_1 : 64'h0);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:138:18, :172:14, :176:31, :186:{23,38}, :187:85]
  assign io_sourceD_wadr_ready = _sourceD_wreq_io_sourceD_wadr_ready_T_1[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/BankedStore.scala:132:21]
endmodule

