#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x11f65f350 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11f650190 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x11f67cf30_0 .net "active", 0 0, v0x11f67b490_0;  1 drivers
v0x11f67cfc0_0 .var "clk", 0 0;
v0x11f67d050_0 .var "clk_enable", 0 0;
v0x11f67d0e0_0 .net "data_address", 31 0, L_0x11f6828d0;  1 drivers
v0x11f67d170_0 .net "data_read", 0 0, v0x11f67bf50_0;  1 drivers
v0x11f67d240_0 .var "data_readdata", 31 0;
v0x11f67d2d0_0 .net "data_write", 0 0, v0x11f67c080_0;  1 drivers
v0x11f67d380_0 .net "data_writedata", 31 0, v0x11f67c120_0;  1 drivers
v0x11f67d430_0 .net "instr_address", 31 0, L_0x11f683b20;  1 drivers
v0x11f67d560_0 .var "instr_readdata", 31 0;
v0x11f67d5f0_0 .net "register_v0", 31 0, L_0x11f682340;  1 drivers
v0x11f67d6c0_0 .var "reset", 0 0;
S_0x11f652120 .scope module, "dut" "mips_cpu_harvard" 3 64, 4 1 0, S_0x11f650190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x11f681d30 .functor BUFZ 1, L_0x11f67f940, C4<0>, C4<0>, C4<0>;
L_0x11f682490 .functor BUFZ 32, L_0x11f681fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11f6828d0 .functor BUFZ 32, v0x11f675780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11f683150 .functor OR 1, L_0x11f682db0, L_0x11f683070, C4<0>, C4<0>;
L_0x11f683940 .functor OR 1, L_0x11f6836d0, L_0x11f6834f0, C4<0>, C4<0>;
L_0x11f683a30 .functor AND 1, L_0x11f6833b0, L_0x11f683940, C4<1>, C4<1>;
L_0x11f683b20 .functor BUFZ 32, v0x11f678b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f67a270_0 .net/2u *"_ivl_20", 15 0, L_0x120078208;  1 drivers
v0x11f67a300_0 .net *"_ivl_23", 15 0, L_0x11f682540;  1 drivers
L_0x120078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11f67a390_0 .net/2u *"_ivl_30", 31 0, L_0x120078298;  1 drivers
v0x11f67a420_0 .net *"_ivl_34", 31 0, L_0x11f682c60;  1 drivers
L_0x1200782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f67a4b0_0 .net *"_ivl_37", 25 0, L_0x1200782e0;  1 drivers
L_0x120078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x11f67a560_0 .net/2u *"_ivl_38", 31 0, L_0x120078328;  1 drivers
v0x11f67a610_0 .net *"_ivl_40", 0 0, L_0x11f682db0;  1 drivers
v0x11f67a6b0_0 .net *"_ivl_42", 31 0, L_0x11f682e90;  1 drivers
L_0x120078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f67a760_0 .net *"_ivl_45", 25 0, L_0x120078370;  1 drivers
L_0x1200783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11f67a870_0 .net/2u *"_ivl_46", 31 0, L_0x1200783b8;  1 drivers
v0x11f67a920_0 .net *"_ivl_48", 0 0, L_0x11f683070;  1 drivers
v0x11f67a9c0_0 .net *"_ivl_52", 31 0, L_0x11f683240;  1 drivers
L_0x120078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f67aa70_0 .net *"_ivl_55", 25 0, L_0x120078400;  1 drivers
L_0x120078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f67ab20_0 .net/2u *"_ivl_56", 31 0, L_0x120078448;  1 drivers
v0x11f67abd0_0 .net *"_ivl_58", 0 0, L_0x11f6833b0;  1 drivers
v0x11f67ac70_0 .net *"_ivl_60", 31 0, L_0x11f683450;  1 drivers
L_0x120078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f67ad20_0 .net *"_ivl_63", 25 0, L_0x120078490;  1 drivers
L_0x1200784d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x11f67aeb0_0 .net/2u *"_ivl_64", 31 0, L_0x1200784d8;  1 drivers
v0x11f67af40_0 .net *"_ivl_66", 0 0, L_0x11f6836d0;  1 drivers
v0x11f67afe0_0 .net *"_ivl_68", 31 0, L_0x11f683770;  1 drivers
v0x11f67b090_0 .net *"_ivl_7", 4 0, L_0x11f681970;  1 drivers
L_0x120078520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f67b140_0 .net *"_ivl_71", 25 0, L_0x120078520;  1 drivers
L_0x120078568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x11f67b1f0_0 .net/2u *"_ivl_72", 31 0, L_0x120078568;  1 drivers
v0x11f67b2a0_0 .net *"_ivl_74", 0 0, L_0x11f6834f0;  1 drivers
v0x11f67b340_0 .net *"_ivl_77", 0 0, L_0x11f683940;  1 drivers
v0x11f67b3e0_0 .net *"_ivl_9", 4 0, L_0x11f681a10;  1 drivers
v0x11f67b490_0 .var "active", 0 0;
v0x11f67b530_0 .net "alu_control_out", 3 0, v0x11f675bd0_0;  1 drivers
v0x11f67b610_0 .net "alu_fcode", 5 0, L_0x11f6823b0;  1 drivers
v0x11f67b6a0_0 .net "alu_op", 1 0, L_0x11f680fe0;  1 drivers
v0x11f67b730_0 .net "alu_op1", 31 0, L_0x11f682490;  1 drivers
v0x11f67b7c0_0 .net "alu_op2", 31 0, L_0x11f6827d0;  1 drivers
v0x11f67b850_0 .net "alu_out", 31 0, v0x11f675780_0;  1 drivers
v0x11f67add0_0 .net "alu_src", 0 0, L_0x11f67f270;  1 drivers
v0x11f67bae0_0 .net "alu_z_flag", 0 0, L_0x11f682a00;  1 drivers
v0x11f67bb70_0 .net "branch", 0 0, L_0x11f6809e0;  1 drivers
v0x11f67bc20_0 .net "clk", 0 0, v0x11f67cfc0_0;  1 drivers
v0x11f67bcf0_0 .net "clk_enable", 0 0, v0x11f67d050_0;  1 drivers
v0x11f67bd80_0 .net "curr_addr", 31 0, v0x11f678b30_0;  1 drivers
v0x11f67be30_0 .net "curr_addr_p4", 31 0, L_0x11f682b20;  1 drivers
v0x11f67bec0_0 .net "data_address", 31 0, L_0x11f6828d0;  alias, 1 drivers
v0x11f67bf50_0 .var "data_read", 0 0;
v0x11f67bfe0_0 .net "data_readdata", 31 0, v0x11f67d240_0;  1 drivers
v0x11f67c080_0 .var "data_write", 0 0;
v0x11f67c120_0 .var "data_writedata", 31 0;
v0x11f67c1d0_0 .net "instr_address", 31 0, L_0x11f683b20;  alias, 1 drivers
v0x11f67c280_0 .net "instr_opcode", 5 0, L_0x11f67e5e0;  1 drivers
v0x11f67c340_0 .net "instr_readdata", 31 0, v0x11f67d560_0;  1 drivers
v0x11f67c3e0_0 .net "j_type", 0 0, L_0x11f683150;  1 drivers
v0x11f67c480_0 .net "jr_type", 0 0, L_0x11f683a30;  1 drivers
v0x11f67c520_0 .net "mem_read", 0 0, L_0x11f67feb0;  1 drivers
v0x11f67c5d0_0 .net "mem_to_reg", 0 0, L_0x11f67f510;  1 drivers
v0x11f67c680_0 .net "mem_write", 0 0, L_0x11f680450;  1 drivers
v0x11f67c730_0 .var "next_instr_addr", 31 0;
v0x11f67c7c0_0 .net "offset", 31 0, L_0x11f682730;  1 drivers
v0x11f67c860_0 .net "reg_a_read_data", 31 0, L_0x11f681fa0;  1 drivers
v0x11f67c920_0 .net "reg_a_read_index", 4 0, L_0x11f681850;  1 drivers
v0x11f67c9d0_0 .net "reg_b_read_data", 31 0, L_0x11f682250;  1 drivers
v0x11f67ca80_0 .net "reg_b_read_index", 4 0, L_0x11f681350;  1 drivers
v0x11f67cb30_0 .net "reg_dst", 0 0, L_0x11f67ede0;  1 drivers
v0x11f67cbe0_0 .net "reg_write", 0 0, L_0x11f67f940;  1 drivers
v0x11f67cc90_0 .net "reg_write_data", 31 0, L_0x11f681bd0;  1 drivers
v0x11f67cd40_0 .net "reg_write_enable", 0 0, L_0x11f681d30;  1 drivers
v0x11f67cdf0_0 .net "reg_write_index", 4 0, L_0x11f681ab0;  1 drivers
v0x11f67cea0_0 .net "register_v0", 31 0, L_0x11f682340;  alias, 1 drivers
v0x11f67b900_0 .net "reset", 0 0, v0x11f67d6c0_0;  1 drivers
E_0x11f6668c0/0 .event edge, v0x11f6780d0_0, v0x11f675870_0, v0x11f67be30_0, v0x11f67c7c0_0;
E_0x11f6668c0/1 .event edge, v0x11f67c3e0_0, v0x11f67c340_0, v0x11f67c480_0, v0x11f679670_0;
E_0x11f6668c0 .event/or E_0x11f6668c0/0, E_0x11f6668c0/1;
L_0x11f67e5e0 .part v0x11f67d560_0, 26, 6;
L_0x11f681850 .part v0x11f67d560_0, 21, 5;
L_0x11f681350 .part v0x11f67d560_0, 16, 5;
L_0x11f681970 .part v0x11f67d560_0, 11, 5;
L_0x11f681a10 .part v0x11f67d560_0, 16, 5;
L_0x11f681ab0 .functor MUXZ 5, L_0x11f681a10, L_0x11f681970, L_0x11f67ede0, C4<>;
L_0x11f681bd0 .functor MUXZ 32, v0x11f675780_0, v0x11f67d240_0, L_0x11f67f510, C4<>;
L_0x11f6823b0 .part v0x11f67d560_0, 0, 6;
L_0x11f682540 .part v0x11f67d560_0, 0, 16;
L_0x11f682730 .concat [ 16 16 0 0], L_0x11f682540, L_0x120078208;
L_0x11f6827d0 .functor MUXZ 32, L_0x11f682250, L_0x11f682730, L_0x11f67f270, C4<>;
L_0x11f682b20 .arith/sum 32, v0x11f678b30_0, L_0x120078298;
L_0x11f682c60 .concat [ 6 26 0 0], L_0x11f67e5e0, L_0x1200782e0;
L_0x11f682db0 .cmp/eq 32, L_0x11f682c60, L_0x120078328;
L_0x11f682e90 .concat [ 6 26 0 0], L_0x11f67e5e0, L_0x120078370;
L_0x11f683070 .cmp/eq 32, L_0x11f682e90, L_0x1200783b8;
L_0x11f683240 .concat [ 6 26 0 0], L_0x11f67e5e0, L_0x120078400;
L_0x11f6833b0 .cmp/eq 32, L_0x11f683240, L_0x120078448;
L_0x11f683450 .concat [ 6 26 0 0], L_0x11f6823b0, L_0x120078490;
L_0x11f6836d0 .cmp/eq 32, L_0x11f683450, L_0x1200784d8;
L_0x11f683770 .concat [ 6 26 0 0], L_0x11f6823b0, L_0x120078520;
L_0x11f6834f0 .cmp/eq 32, L_0x11f683770, L_0x120078568;
S_0x11f64bbf0 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x11f652120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x120078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f6132a0_0 .net/2u *"_ivl_0", 31 0, L_0x120078250;  1 drivers
v0x11f675560_0 .net "control", 3 0, v0x11f675bd0_0;  alias, 1 drivers
v0x11f675610_0 .net "op1", 31 0, L_0x11f682490;  alias, 1 drivers
v0x11f6756d0_0 .net "op2", 31 0, L_0x11f6827d0;  alias, 1 drivers
v0x11f675780_0 .var "result", 31 0;
v0x11f675870_0 .net "z_flag", 0 0, L_0x11f682a00;  alias, 1 drivers
E_0x11f6617d0 .event edge, v0x11f6756d0_0, v0x11f675610_0, v0x11f675560_0;
L_0x11f682a00 .cmp/eq 32, v0x11f675780_0, L_0x120078250;
S_0x11f675990 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x11f652120;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x11f675bd0_0 .var "alu_control_out", 3 0;
v0x11f675c90_0 .net "alu_fcode", 5 0, L_0x11f6823b0;  alias, 1 drivers
v0x11f675d30_0 .net "alu_opcode", 1 0, L_0x11f680fe0;  alias, 1 drivers
E_0x11f675ba0 .event edge, v0x11f675d30_0, v0x11f675c90_0;
S_0x11f675e40 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x11f652120;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x11f67ede0 .functor AND 1, L_0x11f67e830, L_0x11f67ed00, C4<1>, C4<1>;
L_0x11f67eff0 .functor AND 1, L_0x11f67ef10, L_0x11f67e950, C4<1>, C4<1>;
L_0x11f67f0a0 .functor AND 1, L_0x11f67eff0, L_0x11f67eab0, C4<1>, C4<1>;
L_0x11f67f270 .functor AND 1, L_0x11f67f0a0, L_0x11f67f190, C4<1>, C4<1>;
L_0x11f67f510 .functor AND 1, L_0x11f67f3a0, L_0x11f67e950, C4<1>, C4<1>;
L_0x11f67f600 .functor AND 1, L_0x11f67e830, L_0x11f67e950, C4<1>, C4<1>;
L_0x11f67f710 .functor AND 1, L_0x11f67f600, L_0x11f67f670, C4<1>, C4<1>;
L_0x11f67f940 .functor AND 1, L_0x11f67f710, L_0x11f67f840, C4<1>, C4<1>;
L_0x11f67fad0 .functor AND 1, L_0x11f67fa30, L_0x11f67e950, C4<1>, C4<1>;
L_0x11f67fd20 .functor AND 1, L_0x11f67fad0, L_0x11f67fb90, C4<1>, C4<1>;
L_0x11f67feb0 .functor AND 1, L_0x11f67fd20, L_0x11f67fd90, C4<1>, C4<1>;
L_0x11f67fcb0 .functor AND 1, L_0x11f680000, L_0x11f680120, C4<1>, C4<1>;
L_0x11f680200 .functor AND 1, L_0x11f67fcb0, L_0x11f67eab0, C4<1>, C4<1>;
L_0x11f680450 .functor AND 1, L_0x11f680200, L_0x11f680320, C4<1>, C4<1>;
L_0x11f67f580 .functor AND 1, L_0x11f6804c0, L_0x11f680660, C4<1>, C4<1>;
L_0x11f6802b0 .functor AND 1, L_0x11f67f580, L_0x11f6808a0, C4<1>, C4<1>;
L_0x11f6809e0 .functor AND 1, L_0x11f6802b0, L_0x11f67ebf0, C4<1>, C4<1>;
L_0x11f680c20 .functor AND 1, L_0x11f67e830, L_0x11f680ad0, C4<1>, C4<1>;
L_0x11f680d30 .functor AND 1, L_0x11f680c20, L_0x11f680c90, C4<1>, C4<1>;
L_0x11f6803c0 .functor AND 1, L_0x11f680d30, L_0x11f680e80, C4<1>, C4<1>;
L_0x11f680f20 .functor AND 1, L_0x11f6810c0, L_0x11f681230, C4<1>, C4<1>;
L_0x11f67fc30 .functor AND 1, L_0x11f680f20, L_0x11f680de0, C4<1>, C4<1>;
L_0x11f6815e0 .functor AND 1, L_0x11f67fc30, L_0x11f67ebf0, C4<1>, C4<1>;
v0x11f676140_0 .net *"_ivl_0", 31 0, L_0x11f67e700;  1 drivers
v0x11f6761f0_0 .net *"_ivl_102", 0 0, L_0x11f6810c0;  1 drivers
v0x11f676290_0 .net *"_ivl_104", 0 0, L_0x11f681230;  1 drivers
v0x11f676340_0 .net *"_ivl_106", 0 0, L_0x11f680f20;  1 drivers
v0x11f6763e0_0 .net *"_ivl_108", 0 0, L_0x11f680de0;  1 drivers
v0x11f6764c0_0 .net *"_ivl_110", 0 0, L_0x11f67fc30;  1 drivers
v0x11f676560_0 .net *"_ivl_112", 0 0, L_0x11f6815e0;  1 drivers
L_0x1200780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x11f676600_0 .net/2u *"_ivl_12", 5 0, L_0x1200780e8;  1 drivers
L_0x120078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x11f6766b0_0 .net/2u *"_ivl_16", 5 0, L_0x120078130;  1 drivers
v0x11f6767c0_0 .net *"_ivl_21", 0 0, L_0x11f67ed00;  1 drivers
v0x11f676860_0 .net *"_ivl_25", 0 0, L_0x11f67ef10;  1 drivers
v0x11f676900_0 .net *"_ivl_27", 0 0, L_0x11f67eff0;  1 drivers
v0x11f6769a0_0 .net *"_ivl_29", 0 0, L_0x11f67f0a0;  1 drivers
L_0x120078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f676a40_0 .net *"_ivl_3", 25 0, L_0x120078010;  1 drivers
v0x11f676af0_0 .net *"_ivl_31", 0 0, L_0x11f67f190;  1 drivers
v0x11f676b90_0 .net *"_ivl_35", 0 0, L_0x11f67f3a0;  1 drivers
v0x11f676c30_0 .net *"_ivl_39", 0 0, L_0x11f67f600;  1 drivers
L_0x120078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11f676dc0_0 .net/2u *"_ivl_4", 31 0, L_0x120078058;  1 drivers
v0x11f676e50_0 .net *"_ivl_41", 0 0, L_0x11f67f670;  1 drivers
v0x11f676ee0_0 .net *"_ivl_43", 0 0, L_0x11f67f710;  1 drivers
v0x11f676f80_0 .net *"_ivl_45", 0 0, L_0x11f67f840;  1 drivers
v0x11f677020_0 .net *"_ivl_49", 0 0, L_0x11f67fa30;  1 drivers
v0x11f6770c0_0 .net *"_ivl_51", 0 0, L_0x11f67fad0;  1 drivers
v0x11f677160_0 .net *"_ivl_53", 0 0, L_0x11f67fb90;  1 drivers
v0x11f677200_0 .net *"_ivl_55", 0 0, L_0x11f67fd20;  1 drivers
v0x11f6772a0_0 .net *"_ivl_57", 0 0, L_0x11f67fd90;  1 drivers
v0x11f677340_0 .net *"_ivl_61", 0 0, L_0x11f680000;  1 drivers
v0x11f6773e0_0 .net *"_ivl_63", 0 0, L_0x11f680120;  1 drivers
v0x11f677480_0 .net *"_ivl_65", 0 0, L_0x11f67fcb0;  1 drivers
v0x11f677520_0 .net *"_ivl_67", 0 0, L_0x11f680200;  1 drivers
v0x11f6775c0_0 .net *"_ivl_69", 0 0, L_0x11f680320;  1 drivers
v0x11f677660_0 .net *"_ivl_73", 0 0, L_0x11f6804c0;  1 drivers
v0x11f677700_0 .net *"_ivl_75", 0 0, L_0x11f680660;  1 drivers
v0x11f676cd0_0 .net *"_ivl_77", 0 0, L_0x11f67f580;  1 drivers
v0x11f677990_0 .net *"_ivl_79", 0 0, L_0x11f6808a0;  1 drivers
L_0x1200780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x11f677a20_0 .net/2u *"_ivl_8", 5 0, L_0x1200780a0;  1 drivers
v0x11f677ab0_0 .net *"_ivl_81", 0 0, L_0x11f6802b0;  1 drivers
v0x11f677b40_0 .net *"_ivl_87", 0 0, L_0x11f680ad0;  1 drivers
v0x11f677bd0_0 .net *"_ivl_89", 0 0, L_0x11f680c20;  1 drivers
v0x11f677c70_0 .net *"_ivl_91", 0 0, L_0x11f680c90;  1 drivers
v0x11f677d10_0 .net *"_ivl_93", 0 0, L_0x11f680d30;  1 drivers
v0x11f677db0_0 .net *"_ivl_95", 0 0, L_0x11f680e80;  1 drivers
v0x11f677e50_0 .net *"_ivl_97", 0 0, L_0x11f6803c0;  1 drivers
v0x11f677ef0_0 .net "alu_op", 1 0, L_0x11f680fe0;  alias, 1 drivers
v0x11f677fb0_0 .net "alu_src", 0 0, L_0x11f67f270;  alias, 1 drivers
v0x11f678040_0 .net "beq", 0 0, L_0x11f67ebf0;  1 drivers
v0x11f6780d0_0 .net "branch", 0 0, L_0x11f6809e0;  alias, 1 drivers
v0x11f678160_0 .net "instr_opcode", 5 0, L_0x11f67e5e0;  alias, 1 drivers
v0x11f6781f0_0 .var "jump", 0 0;
v0x11f678280_0 .net "lw", 0 0, L_0x11f67e950;  1 drivers
v0x11f678310_0 .net "mem_read", 0 0, L_0x11f67feb0;  alias, 1 drivers
v0x11f6783a0_0 .net "mem_to_reg", 0 0, L_0x11f67f510;  alias, 1 drivers
v0x11f678430_0 .net "mem_write", 0 0, L_0x11f680450;  alias, 1 drivers
v0x11f6784d0_0 .net "r_format", 0 0, L_0x11f67e830;  1 drivers
v0x11f678570_0 .net "reg_dst", 0 0, L_0x11f67ede0;  alias, 1 drivers
v0x11f678610_0 .net "reg_write", 0 0, L_0x11f67f940;  alias, 1 drivers
v0x11f6786b0_0 .net "sw", 0 0, L_0x11f67eab0;  1 drivers
L_0x11f67e700 .concat [ 6 26 0 0], L_0x11f67e5e0, L_0x120078010;
L_0x11f67e830 .cmp/eq 32, L_0x11f67e700, L_0x120078058;
L_0x11f67e950 .cmp/eq 6, L_0x11f67e5e0, L_0x1200780a0;
L_0x11f67eab0 .cmp/eq 6, L_0x11f67e5e0, L_0x1200780e8;
L_0x11f67ebf0 .cmp/eq 6, L_0x11f67e5e0, L_0x120078130;
L_0x11f67ed00 .reduce/nor L_0x11f67e950;
L_0x11f67ef10 .reduce/nor L_0x11f67e830;
L_0x11f67f190 .reduce/nor L_0x11f67ebf0;
L_0x11f67f3a0 .reduce/nor L_0x11f67e830;
L_0x11f67f670 .reduce/nor L_0x11f67eab0;
L_0x11f67f840 .reduce/nor L_0x11f67ebf0;
L_0x11f67fa30 .reduce/nor L_0x11f67e830;
L_0x11f67fb90 .reduce/nor L_0x11f67eab0;
L_0x11f67fd90 .reduce/nor L_0x11f67ebf0;
L_0x11f680000 .reduce/nor L_0x11f67e830;
L_0x11f680120 .reduce/nor L_0x11f67e950;
L_0x11f680320 .reduce/nor L_0x11f67ebf0;
L_0x11f6804c0 .reduce/nor L_0x11f67e830;
L_0x11f680660 .reduce/nor L_0x11f67e950;
L_0x11f6808a0 .reduce/nor L_0x11f67eab0;
L_0x11f680ad0 .reduce/nor L_0x11f67e950;
L_0x11f680c90 .reduce/nor L_0x11f67eab0;
L_0x11f680e80 .reduce/nor L_0x11f67ebf0;
L_0x11f680fe0 .concat8 [ 1 1 0 0], L_0x11f6815e0, L_0x11f6803c0;
L_0x11f6810c0 .reduce/nor L_0x11f67e830;
L_0x11f681230 .reduce/nor L_0x11f67e950;
L_0x11f680de0 .reduce/nor L_0x11f67eab0;
S_0x11f678840 .scope module, "cpu_pc" "pc" 4 139, 8 1 0, S_0x11f652120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x11f678a80_0 .net "clk", 0 0, v0x11f67cfc0_0;  alias, 1 drivers
v0x11f678b30_0 .var "curr_addr", 31 0;
v0x11f678be0_0 .net "next_addr", 31 0, v0x11f67c730_0;  1 drivers
v0x11f678ca0_0 .net "reset", 0 0, v0x11f67d6c0_0;  alias, 1 drivers
E_0x11f678a30 .event posedge, v0x11f678a80_0;
S_0x11f678da0 .scope module, "register" "regfile" 4 65, 9 1 0, S_0x11f652120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x11f681fa0 .functor BUFZ 32, L_0x11f681de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11f682250 .functor BUFZ 32, L_0x11f682090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f679a60_1 .array/port v0x11f679a60, 1;
L_0x11f682340 .functor BUFZ 32, v0x11f679a60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f679110_0 .net *"_ivl_0", 31 0, L_0x11f681de0;  1 drivers
v0x11f6791b0_0 .net *"_ivl_10", 6 0, L_0x11f682130;  1 drivers
L_0x1200781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f679250_0 .net *"_ivl_13", 1 0, L_0x1200781c0;  1 drivers
v0x11f679300_0 .net *"_ivl_2", 6 0, L_0x11f681e80;  1 drivers
L_0x120078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f6793b0_0 .net *"_ivl_5", 1 0, L_0x120078178;  1 drivers
v0x11f6794a0_0 .net *"_ivl_8", 31 0, L_0x11f682090;  1 drivers
v0x11f679550_0 .net "r_clk", 0 0, v0x11f67cfc0_0;  alias, 1 drivers
v0x11f6795e0_0 .net "r_clk_enable", 0 0, v0x11f67d050_0;  alias, 1 drivers
v0x11f679670_0 .net "read_data1", 31 0, L_0x11f681fa0;  alias, 1 drivers
v0x11f6797a0_0 .net "read_data2", 31 0, L_0x11f682250;  alias, 1 drivers
v0x11f679850_0 .net "read_reg1", 4 0, L_0x11f681850;  alias, 1 drivers
v0x11f679900_0 .net "read_reg2", 4 0, L_0x11f681350;  alias, 1 drivers
v0x11f6799b0_0 .net "register_v0", 31 0, L_0x11f682340;  alias, 1 drivers
v0x11f679a60 .array "registers", 0 31, 31 0;
v0x11f679e00_0 .net "reset", 0 0, v0x11f67d6c0_0;  alias, 1 drivers
v0x11f679eb0_0 .net "write_control", 0 0, L_0x11f681d30;  alias, 1 drivers
v0x11f679f40_0 .net "write_data", 31 0, L_0x11f681bd0;  alias, 1 drivers
v0x11f67a0d0_0 .net "write_reg", 4 0, L_0x11f681ab0;  alias, 1 drivers
L_0x11f681de0 .array/port v0x11f679a60, L_0x11f681e80;
L_0x11f681e80 .concat [ 5 2 0 0], L_0x11f681850, L_0x120078178;
L_0x11f682090 .array/port v0x11f679a60, L_0x11f682130;
L_0x11f682130 .concat [ 5 2 0 0], L_0x11f681350, L_0x1200781c0;
S_0x11f6666f0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x11f683cb0 .functor BUFZ 32, L_0x11f683c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f67d780_0 .net *"_ivl_0", 31 0, L_0x11f683c10;  1 drivers
o0x120042560 .functor BUFZ 1, C4<z>; HiZ drive
v0x11f67d810_0 .net "clk", 0 0, o0x120042560;  0 drivers
o0x120042590 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11f67d8b0_0 .net "data_address", 31 0, o0x120042590;  0 drivers
o0x1200425c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11f67d950_0 .net "data_read", 0 0, o0x1200425c0;  0 drivers
v0x11f67d9f0_0 .net "data_readdata", 31 0, L_0x11f683cb0;  1 drivers
o0x120042620 .functor BUFZ 1, C4<z>; HiZ drive
v0x11f67dae0_0 .net "data_write", 0 0, o0x120042620;  0 drivers
o0x120042650 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11f67db80_0 .net "data_writedata", 31 0, o0x120042650;  0 drivers
v0x11f67dc30_0 .var/i "i", 31 0;
v0x11f67dce0 .array "ram", 0 65535, 31 0;
E_0x11f67d750 .event posedge, v0x11f67d810_0;
L_0x11f683c10 .array/port v0x11f67dce0, o0x120042590;
S_0x11f663600 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x11f643200 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x11f684020 .functor BUFZ 32, L_0x11f683d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11f67e0c0_0 .net *"_ivl_0", 31 0, L_0x11f683d60;  1 drivers
v0x11f67e180_0 .net *"_ivl_3", 29 0, L_0x11f683e00;  1 drivers
v0x11f67e220_0 .net *"_ivl_4", 31 0, L_0x11f683ea0;  1 drivers
L_0x1200785b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f67e2c0_0 .net *"_ivl_7", 1 0, L_0x1200785b0;  1 drivers
o0x1200428c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11f67e370_0 .net "instr_address", 31 0, o0x1200428c0;  0 drivers
v0x11f67e460_0 .net "instr_readdata", 31 0, L_0x11f684020;  1 drivers
v0x11f67e510 .array "memory1", 0 1073741823, 31 0;
L_0x11f683d60 .array/port v0x11f67e510, L_0x11f683ea0;
L_0x11f683e00 .part o0x1200428c0, 0, 30;
L_0x11f683ea0 .concat [ 30 2 0 0], L_0x11f683e00, L_0x1200785b0;
S_0x11f67de70 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x11f663600;
 .timescale 0 0;
v0x11f67e030_0 .var/i "i", 31 0;
    .scope S_0x11f678da0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f679a60, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x11f678da0;
T_1 ;
    %wait E_0x11f678a30;
    %load/vec4 v0x11f679e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x11f6795e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x11f679eb0_0;
    %load/vec4 v0x11f67a0d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x11f679f40_0;
    %load/vec4 v0x11f67a0d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f679a60, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11f675990;
T_2 ;
    %wait E_0x11f675ba0;
    %load/vec4 v0x11f675d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11f675bd0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x11f675d30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11f675bd0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x11f675d30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x11f675c90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11f675bd0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x11f675bd0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11f675bd0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x11f675bd0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x11f675bd0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x11f64bbf0;
T_3 ;
    %wait E_0x11f6617d0;
    %load/vec4 v0x11f675560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11f675780_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x11f675610_0;
    %load/vec4 v0x11f6756d0_0;
    %and;
    %assign/vec4 v0x11f675780_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x11f675610_0;
    %load/vec4 v0x11f6756d0_0;
    %or;
    %assign/vec4 v0x11f675780_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x11f675610_0;
    %load/vec4 v0x11f6756d0_0;
    %add;
    %assign/vec4 v0x11f675780_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x11f675610_0;
    %load/vec4 v0x11f6756d0_0;
    %sub;
    %assign/vec4 v0x11f675780_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x11f675610_0;
    %load/vec4 v0x11f6756d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x11f675780_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x11f675610_0;
    %load/vec4 v0x11f6756d0_0;
    %or;
    %inv;
    %assign/vec4 v0x11f675780_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x11f678840;
T_4 ;
    %wait E_0x11f678a30;
    %load/vec4 v0x11f678ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x11f678b30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11f678be0_0;
    %assign/vec4 v0x11f678b30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11f652120;
T_5 ;
    %wait E_0x11f6668c0;
    %load/vec4 v0x11f67bb70_0;
    %load/vec4 v0x11f67bae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x11f67be30_0;
    %load/vec4 v0x11f67c7c0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x11f67c730_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x11f67c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x11f67be30_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x11f67c340_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x11f67c730_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x11f67c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x11f67c860_0;
    %store/vec4 v0x11f67c730_0, 0, 32;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11f650190;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f67cfc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x11f67cfc0_0;
    %inv;
    %store/vec4 v0x11f67cfc0_0, 0, 1;
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x11f650190;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f67d6c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11f67d6c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11f67d6c0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x11f67d430_0;
    %cmpi/e 3217031168, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000010, "wrong instr addr" {0 0 0};
T_7.1 ;
    %delay 1, 0;
    %vpi_call/w 3 57 "$display", v0x11f67d430_0 {0 0 0};
    %vpi_call/w 3 58 "$display", v0x11f67d5f0_0 {0 0 0};
    %vpi_call/w 3 60 "$display", "succ" {0 0 0};
    %vpi_call/w 3 61 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x11f6666f0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f67dc30_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x11f67dc30_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x11f67dc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f67dce0, 0, 4;
    %load/vec4 v0x11f67dc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11f67dc30_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x11f6666f0;
T_9 ;
    %wait E_0x11f67d750;
    %load/vec4 v0x11f67dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x11f67db80_0;
    %ix/getv 3, v0x11f67d8b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11f67dce0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x11f663600;
T_10 ;
    %fork t_1, S_0x11f67de70;
    %jmp t_0;
    .scope S_0x11f67de70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11f67e030_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x11f67e030_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x11f67e030_0;
    %store/vec4a v0x11f67e510, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11f67e030_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x11f67e030_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f67e510, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f67e510, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11f67e510, 4, 0;
    %end;
    .scope S_0x11f663600;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
