

================================================================
== Vivado HLS Report for 'Blowfish_Encrypt'
================================================================
* Date:           Fri Dec 13 14:33:49 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42| 0.420 us | 0.420 us |   42|   42|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_feistel_fu_481  |feistel  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ENCRYPT_FEISTEL  |       33|       33|         4|          2|          1|    16|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    256|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       2|    114|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    334|    -|
|Register         |        -|      -|     282|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     284|    704|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+---+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF| LUT | URAM|
    +--------------------+---------+---------+-------+---+-----+-----+
    |grp_feistel_fu_481  |feistel  |        0|      0|  2|  114|    0|
    +--------------------+---------+---------+-------+---+-----+-----+
    |Total               |         |        0|      0|  2|  114|    0|
    +--------------------+---------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_518_p2           |     +    |      0|  0|  15|           5|           1|
    |ap_condition_398      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_613      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln76_fu_512_p2   |   icmp   |      0|  0|  11|           5|           6|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    |grp_feistel_fu_481_x  |    xor   |      0|  0|  32|          32|          32|
    |left_fu_591_p2        |    xor   |      0|  0|  32|          32|          32|
    |right_5_fu_557_p2     |    xor   |      0|  0|  32|          32|          32|
    |right_fu_531_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln244_fu_680_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln248_fu_670_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln82_1_fu_562_p2  |    xor   |      0|  0|  16|          16|          16|
    |xor_ln82_2_fu_568_p2  |    xor   |      0|  0|  24|          24|          24|
    |xor_ln83_1_fu_596_p2  |    xor   |      0|  0|  16|          16|          16|
    |xor_ln83_2_fu_602_p2  |    xor   |      0|  0|  24|          24|          24|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 256|         237|         235|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_436_p4           |   9|          2|    5|         10|
    |ap_phi_mux_right_4_phi_fu_425_p4       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_phi_ln77_reg_444  |  65|         16|   32|        512|
    |ciphertext_address0                    |  27|          5|    3|         15|
    |ciphertext_address1                    |  27|          5|    3|         15|
    |ciphertext_d0                          |  27|          5|    8|         40|
    |ciphertext_d1                          |  27|          5|    8|         40|
    |i_0_reg_432                            |   9|          2|    5|         10|
    |left_4_reg_412                         |   9|          2|   32|         64|
    |plaintext_address0                     |  27|          5|    3|         15|
    |plaintext_address1                     |  27|          5|    3|         15|
    |right_4_reg_422                        |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 334|         70|  168|        878|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_phi_ln77_reg_444  |  32|   0|   32|          0|
    |grp_feistel_fu_481_ap_start_reg        |   1|   0|    1|          0|
    |i_0_reg_432                            |   5|   0|    5|          0|
    |i_reg_866                              |   5|   0|    5|          0|
    |icmp_ln76_reg_862                      |   1|   0|    1|          0|
    |icmp_ln76_reg_862_pp0_iter1_reg        |   1|   0|    1|          0|
    |left_4_reg_412                         |  32|   0|   32|          0|
    |left_7_reg_871                         |  32|   0|   32|          0|
    |plaintext_load_1_reg_701               |   8|   0|    8|          0|
    |plaintext_load_2_reg_716               |   8|   0|    8|          0|
    |plaintext_load_3_reg_721               |   8|   0|    8|          0|
    |plaintext_load_4_reg_736               |   8|   0|    8|          0|
    |plaintext_load_5_reg_741               |   8|   0|    8|          0|
    |plaintext_load_reg_696                 |   8|   0|    8|          0|
    |right_4_reg_422                        |  32|   0|   32|          0|
    |tmp_10_reg_877                         |  32|   0|   32|          0|
    |trunc_ln2_reg_892                      |   8|   0|    8|          0|
    |trunc_ln3_reg_897                      |   8|   0|    8|          0|
    |trunc_ln4_reg_902                      |   8|   0|    8|          0|
    |trunc_ln5_reg_907                      |   8|   0|    8|          0|
    |trunc_ln83_reg_887                     |   8|   0|    8|          0|
    |xor_ln248_reg_912                      |   8|   0|    8|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 282|   0|  282|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|ap_done              | out |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Blowfish_Encrypt | return value |
|plaintext_address0   | out |    3|  ap_memory |     plaintext    |     array    |
|plaintext_ce0        | out |    1|  ap_memory |     plaintext    |     array    |
|plaintext_q0         |  in |    8|  ap_memory |     plaintext    |     array    |
|plaintext_address1   | out |    3|  ap_memory |     plaintext    |     array    |
|plaintext_ce1        | out |    1|  ap_memory |     plaintext    |     array    |
|plaintext_q1         |  in |    8|  ap_memory |     plaintext    |     array    |
|ciphertext_address0  | out |    3|  ap_memory |    ciphertext    |     array    |
|ciphertext_ce0       | out |    1|  ap_memory |    ciphertext    |     array    |
|ciphertext_we0       | out |    1|  ap_memory |    ciphertext    |     array    |
|ciphertext_d0        | out |    8|  ap_memory |    ciphertext    |     array    |
|ciphertext_address1  | out |    3|  ap_memory |    ciphertext    |     array    |
|ciphertext_ce1       | out |    1|  ap_memory |    ciphertext    |     array    |
|ciphertext_we1       | out |    1|  ap_memory |    ciphertext    |     array    |
|ciphertext_d1        | out |    8|  ap_memory |    ciphertext    |     array    |
|P_0_read             |  in |   32|   ap_none  |     P_0_read     |    scalar    |
|P_1_read             |  in |   32|   ap_none  |     P_1_read     |    scalar    |
|P_2_read             |  in |   32|   ap_none  |     P_2_read     |    scalar    |
|P_3_read             |  in |   32|   ap_none  |     P_3_read     |    scalar    |
|P_4_read             |  in |   32|   ap_none  |     P_4_read     |    scalar    |
|P_5_read             |  in |   32|   ap_none  |     P_5_read     |    scalar    |
|P_6_read             |  in |   32|   ap_none  |     P_6_read     |    scalar    |
|P_7_read             |  in |   32|   ap_none  |     P_7_read     |    scalar    |
|P_8_read             |  in |   32|   ap_none  |     P_8_read     |    scalar    |
|P_9_read             |  in |   32|   ap_none  |     P_9_read     |    scalar    |
|P_10_read            |  in |   32|   ap_none  |     P_10_read    |    scalar    |
|P_11_read            |  in |   32|   ap_none  |     P_11_read    |    scalar    |
|P_12_read            |  in |   32|   ap_none  |     P_12_read    |    scalar    |
|P_13_read            |  in |   32|   ap_none  |     P_13_read    |    scalar    |
|P_14_read            |  in |   32|   ap_none  |     P_14_read    |    scalar    |
|P_15_read            |  in |   32|   ap_none  |     P_15_read    |    scalar    |
|P_16_read            |  in |   32|   ap_none  |     P_16_read    |    scalar    |
|P_17_read            |  in |   32|   ap_none  |     P_17_read    |    scalar    |
|S_0_address0         | out |    8|  ap_memory |        S_0       |     array    |
|S_0_ce0              | out |    1|  ap_memory |        S_0       |     array    |
|S_0_q0               |  in |   32|  ap_memory |        S_0       |     array    |
|S_1_address0         | out |    8|  ap_memory |        S_1       |     array    |
|S_1_ce0              | out |    1|  ap_memory |        S_1       |     array    |
|S_1_q0               |  in |   32|  ap_memory |        S_1       |     array    |
|S_2_address0         | out |    8|  ap_memory |        S_2       |     array    |
|S_2_ce0              | out |    1|  ap_memory |        S_2       |     array    |
|S_2_q0               |  in |   32|  ap_memory |        S_2       |     array    |
|S_3_address0         | out |    8|  ap_memory |        S_3       |     array    |
|S_3_ce0              | out |    1|  ap_memory |        S_3       |     array    |
|S_3_q0               |  in |   32|  ap_memory |        S_3       |     array    |
+---------------------+-----+-----+------------+------------------+--------------+

