/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551dc)
 * 
 * On Sat Feb 17 16:30:54 IST 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkSimpleCPU.h"


/* Constructor */
MOD_mkSimpleCPU::MOD_mkSimpleCPU(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_data1(simHdl, "data1", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_data2(simHdl, "data2", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_register_name(simHdl, "register_name", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_result(simHdl, "result", this, 8u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 4u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkSimpleCPU::init_symbols_0()
{
  init_symbol(&symbols[0u], "data1", SYM_MODULE, &INST_data1);
  init_symbol(&symbols[1u], "data2", SYM_MODULE, &INST_data2);
  init_symbol(&symbols[2u], "register_name", SYM_MODULE, &INST_register_name);
  init_symbol(&symbols[3u], "result", SYM_MODULE, &INST_result);
}


/* Rule actions */


/* Methods */


/* Reset routines */

void MOD_mkSimpleCPU::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_result.reset_RST(ARG_rst_in);
  INST_register_name.reset_RST(ARG_rst_in);
  INST_data2.reset_RST(ARG_rst_in);
  INST_data1.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkSimpleCPU::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkSimpleCPU::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_data1.dump_state(indent + 2u);
  INST_data2.dump_state(indent + 2u);
  INST_register_name.dump_state(indent + 2u);
  INST_result.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkSimpleCPU::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 5u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  num = INST_data1.dump_VCD_defs(num);
  num = INST_data2.dump_VCD_defs(num);
  num = INST_register_name.dump_VCD_defs(num);
  num = INST_result.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkSimpleCPU::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkSimpleCPU &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkSimpleCPU::vcd_defs(tVCDDumpType dt, MOD_mkSimpleCPU &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
    }
}

void MOD_mkSimpleCPU::vcd_prims(tVCDDumpType dt, MOD_mkSimpleCPU &backing)
{
  INST_data1.dump_VCD(dt, backing.INST_data1);
  INST_data2.dump_VCD(dt, backing.INST_data2);
  INST_register_name.dump_VCD(dt, backing.INST_register_name);
  INST_result.dump_VCD(dt, backing.INST_result);
}
