# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Master_TB_func_impl.v" \

sv xil_defaultlib  \
"../../../../../FPGA_1.srcs/sim_1/new/Master_TB.sv" \

# Do not sort compile order
nosort
