{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706127721451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706127721451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 12:22:01 2024 " "Processing started: Wed Jan 24 12:22:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706127721451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706127721451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off partII -c partII " "Command: quartus_map --read_settings_files=on --write_settings_files=off partII -c partII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706127721451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706127722566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706127722566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tao wang/desktop/eec180/lab2/hdl/mymultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tao wang/desktop/eec180/lab2/hdl/mymultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 myMultiplier " "Found entity 1: myMultiplier" {  } { { "../../hdl/myMultiplier.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/myMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706127734188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706127734188 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult4 ../../hdl/mult4.v " "Entity \"mult4\" obtained from \"../../hdl/mult4.v\" instead of from Quartus Prime megafunction library" {  } { { "../../hdl/mult4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/mult4.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1706127734188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tao wang/desktop/eec180/lab2/hdl/mult4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tao wang/desktop/eec180/lab2/hdl/mult4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult4 " "Found entity 1: mult4" {  } { { "../../hdl/mult4.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/mult4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706127734188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706127734188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tao wang/desktop/eec180/lab2/hdl/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tao wang/desktop/eec180/lab2/hdl/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../../hdl/mult.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706127734188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706127734188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tao wang/desktop/eec180/lab2/hdl/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tao wang/desktop/eec180/lab2/hdl/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../hdl/decoder.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706127734203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706127734203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a mult.v(9) " "Verilog HDL Implicit Net warning at mult.v(9): created implicit net for \"a\"" {  } { { "../../hdl/mult.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/mult.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127734203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b mult.v(10) " "Verilog HDL Implicit Net warning at mult.v(10): created implicit net for \"b\"" {  } { { "../../hdl/mult.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/mult.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127734203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 mult.v(13) " "Verilog HDL Implicit Net warning at mult.v(13): created implicit net for \"w1\"" {  } { { "../../hdl/mult.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/mult.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127734203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 mult.v(14) " "Verilog HDL Implicit Net warning at mult.v(14): created implicit net for \"w2\"" {  } { { "../../hdl/mult.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/mult.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127734203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 mult.v(15) " "Verilog HDL Implicit Net warning at mult.v(15): created implicit net for \"w3\"" {  } { { "../../hdl/mult.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/mult.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127734203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 mult.v(16) " "Verilog HDL Implicit Net warning at mult.v(16): created implicit net for \"w4\"" {  } { { "../../hdl/mult.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/mult.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127734203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 mult.v(20) " "Verilog HDL Implicit Net warning at mult.v(20): created implicit net for \"w5\"" {  } { { "../../hdl/mult.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/mult.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127734203 ""}
{ "Warning" "WSGN_SEARCH_FILE" "partii.v 1 1 " "Using design file partii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 partII " "Found entity 1: partII" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706127734349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1706127734349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "partII " "Elaborating entity \"partII\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706127734363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMultiplier myMultiplier:mult1 " "Elaborating entity \"myMultiplier\" for hierarchy \"myMultiplier:mult1\"" {  } { { "partii.v" "mult1" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127734403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult4 myMultiplier:mult1\|mult4:a1 " "Elaborating entity \"mult4\" for hierarchy \"myMultiplier:mult1\|mult4:a1\"" {  } { { "../../hdl/myMultiplier.v" "a1" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/myMultiplier.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127734444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult myMultiplier:mult1\|mult4:a1\|mult:m1 " "Elaborating entity \"mult\" for hierarchy \"myMultiplier:mult1\|mult4:a1\|mult:m1\"" {  } { { "../../hdl/mult4.v" "m1" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/hdl/mult4.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127734490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder1\"" {  } { { "partii.v" "decoder1" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127734521 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706127735510 "|partII|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706127735510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706127735592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706127736917 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706127736917 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706127737284 "|partII|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "partii.v" "" { Text "C:/Users/Tao Wang/Desktop/EEC180/lab2/synthesis/partII/partii.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706127737284 "|partII|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706127737284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706127737294 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706127737294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706127737294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706127737294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706127737318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 12:22:17 2024 " "Processing ended: Wed Jan 24 12:22:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706127737318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706127737318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706127737318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706127737318 ""}
