// Seed: 1854233877
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  id_6 :
  assert property (@(posedge 1) 1)
  else $display(id_6, 1'b0);
  wire id_7;
  assign id_4 = id_5;
  assign module_1.id_5 = 0;
  wire id_8 = id_1;
  wire id_9 = id_4;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  id_7(
      .id_0(1)
  );
endmodule
