
module uart_refr(


	input 		clk,
	input		interrupt,
	input 		reset,
	input	reg[7:0]received_data  );

reg [7:0] expected_data [6:0];
//reg [7:0] received_data;
integer i=0;
always @(posedge clk)
	begin
		wait(interrupt);
		if(reset == 1)
		begin
		repeat(3) @(posedge clk);
	        if (expected_data[i] == received_data )
		begin
		 $display("PASS:::DATA MATCH ....EXPECTED_DATA = %h ...RECIEVED_DATA = %h ",expected_data[i],received_data);
		end
	        else
		begin
		 $display("FAIL:::DATA MISMATCH ....EXPECTED_DATA = %h ...RECIEVED_DATA = %h ",expected_data[i],received_data);
		end
		end
		i= i + 1;	
	end

	initial  begin
		repeat(150)@(posedge clk);
		 $finish;
	end

endmodule // uart_refr

   