{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697522971052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697522971053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 00:09:30 2023 " "Processing started: Tue Oct 17 00:09:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697522971053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697522971053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697522971053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697522971449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697522971450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colocarbombas_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file colocarbombas_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colocarBombas_tb " "Found entity 1: colocarBombas_tb" {  } { { "colocarBombas_tb.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/colocarBombas_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moverse_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file moverse_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moverse_tb " "Found entity 1: moverse_tb" {  } { { "moverse_tb.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/moverse_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "revisar_bomba.sv 1 1 " "Found 1 design units, including 1 entities, in source file revisar_bomba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 revisar_bomba " "Found entity 1: revisar_bomba" {  } { { "revisar_bomba.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/revisar_bomba.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moverse.sv 1 1 " "Found 1 design units, including 1 entities, in source file moverse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moverse " "Found entity 1: moverse" {  } { { "moverse.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/moverse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm1.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM1 " "Found entity 1: FSM1" {  } { { "FSM1.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/FSM1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm2.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM2 " "Found entity 1: FSM2" {  } { { "FSM2.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/FSM2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colocarBombas.sv(20) " "Verilog HDL information at colocarBombas.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "colocarBombas.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/colocarBombas.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1697522980111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colocarbombas.sv 1 1 " "Found 1 design units, including 1 entities, in source file colocarbombas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colocarBombas " "Found entity 1: colocarBombas" {  } { { "colocarBombas.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/colocarBombas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameLogic " "Found entity 1: gameLogic" {  } { { "gameLogic.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/gameLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980117 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contarBombas.sv(10) " "Verilog HDL information at contarBombas.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "contarBombas.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/contarBombas.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1697522980119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contarbombas.sv 1 1 " "Found 1 design units, including 1 entities, in source file contarbombas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contarBombas " "Found entity 1: contarBombas" {  } { { "contarBombas.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/contarBombas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contarbombas_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file contarbombas_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contarBombas_tb " "Found entity 1: contarBombas_tb" {  } { { "contarBombas_tb.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/contarBombas_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697522980122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697522980122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "next FSM1.sv(24) " "Verilog HDL Implicit Net warning at FSM1.sv(24): created implicit net for \"next\"" {  } { { "FSM1.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/FSM1.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697522980122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bomba FSM1.sv(25) " "Verilog HDL Implicit Net warning at FSM1.sv(25): created implicit net for \"bomba\"" {  } { { "FSM1.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/FSM1.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697522980122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "revisar_siguiente FSM1.sv(26) " "Verilog HDL Implicit Net warning at FSM1.sv(26): created implicit net for \"revisar_siguiente\"" {  } { { "FSM1.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/FSM1.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697522980122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "incremento FSM1.sv(27) " "Verilog HDL Implicit Net warning at FSM1.sv(27): created implicit net for \"incremento\"" {  } { { "FSM1.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/FSM1.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697522980123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ultima_casilla FSM1.sv(28) " "Verilog HDL Implicit Net warning at FSM1.sv(28): created implicit net for \"ultima_casilla\"" {  } { { "FSM1.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/FSM1.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697522980123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mover FSM2.sv(25) " "Verilog HDL Implicit Net warning at FSM2.sv(25): created implicit net for \"mover\"" {  } { { "FSM2.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/FSM2.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697522980123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bandera FSM2.sv(26) " "Verilog HDL Implicit Net warning at FSM2.sv(26): created implicit net for \"bandera\"" {  } { { "FSM2.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/FSM2.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697522980123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_over FSM2.sv(27) " "Verilog HDL Implicit Net warning at FSM2.sv(27): created implicit net for \"game_over\"" {  } { { "FSM2.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/FSM2.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697522980123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "limpia FSM2.sv(28) " "Verilog HDL Implicit Net warning at FSM2.sv(28): created implicit net for \"limpia\"" {  } { { "FSM2.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/FSM2.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697522980123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "colocarBombas " "Elaborating entity \"colocarBombas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697522980170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 colocarBombas.sv(35) " "Verilog HDL assignment warning at colocarBombas.sv(35): truncated value with size 32 to match size of target (6)" {  } { { "colocarBombas.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/colocarBombas.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1697522980172 "|colocarBombas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 colocarBombas.sv(39) " "Verilog HDL assignment warning at colocarBombas.sv(39): truncated value with size 32 to match size of target (3)" {  } { { "colocarBombas.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/colocarBombas.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1697522980173 "|colocarBombas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 colocarBombas.sv(48) " "Verilog HDL assignment warning at colocarBombas.sv(48): truncated value with size 32 to match size of target (3)" {  } { { "colocarBombas.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/colocarBombas.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1697522980173 "|colocarBombas"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizBombastic " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizBombastic\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1697522980173 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizBombastic " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizBombastic\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1697522980173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:ram " "Elaborating entity \"random\" for hierarchy \"random:ram\"" {  } { { "colocarBombas.sv" "ram" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/colocarBombas.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697522980174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count random.sv(9) " "Verilog HDL or VHDL warning at random.sv(9): object \"count\" assigned a value but never read" {  } { { "random.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/random.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1697522980174 "|colocarBombas|random:ram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_next random.sv(9) " "Verilog HDL or VHDL warning at random.sv(9): object \"count_next\" assigned a value but never read" {  } { { "random.sv" "" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/random.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1697522980174 "|colocarBombas|random:ram"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/output_files/buscaminas.map.smsg " "Generated suppressed messages file C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/output_files/buscaminas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1697522980275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697522980290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 00:09:40 2023 " "Processing ended: Tue Oct 17 00:09:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697522980290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697522980290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697522980290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697522980290 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 15 s " "Quartus Prime Flow was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697522980879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697522981383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697522981383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 00:09:41 2023 " "Processing started: Tue Oct 17 00:09:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697522981383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1697522981383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim buscaminas buscaminas " "Command: quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim buscaminas buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1697522981383 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim buscaminas buscaminas " "Quartus(args): --rtl_sim buscaminas buscaminas" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1697522981383 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1697522981581 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1697522981676 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1697522981678 ""}
{ "Warning" "0" "" "Warning: File buscaminas_run_msim_rtl_verilog.do already exists - backing up current file as buscaminas_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File buscaminas_run_msim_rtl_verilog.do already exists - backing up current file as buscaminas_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1697522981744 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/simulation/modelsim/buscaminas_run_msim_rtl_verilog.do" {  } { { "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/simulation/modelsim/buscaminas_run_msim_rtl_verilog.do" "0" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/simulation/modelsim/buscaminas_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/simulation/modelsim/buscaminas_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1697522981760 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1697522981761 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1697522981766 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1697522981766 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/buscaminas_nativelink_simulation.rpt" {  } { { "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/buscaminas_nativelink_simulation.rpt" "0" { Text "C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/buscaminas_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/joedu/OneDrive/Escritorio/TallerDisennoDigital/buscaminas_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1697522981766 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1697522981767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697522981767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 00:09:41 2023 " "Processing ended: Tue Oct 17 00:09:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697522981767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697522981767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697522981767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1697522981767 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 16 s " "Quartus Prime Flow was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1697523037168 ""}
