ARM GAS  C:\usertemp\ccxcJXOh.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"gpio.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/gpio.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_GPIO_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB333:
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/gpio.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/gpio.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                             www.st.com/SLA0044
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  31:Core/Src/gpio.c **** 
ARM GAS  C:\usertemp\ccxcJXOh.s 			page 2


  32:Core/Src/gpio.c **** /* USER CODE END 1 */
  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins
  35:Core/Src/gpio.c ****      PC14-OSC32_IN (OSC32_IN)   ------> RCC_OSC32_IN
  36:Core/Src/gpio.c ****      PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
  37:Core/Src/gpio.c ****      PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
  38:Core/Src/gpio.c ****      PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
  39:Core/Src/gpio.c ****      PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
  40:Core/Src/gpio.c ****      PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  28              		.loc 1 43 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8FB0     		sub	sp, sp, #60
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 96
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 45 3 view .LVU1
  48              		.loc 1 45 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0994     		str	r4, [sp, #36]
  51 000a 0A94     		str	r4, [sp, #40]
  52 000c 0B94     		str	r4, [sp, #44]
  53 000e 0C94     		str	r4, [sp, #48]
  54 0010 0D94     		str	r4, [sp, #52]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 48 3 is_stmt 1 view .LVU3
  56              	.LBB2:
  57              		.loc 1 48 3 view .LVU4
  58              		.loc 1 48 3 view .LVU5
  59 0012 774B     		ldr	r3, .L3
  60 0014 D3F8E020 		ldr	r2, [r3, #224]
  61 0018 42F01002 		orr	r2, r2, #16
  62 001c C3F8E020 		str	r2, [r3, #224]
  63              		.loc 1 48 3 view .LVU6
  64 0020 D3F8E020 		ldr	r2, [r3, #224]
  65 0024 02F01002 		and	r2, r2, #16
  66 0028 0192     		str	r2, [sp, #4]
  67              		.loc 1 48 3 view .LVU7
ARM GAS  C:\usertemp\ccxcJXOh.s 			page 3


  68 002a 019A     		ldr	r2, [sp, #4]
  69              	.LBE2:
  70              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  71              		.loc 1 49 3 view .LVU9
  72              	.LBB3:
  73              		.loc 1 49 3 view .LVU10
  74              		.loc 1 49 3 view .LVU11
  75 002c D3F8E020 		ldr	r2, [r3, #224]
  76 0030 42F00402 		orr	r2, r2, #4
  77 0034 C3F8E020 		str	r2, [r3, #224]
  78              		.loc 1 49 3 view .LVU12
  79 0038 D3F8E020 		ldr	r2, [r3, #224]
  80 003c 02F00402 		and	r2, r2, #4
  81 0040 0292     		str	r2, [sp, #8]
  82              		.loc 1 49 3 view .LVU13
  83 0042 029A     		ldr	r2, [sp, #8]
  84              	.LBE3:
  85              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  86              		.loc 1 50 3 view .LVU15
  87              	.LBB4:
  88              		.loc 1 50 3 view .LVU16
  89              		.loc 1 50 3 view .LVU17
  90 0044 D3F8E020 		ldr	r2, [r3, #224]
  91 0048 42F02002 		orr	r2, r2, #32
  92 004c C3F8E020 		str	r2, [r3, #224]
  93              		.loc 1 50 3 view .LVU18
  94 0050 D3F8E020 		ldr	r2, [r3, #224]
  95 0054 02F02002 		and	r2, r2, #32
  96 0058 0392     		str	r2, [sp, #12]
  97              		.loc 1 50 3 view .LVU19
  98 005a 039A     		ldr	r2, [sp, #12]
  99              	.LBE4:
 100              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 101              		.loc 1 51 3 view .LVU21
 102              	.LBB5:
 103              		.loc 1 51 3 view .LVU22
 104              		.loc 1 51 3 view .LVU23
 105 005c D3F8E020 		ldr	r2, [r3, #224]
 106 0060 42F08002 		orr	r2, r2, #128
 107 0064 C3F8E020 		str	r2, [r3, #224]
 108              		.loc 1 51 3 view .LVU24
 109 0068 D3F8E020 		ldr	r2, [r3, #224]
 110 006c 02F08002 		and	r2, r2, #128
 111 0070 0492     		str	r2, [sp, #16]
 112              		.loc 1 51 3 view .LVU25
 113 0072 049A     		ldr	r2, [sp, #16]
 114              	.LBE5:
 115              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 116              		.loc 1 52 3 view .LVU27
 117              	.LBB6:
 118              		.loc 1 52 3 view .LVU28
 119              		.loc 1 52 3 view .LVU29
 120 0074 D3F8E020 		ldr	r2, [r3, #224]
ARM GAS  C:\usertemp\ccxcJXOh.s 			page 4


 121 0078 42F00102 		orr	r2, r2, #1
 122 007c C3F8E020 		str	r2, [r3, #224]
 123              		.loc 1 52 3 view .LVU30
 124 0080 D3F8E020 		ldr	r2, [r3, #224]
 125 0084 02F00102 		and	r2, r2, #1
 126 0088 0592     		str	r2, [sp, #20]
 127              		.loc 1 52 3 view .LVU31
 128 008a 059A     		ldr	r2, [sp, #20]
 129              	.LBE6:
 130              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 131              		.loc 1 53 3 view .LVU33
 132              	.LBB7:
 133              		.loc 1 53 3 view .LVU34
 134              		.loc 1 53 3 view .LVU35
 135 008c D3F8E020 		ldr	r2, [r3, #224]
 136 0090 42F00202 		orr	r2, r2, #2
 137 0094 C3F8E020 		str	r2, [r3, #224]
 138              		.loc 1 53 3 view .LVU36
 139 0098 D3F8E020 		ldr	r2, [r3, #224]
 140 009c 02F00202 		and	r2, r2, #2
 141 00a0 0692     		str	r2, [sp, #24]
 142              		.loc 1 53 3 view .LVU37
 143 00a2 069A     		ldr	r2, [sp, #24]
 144              	.LBE7:
 145              		.loc 1 53 3 view .LVU38
  54:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 146              		.loc 1 54 3 view .LVU39
 147              	.LBB8:
 148              		.loc 1 54 3 view .LVU40
 149              		.loc 1 54 3 view .LVU41
 150 00a4 D3F8E020 		ldr	r2, [r3, #224]
 151 00a8 42F04002 		orr	r2, r2, #64
 152 00ac C3F8E020 		str	r2, [r3, #224]
 153              		.loc 1 54 3 view .LVU42
 154 00b0 D3F8E020 		ldr	r2, [r3, #224]
 155 00b4 02F04002 		and	r2, r2, #64
 156 00b8 0792     		str	r2, [sp, #28]
 157              		.loc 1 54 3 view .LVU43
 158 00ba 079A     		ldr	r2, [sp, #28]
 159              	.LBE8:
 160              		.loc 1 54 3 view .LVU44
  55:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 161              		.loc 1 55 3 view .LVU45
 162              	.LBB9:
 163              		.loc 1 55 3 view .LVU46
 164              		.loc 1 55 3 view .LVU47
 165 00bc D3F8E020 		ldr	r2, [r3, #224]
 166 00c0 42F00802 		orr	r2, r2, #8
 167 00c4 C3F8E020 		str	r2, [r3, #224]
 168              		.loc 1 55 3 view .LVU48
 169 00c8 D3F8E030 		ldr	r3, [r3, #224]
 170 00cc 03F00803 		and	r3, r3, #8
 171 00d0 0893     		str	r3, [sp, #32]
 172              		.loc 1 55 3 view .LVU49
 173 00d2 089B     		ldr	r3, [sp, #32]
 174              	.LBE9:
ARM GAS  C:\usertemp\ccxcJXOh.s 			page 5


 175              		.loc 1 55 3 view .LVU50
  56:Core/Src/gpio.c **** 
  57:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  58:Core/Src/gpio.c ****   HAL_GPIO_WritePin(rsv_OUT_PE3_GPIO_Port, rsv_OUT_PE3_Pin, GPIO_PIN_RESET);
 176              		.loc 1 58 3 view .LVU51
 177 00d4 DFF828B1 		ldr	fp, .L3+16
 178 00d8 2246     		mov	r2, r4
 179 00da 0821     		movs	r1, #8
 180 00dc 5846     		mov	r0, fp
 181 00de FFF7FEFF 		bl	HAL_GPIO_WritePin
 182              	.LVL0:
  59:Core/Src/gpio.c **** 
  60:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  61:Core/Src/gpio.c ****   HAL_GPIO_WritePin(rsv_OUT_PC13_GPIO_Port, rsv_OUT_PC13_Pin, GPIO_PIN_RESET);
 183              		.loc 1 61 3 view .LVU52
 184 00e2 DFF820A1 		ldr	r10, .L3+20
 185 00e6 2246     		mov	r2, r4
 186 00e8 4FF40051 		mov	r1, #8192
 187 00ec 5046     		mov	r0, r10
 188 00ee FFF7FEFF 		bl	HAL_GPIO_WritePin
 189              	.LVL1:
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  64:Core/Src/gpio.c ****   HAL_GPIO_WritePin(ETH_RST_GPIO_Port, ETH_RST_Pin, GPIO_PIN_RESET);
 190              		.loc 1 64 3 view .LVU53
 191 00f2 DFF81491 		ldr	r9, .L3+24
 192 00f6 2246     		mov	r2, r4
 193 00f8 0421     		movs	r1, #4
 194 00fa 4846     		mov	r0, r9
 195 00fc FFF7FEFF 		bl	HAL_GPIO_WritePin
 196              	.LVL2:
  65:Core/Src/gpio.c **** 
  66:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  67:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 197              		.loc 1 67 3 view .LVU54
 198 0100 3C4F     		ldr	r7, .L3+4
 199 0102 2246     		mov	r2, r4
 200 0104 4FF40061 		mov	r1, #2048
 201 0108 3846     		mov	r0, r7
 202 010a FFF7FEFF 		bl	HAL_GPIO_WritePin
 203              	.LVL3:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  70:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOG, rsv_OUT_PG3_Pin|ADC_STBY_Pin|ADC_RST_Pin|PG14_Pin, GPIO_PIN_RESET);
 204              		.loc 1 70 3 view .LVU55
 205 010e 3A4E     		ldr	r6, .L3+8
 206 0110 2246     		mov	r2, r4
 207 0112 44F28841 		movw	r1, #17544
 208 0116 3046     		mov	r0, r6
 209 0118 FFF7FEFF 		bl	HAL_GPIO_WritePin
 210              	.LVL4:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  73:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, rsv_OUT_PA8_Pin|rsv_OUT_PA9_Pin|rsv_OUT_PA10_Pin, GPIO_PIN_RESET);
 211              		.loc 1 73 3 view .LVU56
 212 011c 2246     		mov	r2, r4
 213 011e 4FF4E061 		mov	r1, #1792
ARM GAS  C:\usertemp\ccxcJXOh.s 			page 6


 214 0122 3648     		ldr	r0, .L3+12
 215 0124 FFF7FEFF 		bl	HAL_GPIO_WritePin
 216              	.LVL5:
  74:Core/Src/gpio.c **** 
  75:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = rsv_OUT_PE3_Pin;
 217              		.loc 1 76 3 view .LVU57
 218              		.loc 1 76 23 is_stmt 0 view .LVU58
 219 0128 4FF00808 		mov	r8, #8
 220 012c CDF82480 		str	r8, [sp, #36]
  77:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 221              		.loc 1 77 3 is_stmt 1 view .LVU59
 222              		.loc 1 77 24 is_stmt 0 view .LVU60
 223 0130 0125     		movs	r5, #1
 224 0132 0A95     		str	r5, [sp, #40]
  78:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 78 3 is_stmt 1 view .LVU61
 226              		.loc 1 78 24 is_stmt 0 view .LVU62
 227 0134 0B94     		str	r4, [sp, #44]
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 228              		.loc 1 79 3 is_stmt 1 view .LVU63
 229              		.loc 1 79 25 is_stmt 0 view .LVU64
 230 0136 0C94     		str	r4, [sp, #48]
  80:Core/Src/gpio.c ****   HAL_GPIO_Init(rsv_OUT_PE3_GPIO_Port, &GPIO_InitStruct);
 231              		.loc 1 80 3 is_stmt 1 view .LVU65
 232 0138 09A9     		add	r1, sp, #36
 233 013a 5846     		mov	r0, fp
 234 013c FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL6:
  81:Core/Src/gpio.c **** 
  82:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = rsv_OUT_PC13_Pin;
 236              		.loc 1 83 3 view .LVU66
 237              		.loc 1 83 23 is_stmt 0 view .LVU67
 238 0140 4FF4005B 		mov	fp, #8192
 239 0144 CDF824B0 		str	fp, [sp, #36]
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 240              		.loc 1 84 3 is_stmt 1 view .LVU68
 241              		.loc 1 84 24 is_stmt 0 view .LVU69
 242 0148 0A95     		str	r5, [sp, #40]
  85:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 243              		.loc 1 85 3 is_stmt 1 view .LVU70
 244              		.loc 1 85 24 is_stmt 0 view .LVU71
 245 014a 0B94     		str	r4, [sp, #44]
  86:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 246              		.loc 1 86 3 is_stmt 1 view .LVU72
 247              		.loc 1 86 25 is_stmt 0 view .LVU73
 248 014c 0C94     		str	r4, [sp, #48]
  87:Core/Src/gpio.c ****   HAL_GPIO_Init(rsv_OUT_PC13_GPIO_Port, &GPIO_InitStruct);
 249              		.loc 1 87 3 is_stmt 1 view .LVU74
 250 014e 09A9     		add	r1, sp, #36
 251 0150 5046     		mov	r0, r10
 252 0152 FFF7FEFF 		bl	HAL_GPIO_Init
 253              	.LVL7:
  88:Core/Src/gpio.c **** 
  89:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = ETH_RST_Pin;
ARM GAS  C:\usertemp\ccxcJXOh.s 			page 7


 254              		.loc 1 90 3 view .LVU75
 255              		.loc 1 90 23 is_stmt 0 view .LVU76
 256 0156 0423     		movs	r3, #4
 257 0158 0993     		str	r3, [sp, #36]
  91:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 258              		.loc 1 91 3 is_stmt 1 view .LVU77
 259              		.loc 1 91 24 is_stmt 0 view .LVU78
 260 015a 0A95     		str	r5, [sp, #40]
  92:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 261              		.loc 1 92 3 is_stmt 1 view .LVU79
 262              		.loc 1 92 24 is_stmt 0 view .LVU80
 263 015c 0B94     		str	r4, [sp, #44]
  93:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 264              		.loc 1 93 3 is_stmt 1 view .LVU81
 265              		.loc 1 93 25 is_stmt 0 view .LVU82
 266 015e 0C94     		str	r4, [sp, #48]
  94:Core/Src/gpio.c ****   HAL_GPIO_Init(ETH_RST_GPIO_Port, &GPIO_InitStruct);
 267              		.loc 1 94 3 is_stmt 1 view .LVU83
 268 0160 09A9     		add	r1, sp, #36
 269 0162 4846     		mov	r0, r9
 270 0164 FFF7FEFF 		bl	HAL_GPIO_Init
 271              	.LVL8:
  95:Core/Src/gpio.c **** 
  96:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  97:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LCD_RST_Pin;
 272              		.loc 1 97 3 view .LVU84
 273              		.loc 1 97 23 is_stmt 0 view .LVU85
 274 0168 4FF40063 		mov	r3, #2048
 275 016c 0993     		str	r3, [sp, #36]
  98:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 276              		.loc 1 98 3 is_stmt 1 view .LVU86
 277              		.loc 1 98 24 is_stmt 0 view .LVU87
 278 016e 0A95     		str	r5, [sp, #40]
  99:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 279              		.loc 1 99 3 is_stmt 1 view .LVU88
 280              		.loc 1 99 24 is_stmt 0 view .LVU89
 281 0170 0B94     		str	r4, [sp, #44]
 100:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 282              		.loc 1 100 3 is_stmt 1 view .LVU90
 283              		.loc 1 100 25 is_stmt 0 view .LVU91
 284 0172 0C94     		str	r4, [sp, #48]
 101:Core/Src/gpio.c ****   HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 285              		.loc 1 101 3 is_stmt 1 view .LVU92
 286 0174 09A9     		add	r1, sp, #36
 287 0176 3846     		mov	r0, r7
 288 0178 FFF7FEFF 		bl	HAL_GPIO_Init
 289              	.LVL9:
 102:Core/Src/gpio.c **** 
 103:Core/Src/gpio.c ****   /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
 104:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = rsv_OUT_PG3_Pin|ADC_STBY_Pin|ADC_RST_Pin|PG14_Pin;
 290              		.loc 1 104 3 view .LVU93
 291              		.loc 1 104 23 is_stmt 0 view .LVU94
 292 017c 44F28843 		movw	r3, #17544
 293 0180 0993     		str	r3, [sp, #36]
 105:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 294              		.loc 1 105 3 is_stmt 1 view .LVU95
 295              		.loc 1 105 24 is_stmt 0 view .LVU96
ARM GAS  C:\usertemp\ccxcJXOh.s 			page 8


 296 0182 0A95     		str	r5, [sp, #40]
 106:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 297              		.loc 1 106 3 is_stmt 1 view .LVU97
 298              		.loc 1 106 24 is_stmt 0 view .LVU98
 299 0184 0B94     		str	r4, [sp, #44]
 107:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 300              		.loc 1 107 3 is_stmt 1 view .LVU99
 301              		.loc 1 107 25 is_stmt 0 view .LVU100
 302 0186 0C94     		str	r4, [sp, #48]
 108:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 303              		.loc 1 108 3 is_stmt 1 view .LVU101
 304 0188 09A9     		add	r1, sp, #36
 305 018a 3046     		mov	r0, r6
 306 018c FFF7FEFF 		bl	HAL_GPIO_Init
 307              	.LVL10:
 109:Core/Src/gpio.c **** 
 110:Core/Src/gpio.c ****   /*Configure GPIO pins : PAPin PAPin PAPin */
 111:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = rsv_OUT_PA8_Pin|rsv_OUT_PA9_Pin|rsv_OUT_PA10_Pin;
 308              		.loc 1 111 3 view .LVU102
 309              		.loc 1 111 23 is_stmt 0 view .LVU103
 310 0190 4FF4E063 		mov	r3, #1792
 311 0194 0993     		str	r3, [sp, #36]
 112:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 312              		.loc 1 112 3 is_stmt 1 view .LVU104
 313              		.loc 1 112 24 is_stmt 0 view .LVU105
 314 0196 0A95     		str	r5, [sp, #40]
 113:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 315              		.loc 1 113 3 is_stmt 1 view .LVU106
 316              		.loc 1 113 24 is_stmt 0 view .LVU107
 317 0198 0B94     		str	r4, [sp, #44]
 114:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 318              		.loc 1 114 3 is_stmt 1 view .LVU108
 319              		.loc 1 114 25 is_stmt 0 view .LVU109
 320 019a 0C94     		str	r4, [sp, #48]
 115:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 321              		.loc 1 115 3 is_stmt 1 view .LVU110
 322 019c 09A9     		add	r1, sp, #36
 323 019e 1748     		ldr	r0, .L3+12
 324 01a0 FFF7FEFF 		bl	HAL_GPIO_Init
 325              	.LVL11:
 116:Core/Src/gpio.c **** 
 117:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 118:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SD_det_Pin;
 326              		.loc 1 118 3 view .LVU111
 327              		.loc 1 118 23 is_stmt 0 view .LVU112
 328 01a4 CDF82480 		str	r8, [sp, #36]
 119:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 329              		.loc 1 119 3 is_stmt 1 view .LVU113
 330              		.loc 1 119 24 is_stmt 0 view .LVU114
 331 01a8 0A94     		str	r4, [sp, #40]
 120:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 332              		.loc 1 120 3 is_stmt 1 view .LVU115
 333              		.loc 1 120 24 is_stmt 0 view .LVU116
 334 01aa 0B94     		str	r4, [sp, #44]
 121:Core/Src/gpio.c ****   HAL_GPIO_Init(SD_det_GPIO_Port, &GPIO_InitStruct);
 335              		.loc 1 121 3 is_stmt 1 view .LVU117
 336 01ac 09A9     		add	r1, sp, #36
ARM GAS  C:\usertemp\ccxcJXOh.s 			page 9


 337 01ae 3846     		mov	r0, r7
 338 01b0 FFF7FEFF 		bl	HAL_GPIO_Init
 339              	.LVL12:
 122:Core/Src/gpio.c **** 
 123:Core/Src/gpio.c ****   /*Configure GPIO pin : PG12 */
 124:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 340              		.loc 1 124 3 view .LVU118
 341              		.loc 1 124 23 is_stmt 0 view .LVU119
 342 01b4 4FF48053 		mov	r3, #4096
 343 01b8 0993     		str	r3, [sp, #36]
 125:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 344              		.loc 1 125 3 is_stmt 1 view .LVU120
 345              		.loc 1 125 24 is_stmt 0 view .LVU121
 346 01ba 4FF48813 		mov	r3, #1114112
 347 01be 0A93     		str	r3, [sp, #40]
 126:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 348              		.loc 1 126 3 is_stmt 1 view .LVU122
 349              		.loc 1 126 24 is_stmt 0 view .LVU123
 350 01c0 0B94     		str	r4, [sp, #44]
 127:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 351              		.loc 1 127 3 is_stmt 1 view .LVU124
 352 01c2 09A9     		add	r1, sp, #36
 353 01c4 3046     		mov	r0, r6
 354 01c6 FFF7FEFF 		bl	HAL_GPIO_Init
 355              	.LVL13:
 128:Core/Src/gpio.c **** 
 129:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 130:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SKEY_Pin;
 356              		.loc 1 130 3 view .LVU125
 357              		.loc 1 130 23 is_stmt 0 view .LVU126
 358 01ca CDF824B0 		str	fp, [sp, #36]
 131:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 359              		.loc 1 131 3 is_stmt 1 view .LVU127
 360              		.loc 1 131 24 is_stmt 0 view .LVU128
 361 01ce 0A94     		str	r4, [sp, #40]
 132:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 362              		.loc 1 132 3 is_stmt 1 view .LVU129
 363              		.loc 1 132 24 is_stmt 0 view .LVU130
 364 01d0 0B94     		str	r4, [sp, #44]
 133:Core/Src/gpio.c ****   HAL_GPIO_Init(SKEY_GPIO_Port, &GPIO_InitStruct);
 365              		.loc 1 133 3 is_stmt 1 view .LVU131
 366 01d2 09A9     		add	r1, sp, #36
 367 01d4 3046     		mov	r0, r6
 368 01d6 FFF7FEFF 		bl	HAL_GPIO_Init
 369              	.LVL14:
 134:Core/Src/gpio.c **** 
 135:Core/Src/gpio.c ****   /* EXTI interrupt init*/
 136:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 370              		.loc 1 136 3 view .LVU132
 371 01da 2246     		mov	r2, r4
 372 01dc 0521     		movs	r1, #5
 373 01de 2820     		movs	r0, #40
 374 01e0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 375              	.LVL15:
 137:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 376              		.loc 1 137 3 view .LVU133
 377 01e4 2820     		movs	r0, #40
ARM GAS  C:\usertemp\ccxcJXOh.s 			page 10


 378 01e6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 379              	.LVL16:
 138:Core/Src/gpio.c **** 
 139:Core/Src/gpio.c **** }
 380              		.loc 1 139 1 is_stmt 0 view .LVU134
 381 01ea 0FB0     		add	sp, sp, #60
 382              	.LCFI2:
 383              		.cfi_def_cfa_offset 36
 384              		@ sp needed
 385 01ec BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 386              	.L4:
 387              		.align	2
 388              	.L3:
 389 01f0 00440258 		.word	1476543488
 390 01f4 000C0258 		.word	1476529152
 391 01f8 00180258 		.word	1476532224
 392 01fc 00000258 		.word	1476526080
 393 0200 00100258 		.word	1476530176
 394 0204 00080258 		.word	1476528128
 395 0208 00040258 		.word	1476527104
 396              		.cfi_endproc
 397              	.LFE333:
 399              		.text
 400              	.Letext0:
 401              		.file 2 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 402              		.file 3 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 403              		.file 4 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 404              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 405              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
ARM GAS  C:\usertemp\ccxcJXOh.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
C:\usertemp\ccxcJXOh.s:20     .text.MX_GPIO_Init:00000000 $t
C:\usertemp\ccxcJXOh.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\usertemp\ccxcJXOh.s:389    .text.MX_GPIO_Init:000001f0 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
