static void cx25821_registers_init ( struct cx25821_dev * dev ) { u32 tmp ; cx_write ( DEV_CNTRL2 , 0x20 ) ; cx_write ( PCI_INT_MSK , 0x2001FFFF ) ; tmp = cx_read ( RDR_TLCTL0 ) ; tmp &= ~ FLD_CFG_RCB_CK_EN ; cx_write ( RDR_TLCTL0 , tmp ) ; cx_write ( PLL_A_INT_FRAC , 0x9807A58B ) ; cx_write ( PLL_A_POST_STAT_BIST , 0x8000019C ) ; tmp = cx_read ( PLL_A_INT_FRAC ) ; cx_write ( PLL_A_INT_FRAC , tmp & 0x7FFFFFFF ) ; cx_write ( PLL_B_INT_FRAC , 0x9883A86F ) ; cx_write ( PLL_B_POST_STAT_BIST , 0x8000018D ) ; tmp = cx_read ( PLL_B_INT_FRAC ) ; cx_write ( PLL_B_INT_FRAC , tmp & 0x7FFFFFFF ) ; cx_write ( PLL_C_INT_FRAC , 0x96A0EA3F ) ; cx_write ( PLL_C_POST_STAT_BIST , 0x80000103 ) ; tmp = cx_read ( PLL_C_INT_FRAC ) ; cx_write ( PLL_C_INT_FRAC , tmp & 0x7FFFFFFF ) ; cx_write ( PLL_D_INT_FRAC , 0x98757F5B ) ; cx_write ( PLL_D_POST_STAT_BIST , 0x80000113 ) ; tmp = cx_read ( PLL_D_INT_FRAC ) ; cx_write ( PLL_D_INT_FRAC , tmp & 0x7FFFFFFF ) ; tmp = cx_read ( VID_CH_CLK_SEL , NULL ) ; cx_write ( VID_CH_CLK_SEL , ( tmp & 0x00FFFFFF ) | 0x24000000 ) ; tmp = cx_read ( VID_CH_MODE_SEL ) ; cx_write ( VID_CH_MODE_SEL , tmp & 0xFFFFFE00 ) ; tmp = cx_read ( CLK_RST ) ; tmp |= FLD_USE_ALT_PLL_REF ; cx_write ( CLK_RST , tmp & ~ ( FLD_VID_I_CLK_NOE | FLD_VID_J_CLK_NOE ) ) ; msleep ( 100 ) ; } 