Analysis & Synthesis report for drawTile
Wed Nov 19 14:44:03 2008
Quartus II Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |drawTile|Q
  8. Registers Protected by Synthesis
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Source assignments for Top-level Entity: |drawTile
 12. Parameter Settings for User Entity Instance: Top-level Entity: |drawTile
 13. Parameter Settings for User Entity Instance: addx:XoffAdder|lpm_add_sub:lpm_add_sub_component
 14. Parameter Settings for User Entity Instance: nBitRegister:XOffsetReg
 15. Parameter Settings for User Entity Instance: addy:YoffAdder|lpm_add_sub:lpm_add_sub_component
 16. Parameter Settings for User Entity Instance: nBitRegister:YOffsetReg
 17. Parameter Settings for User Entity Instance: addx:XoutAdder|lpm_add_sub:lpm_add_sub_component
 18. Parameter Settings for User Entity Instance: addy:YoutAdder|lpm_add_sub:lpm_add_sub_component
 19. Parameter Settings for User Entity Instance: addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component
 20. Parameter Settings for User Entity Instance: nBitRegister:AddressReg
 21. Parameter Settings for User Entity Instance: memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component
 22. Analysis & Synthesis INI Usage
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 19 14:44:03 2008         ;
; Quartus II Version                 ; 7.1 Build 178 06/25/2007 SP 1 SJ Full Version ;
; Revision Name                      ; drawTile                                      ;
; Top-level Entity Name              ; drawTile                                      ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 59                                            ;
;     Total combinational functions  ; 59                                            ;
;     Dedicated logic registers      ; 28                                            ;
; Total registers                    ; 28                                            ;
; Total pins                         ; 67                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; drawTile           ; drawTile           ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Speed              ; Balanced           ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Use smart compilation                                                          ; Off                ; Off                ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; addx.v                           ; yes             ; User Verilog HDL File        ; W:/quartus/fpga2dsidescroller/drawTileMichael/addx.v                 ;
; addy.v                           ; yes             ; User Verilog HDL File        ; W:/quartus/fpga2dsidescroller/drawTileMichael/addy.v                 ;
; nBitRegister.v                   ; yes             ; User Verilog HDL File        ; W:/quartus/fpga2dsidescroller/drawTileMichael/nBitRegister.v         ;
; drawTile.v                       ; yes             ; User Verilog HDL File        ; W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v             ;
; memCount.v                       ; yes             ; User Verilog HDL File        ; W:/quartus/fpga2dsidescroller/drawTileMichael/memCount.v             ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; aglobal71.inc                    ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/aglobal71.inc           ;
; db/add_sub_cig.tdf               ; yes             ; Auto-Generated Megafunction  ; W:/quartus/fpga2dsidescroller/drawTileMichael/db/add_sub_cig.tdf     ;
; db/add_sub_dig.tdf               ; yes             ; Auto-Generated Megafunction  ; W:/quartus/fpga2dsidescroller/drawTileMichael/db/add_sub_dig.tdf     ;
; db/add_sub_mlh.tdf               ; yes             ; Auto-Generated Megafunction  ; W:/quartus/fpga2dsidescroller/drawTileMichael/db/add_sub_mlh.tdf     ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 59    ;
;                                             ;       ;
; Total combinational functions               ; 59    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 6     ;
;     -- 3 input functions                    ; 21    ;
;     -- <=2 input functions                  ; 32    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 24    ;
;     -- arithmetic mode                      ; 35    ;
;                                             ;       ;
; Total registers                             ; 28    ;
;     -- Dedicated logic registers            ; 28    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 67    ;
; Maximum fan-out node                        ; Clock ;
; Maximum fan-out                             ; 28    ;
; Total fan-out                               ; 261   ;
; Average fan-out                             ; 1.69  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
; |drawTile                                 ; 59 (18)           ; 28 (6)       ; 0           ; 0            ; 0       ; 0         ; 67   ; 0            ; |drawTile                                                                                      ; work         ;
;    |addx:XoutAdder|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|addx:XoutAdder                                                                       ; work         ;
;       |lpm_add_sub:lpm_add_sub_component| ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component                                     ; work         ;
;          |add_sub_cig:auto_generated|     ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|addx:XoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_cig:auto_generated          ; work         ;
;    |addy:YoutAdder|                       ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|addy:YoutAdder                                                                       ; work         ;
;       |lpm_add_sub:lpm_add_sub_component| ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component                                     ; work         ;
;          |add_sub_dig:auto_generated|     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|addy:YoutAdder|lpm_add_sub:lpm_add_sub_component|add_sub_dig:auto_generated          ; work         ;
;    |memCount:AddressCounter|              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|memCount:AddressCounter                                                              ; work         ;
;       |lpm_add_sub:lpm_add_sub_component| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component                            ; work         ;
;          |add_sub_mlh:auto_generated|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_mlh:auto_generated ; work         ;
;    |nBitRegister:AddressReg|              ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|nBitRegister:AddressReg                                                              ; work         ;
;    |nBitRegister:XOffsetReg|              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|nBitRegister:XOffsetReg                                                              ; work         ;
;    |nBitRegister:YOffsetReg|              ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |drawTile|nBitRegister:YOffsetReg                                                              ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |drawTile|Q                                    ;
+---------+---------+--------+--------+--------+---------+-------+
; Name    ; Q.INC_Y ; Q.IDLE ; Q.READ ; Q.DRAW ; Q.INC_X ; Q.000 ;
+---------+---------+--------+--------+--------+---------+-------+
; Q.000   ; 0       ; 0      ; 0      ; 0      ; 0       ; 0     ;
; Q.INC_X ; 0       ; 0      ; 0      ; 0      ; 1       ; 1     ;
; Q.DRAW  ; 0       ; 0      ; 0      ; 1      ; 0       ; 1     ;
; Q.READ  ; 0       ; 0      ; 1      ; 0      ; 0       ; 1     ;
; Q.IDLE  ; 0       ; 1      ; 0      ; 0      ; 0       ; 1     ;
; Q.INC_Y ; 1       ; 0      ; 0      ; 0      ; 0       ; 1     ;
+---------+---------+--------+--------+--------+---------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                              ;
+---------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------+------------------------------------------------------------------+--------------------------------------------+
; Q.DRAW        ; yes                                                              ; yes                                        ;
; Q.IDLE        ; yes                                                              ; yes                                        ;
; Q.INC_X       ; yes                                                              ; yes                                        ;
; Q.INC_Y       ; yes                                                              ; yes                                        ;
; Q.000         ; yes                                                              ; yes                                        ;
; Q.READ        ; yes                                                              ; yes                                        ;
+---------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; Q~12                                  ; Lost fanout        ;
; Q~13                                  ; Lost fanout        ;
; Q~14                                  ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 28    ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Source assignments for Top-level Entity: |drawTile    ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; PRESERVE_REGISTER            ; on    ; -    ; Q.INC_Y ;
; PRESERVE_REGISTER            ; on    ; -    ; Q.INC_X ;
; PRESERVE_REGISTER            ; on    ; -    ; Q.DRAW  ;
; PRESERVE_REGISTER            ; on    ; -    ; Q.READ  ;
; PRESERVE_REGISTER            ; on    ; -    ; Q.IDLE  ;
; PRESERVE_REGISTER            ; on    ; -    ; Q.000   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; D.READ  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; D.READ  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; D.INC_X ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; D.INC_X ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; D.INC_Y ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; D.INC_Y ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; D.DRAW  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; D.DRAW  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; D.IDLE  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; D.IDLE  ;
+------------------------------+-------+------+---------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |drawTile ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; START          ; 000   ; Unsigned Binary                                 ;
; IDLE           ; 001   ; Unsigned Binary                                 ;
; DRAW           ; 010   ; Unsigned Binary                                 ;
; INC_X          ; 011   ; Unsigned Binary                                 ;
; INC_Y          ; 100   ; Unsigned Binary                                 ;
; READ           ; 101   ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: addx:XoffAdder|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                   ;
+------------------------+-------------+--------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                ;
; USE_WYS                ; OFF         ; Untyped                                                ;
; STYLE                  ; FAST        ; Untyped                                                ;
; CBXI_PARAMETER         ; add_sub_cig ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                         ;
+------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitRegister:XOffsetReg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: addy:YoffAdder|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                   ;
+------------------------+-------------+--------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Signed Integer                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                ;
; USE_WYS                ; OFF         ; Untyped                                                ;
; STYLE                  ; FAST        ; Untyped                                                ;
; CBXI_PARAMETER         ; add_sub_dig ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                         ;
+------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitRegister:YOffsetReg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 7     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: addx:XoutAdder|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                   ;
+------------------------+-------------+--------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                ;
; USE_WYS                ; OFF         ; Untyped                                                ;
; STYLE                  ; FAST        ; Untyped                                                ;
; CBXI_PARAMETER         ; add_sub_cig ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                         ;
+------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: addy:YoutAdder|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+--------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                   ;
+------------------------+-------------+--------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Signed Integer                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                     ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                ;
; USE_WYS                ; OFF         ; Untyped                                                ;
; STYLE                  ; FAST        ; Untyped                                                ;
; CBXI_PARAMETER         ; add_sub_dig ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                         ;
+------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: addy:AddressOffsetCounter|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Signed Integer                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                           ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                           ;
; STYLE                  ; FAST        ; Untyped                                                           ;
; CBXI_PARAMETER         ; add_sub_dig ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nBitRegister:AddressReg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 7     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_mlh ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis INI Usage                                                                  ;
+----------------------+--------------------------------------------------------------------------+
; Option               ; Usage                                                                    ;
+----------------------+--------------------------------------------------------------------------+
; Initialization file: ; C:\Documents and Settings\robin162/quartus.ini                           ;
; dev_password         ; bd7be08e3faf96f21f7f12099b27ecfb8b18023351152004322560156215233350005516 ;
+----------------------+--------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Nov 19 14:43:53 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off drawTile -c drawTile
Info: Found 1 design units, including 1 entities, in source file addx.v
    Info: Found entity 1: addx
Info: Found 1 design units, including 1 entities, in source file addy.v
    Info: Found entity 1: addy
Info: Found 1 design units, including 1 entities, in source file nBitRegister.v
    Info: Found entity 1: nBitRegister
Info: Found 1 design units, including 1 entities, in source file drawTile.v
    Info: Found entity 1: drawTile
Info: Found 1 design units, including 1 entities, in source file memCount.v
    Info: Found entity 1: memCount
Info: Elaborating entity "drawTile" for the top level hierarchy
Info: Elaborating entity "addx" for hierarchy "addx:XoffAdder"
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf
    Info: Found entity 1: lpm_add_sub
Info: Elaborating entity "lpm_add_sub" for hierarchy "addx:XoffAdder|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "addx:XoffAdder|lpm_add_sub:lpm_add_sub_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_cig.tdf
    Info: Found entity 1: add_sub_cig
Info: Elaborating entity "add_sub_cig" for hierarchy "addx:XoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_cig:auto_generated"
Info: Elaborating entity "nBitRegister" for hierarchy "nBitRegister:XOffsetReg"
Info: Elaborating entity "addy" for hierarchy "addy:YoffAdder"
Info: Elaborating entity "lpm_add_sub" for hierarchy "addy:YoffAdder|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "addy:YoffAdder|lpm_add_sub:lpm_add_sub_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_dig.tdf
    Info: Found entity 1: add_sub_dig
Info: Elaborating entity "add_sub_dig" for hierarchy "addy:YoffAdder|lpm_add_sub:lpm_add_sub_component|add_sub_dig:auto_generated"
Info: Elaborating entity "nBitRegister" for hierarchy "nBitRegister:YOffsetReg"
Info: Elaborating entity "memCount" for hierarchy "memCount:AddressCounter"
Info: Elaborating entity "lpm_add_sub" for hierarchy "memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mlh.tdf
    Info: Found entity 1: add_sub_mlh
Info: Elaborating entity "add_sub_mlh" for hierarchy "memCount:AddressCounter|lpm_add_sub:lpm_add_sub_component|add_sub_mlh:auto_generated"
Warning: Port "ordered port 0" on the entity instantiation of "AddressCounter" is connected to a signal of width 7. The formal width of the signal in the module is 10.  Extra bits will be driven by GND.
Info: State machine "|drawTile|Q" contains 6 states
Info: Selected Auto state machine encoding method for state machine "|drawTile|Q"
Info: Encoding result for state machine "|drawTile|Q"
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit "Q.INC_Y"
        Info: Encoded state bit "Q.IDLE"
        Info: Encoded state bit "Q.READ"
        Info: Encoded state bit "Q.DRAW"
        Info: Encoded state bit "Q.INC_X"
        Info: Encoded state bit "Q.000"
    Info: State "|drawTile|Q.000" uses code string "000000"
    Info: State "|drawTile|Q.INC_X" uses code string "000011"
    Info: State "|drawTile|Q.DRAW" uses code string "000101"
    Info: State "|drawTile|Q.READ" uses code string "001001"
    Info: State "|drawTile|Q.IDLE" uses code string "010001"
    Info: State "|drawTile|Q.INC_Y" uses code string "100001"
Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below.
    Info: Register "Q~12" lost all its fanouts during netlist optimizations.
    Info: Register "Q~13" lost all its fanouts during netlist optimizations.
    Info: Register "Q~14" lost all its fanouts during netlist optimizations.
Info: Implemented 127 device resources after synthesis - the final resource count might be different
    Info: Implemented 31 input pins
    Info: Implemented 36 output pins
    Info: Implemented 60 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Allocated 135 megabytes of memory during processing
    Info: Processing ended: Wed Nov 19 14:44:03 2008
    Info: Elapsed time: 00:00:10


