
^
Command: %s
1870*	planAhead22
0read_checkpoint xilinx_pcie_2_1_ep_7x_routed.dcpZ12-2866
K
-Analyzing %s Unisim elements for replacement
17*netlist2
29Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
´
ÑNetlist '%s' is not ideal for floorplanning, since the cellview '%s' defined in file '%s' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
43*netlist2
xilinx_pcie_2_1_ep_7x2
pcie_7x_v2_1_top2
xilinx_pcie_2_1_ep_7x.edfZ29-43
K
Netlist was created with %s %s291*project2
Vivado2
2013.2Z1-479
¸
Loading clock regions from %s
13*device2€
~/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xmlZ21-13
¹
Loading clock buffers from %s
11*device2
/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xmlZ21-11
³
&Loading clock placement rules from %s
318*place2s
q/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
±
)Loading package pin functions from %s...
17*device2o
m/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xmlZ21-17
·
Loading package from %s
16*device2…
‚/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xmlZ21-16
¦
Loading io standards from %s
15*device2p
n/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xmlZ21-15
²
+Loading device configuration modes from %s
14*device2n
l/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xmlZ21-14
1
Pushed %s inverter(s).
98*opt2
1Z31-138
M
 Attempting to get a license: %s
78*common2
Internal_bitstreamZ17-78
K
Failed to get a license: %s
295*common2
Internal_bitstreamZ17-301
’
Parsing XDC File [%s]
179*designutils2Û
Ø/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.runs/impl_1/.Xil/Vivado-15731-chinook.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x_early.xdcZ20-179
›
Finished Parsing XDC File [%s]
178*designutils2Û
Ø/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.runs/impl_1/.Xil/Vivado-15731-chinook.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x_early.xdcZ20-178
Œ
Parsing XDC File [%s]
179*designutils2Õ
Ò/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.runs/impl_1/.Xil/Vivado-15731-chinook.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x.xdcZ20-179
™
%Done setting XDC timing constraints.
35*timing2Î
É/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
968@Z38-35
Œ
Deriving generated clocks
2*timing2Î
É/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc2
968@Z38-2
•
Finished Parsing XDC File [%s]
178*designutils2Õ
Ò/afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.runs/impl_1/.Xil/Vivado-15731-chinook.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x.xdcZ20-178
6
Reading XDEF placement.
206*designutilsZ20-206
4
Reading XDEF routing.
207*designutilsZ20-207
¨
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
Read XDEF File: 2
00:00:00.282
00:00:00.292	
988.8282
5.000Z17-268
3
Restoring placement.
754*designutilsZ20-754
–
ORestored %s out of %s XDEF sites from archive | CPU: %s secs | Memory: %s MB |
403*designutils2
12942
12942

0.7000002
	10.102577Z20-403
…
!Unisim Transformation Summary:
%s111*project2I
G  A total of 1 instances were transformed.
  WIRE => IBUF: 1 instances
Z1-111
1
%Phase 0 | Netlist Checksum: abb755b9
*common
¥
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
read_checkpoint: 2

00:00:212

00:00:222	
992.8282	
841.156Z17-268
x
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
Implementation2
	xc7vx485tZ17-347
h
0Got license for feature '%s' and/or device '%s'
310*common2
Implementation2
	xc7vx485tZ17-349
]
,Running DRC as a precondition to command %s
1349*	planAhead2
write_bitstreamZ12-1349
5
Running DRC with %s threads
24*drc2
4Z23-27
K
DRC finished with %s
1905*	planAhead2
0 Errors, 3 WarningsZ12-3199
`
BPlease refer to the DRC report (report_drc) for more information.
1906*	planAheadZ12-3200
6
Loading data files...
1271*designutilsZ12-1165
5
Loading site data...
1273*designutilsZ12-1167
6
Loading route data...
1272*designutilsZ12-1166
6
Processing options...
1362*designutilsZ12-1514
3
Creating bitmap...
1249*designutilsZ12-1141
.
Creating bitstream...
7*	bitstreamZ40-7
L
%Bitstream compression saved %s bits.
26*	bitstream2
	142427168Z40-26
Q
Writing bitstream %s...
11*	bitstream2
./xilinx_pcie_2_1_ep_7x.bitZ40-11
=
Bitgen Completed Successfully.
1606*	planAheadZ12-1842
¦
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
write_bitstream: 2

00:00:582

00:00:582

1424.4842	
431.656Z17-268


End Record