{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680538772009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680538772010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  3 13:19:31 2023 " "Processing started: Mon Apr  3 13:19:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680538772010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538772010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538772011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680538772156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680538772156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-LogicFunction2 " "Found design unit 1: bin2hex-LogicFunction2" {  } { { "bin2hex.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/bin2hex.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538776521 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538776521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dec-Bin2DecLogicFunction " "Found design unit 1: bin2dec-Bin2DecLogicFunction" {  } { { "bin2dec.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/bin2dec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538776523 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/bin2dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538776523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_board-behavioral " "Found design unit 1: alu_board-behavioral" {  } { { "alu_board.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/alu_board.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538776524 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_board " "Found entity 1: alu_board" {  } { { "alu_board.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/alu_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538776524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_board-rtl " "Found design unit 1: ripple_carry_board-rtl" {  } { { "ripple_carry_board.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538776525 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_board " "Found entity 1: ripple_carry_board" {  } { { "ripple_carry_board.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538776525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" alu.vhd(37) " "VHDL syntax error at alu.vhd(37) near text \";\";  expecting \")\", or \",\"" {  } { { "alu.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/alu.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776526 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \";\" alu.vhd(38) " "VHDL syntax error at alu.vhd(38) near text \")\";  expecting \";\"" {  } { { "alu.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/alu.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776526 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "two_comp_to_7seg work two_comp_to_7seg.vhd(41) " "VHDL Primary Unit Declaration error at two_comp_to_7seg.vhd(41): primary unit \"two_comp_to_7seg\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "two_comp_to_7seg.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/two_comp_to_7seg.vhd" 41 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1680538776528 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "two_comp_to_7seg two_comp_to_7seg.vhd(5) " "HDL error at two_comp_to_7seg.vhd(5): see declaration for object \"two_comp_to_7seg\"" {  } { { "two_comp_to_7seg.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/two_comp_to_7seg.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680538776528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_comp_to_7seg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file two_comp_to_7seg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-rtl " "Found design unit 1: ripple_carry-rtl" {  } { { "ripple_carry.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538776529 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/ripple_carry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680538776529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776529 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" full_adder.vhd(19) " "VHDL Syntax error at full_adder.vhd(19): experienced unexpected end-of-file ;  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "full_adder.vhd" "" { Text "/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab04/full_adder.vhd" 19 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file full_adder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776531 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1206 " "Peak virtual memory: 1206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680538776581 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr  3 13:19:36 2023 " "Processing ended: Mon Apr  3 13:19:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680538776581 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680538776581 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680538776581 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538776581 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680538777144 ""}
