;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <332
	SUB @237, @106
	SUB @237, @106
	SPL @72, #200
	SPL @72, #200
	SUB -0, 96
	SUB -0, 96
	ADD <-30, 9
	SPL 2, #10
	MOV -7, <-20
	SPL <0, #2
	MOV -1, <-20
	SUB <312, 0
	ADD <-30, 9
	ADD 10, 20
	SUB 10, 20
	SUB @-127, 100
	SUB #12, 0
	SUB @0, @2
	MOV #0, 300
	SUB @0, @2
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV #0, 300
	SLT 120, 0
	ADD <-30, 9
	ADD <-30, 9
	SUB 300, 0
	MOV -7, <-20
	MOV -7, <-20
	ADD @0, @2
	JMP @118, #0
	SUB @0, @2
	SPL <0, #2
	SPL 0, <332
	SUB 2, @10
	SUB @237, @106
	SPL 0, <331
	SPL 0, <332
	JMZ 0, 300
	JMZ 0, 300
	SPL 0, <332
	SUB @121, 106
	CMP -277, <-127
	SUB #72, @200
