 
****************************************
check_design summary:
Version:     L-2016.03-SP5-5
Date:        Mon Jul 19 16:02:24 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Connected to power or ground (LINT-32)                          1
--------------------------------------------------------------------------------

Warning: In design 'sar_adc_controller', a pin on submodule 'clk_gate_dac_select_bits_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TE' is connected to logic 0. 
1
