
embedded_system.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbe4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  0800bd78  0800bd78  0000cd78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c310  0800c310  0000e080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c310  0800c310  0000d310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c318  0800c318  0000e080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c318  0800c318  0000d318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c31c  0800c31c  0000d31c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800c320  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fe8  20000080  0800c3a0  0000e080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002068  0800c3a0  0000f068  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017f70  00000000  00000000  0000e0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f64  00000000  00000000  00026020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001858  00000000  00000000  00029f88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c6  00000000  00000000  0002b7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b770  00000000  00000000  0002caa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002142e  00000000  00000000  00058216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7353  00000000  00000000  00079644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00170997  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007284  00000000  00000000  001709dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  00177c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bd5c 	.word	0x0800bd5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800bd5c 	.word	0x0800bd5c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b988 	b.w	8000ec0 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9d08      	ldr	r5, [sp, #32]
 8000bce:	468e      	mov	lr, r1
 8000bd0:	4604      	mov	r4, r0
 8000bd2:	4688      	mov	r8, r1
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d14a      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd8:	428a      	cmp	r2, r1
 8000bda:	4617      	mov	r7, r2
 8000bdc:	d962      	bls.n	8000ca4 <__udivmoddi4+0xdc>
 8000bde:	fab2 f682 	clz	r6, r2
 8000be2:	b14e      	cbz	r6, 8000bf8 <__udivmoddi4+0x30>
 8000be4:	f1c6 0320 	rsb	r3, r6, #32
 8000be8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bec:	fa20 f303 	lsr.w	r3, r0, r3
 8000bf0:	40b7      	lsls	r7, r6
 8000bf2:	ea43 0808 	orr.w	r8, r3, r8
 8000bf6:	40b4      	lsls	r4, r6
 8000bf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bfc:	fa1f fc87 	uxth.w	ip, r7
 8000c00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c04:	0c23      	lsrs	r3, r4, #16
 8000c06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d909      	bls.n	8000c2a <__udivmoddi4+0x62>
 8000c16:	18fb      	adds	r3, r7, r3
 8000c18:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c1c:	f080 80ea 	bcs.w	8000df4 <__udivmoddi4+0x22c>
 8000c20:	429a      	cmp	r2, r3
 8000c22:	f240 80e7 	bls.w	8000df4 <__udivmoddi4+0x22c>
 8000c26:	3902      	subs	r1, #2
 8000c28:	443b      	add	r3, r7
 8000c2a:	1a9a      	subs	r2, r3, r2
 8000c2c:	b2a3      	uxth	r3, r4
 8000c2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c3e:	459c      	cmp	ip, r3
 8000c40:	d909      	bls.n	8000c56 <__udivmoddi4+0x8e>
 8000c42:	18fb      	adds	r3, r7, r3
 8000c44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c48:	f080 80d6 	bcs.w	8000df8 <__udivmoddi4+0x230>
 8000c4c:	459c      	cmp	ip, r3
 8000c4e:	f240 80d3 	bls.w	8000df8 <__udivmoddi4+0x230>
 8000c52:	443b      	add	r3, r7
 8000c54:	3802      	subs	r0, #2
 8000c56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c5a:	eba3 030c 	sub.w	r3, r3, ip
 8000c5e:	2100      	movs	r1, #0
 8000c60:	b11d      	cbz	r5, 8000c6a <__udivmoddi4+0xa2>
 8000c62:	40f3      	lsrs	r3, r6
 8000c64:	2200      	movs	r2, #0
 8000c66:	e9c5 3200 	strd	r3, r2, [r5]
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d905      	bls.n	8000c7e <__udivmoddi4+0xb6>
 8000c72:	b10d      	cbz	r5, 8000c78 <__udivmoddi4+0xb0>
 8000c74:	e9c5 0100 	strd	r0, r1, [r5]
 8000c78:	2100      	movs	r1, #0
 8000c7a:	4608      	mov	r0, r1
 8000c7c:	e7f5      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000c7e:	fab3 f183 	clz	r1, r3
 8000c82:	2900      	cmp	r1, #0
 8000c84:	d146      	bne.n	8000d14 <__udivmoddi4+0x14c>
 8000c86:	4573      	cmp	r3, lr
 8000c88:	d302      	bcc.n	8000c90 <__udivmoddi4+0xc8>
 8000c8a:	4282      	cmp	r2, r0
 8000c8c:	f200 8105 	bhi.w	8000e9a <__udivmoddi4+0x2d2>
 8000c90:	1a84      	subs	r4, r0, r2
 8000c92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c96:	2001      	movs	r0, #1
 8000c98:	4690      	mov	r8, r2
 8000c9a:	2d00      	cmp	r5, #0
 8000c9c:	d0e5      	beq.n	8000c6a <__udivmoddi4+0xa2>
 8000c9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000ca2:	e7e2      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000ca4:	2a00      	cmp	r2, #0
 8000ca6:	f000 8090 	beq.w	8000dca <__udivmoddi4+0x202>
 8000caa:	fab2 f682 	clz	r6, r2
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	f040 80a4 	bne.w	8000dfc <__udivmoddi4+0x234>
 8000cb4:	1a8a      	subs	r2, r1, r2
 8000cb6:	0c03      	lsrs	r3, r0, #16
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	b280      	uxth	r0, r0
 8000cbe:	b2bc      	uxth	r4, r7
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cce:	fb04 f20c 	mul.w	r2, r4, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d907      	bls.n	8000ce6 <__udivmoddi4+0x11e>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cdc:	d202      	bcs.n	8000ce4 <__udivmoddi4+0x11c>
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	f200 80e0 	bhi.w	8000ea4 <__udivmoddi4+0x2dc>
 8000ce4:	46c4      	mov	ip, r8
 8000ce6:	1a9b      	subs	r3, r3, r2
 8000ce8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cf0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cf4:	fb02 f404 	mul.w	r4, r2, r4
 8000cf8:	429c      	cmp	r4, r3
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0x144>
 8000cfc:	18fb      	adds	r3, r7, r3
 8000cfe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x142>
 8000d04:	429c      	cmp	r4, r3
 8000d06:	f200 80ca 	bhi.w	8000e9e <__udivmoddi4+0x2d6>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	1b1b      	subs	r3, r3, r4
 8000d0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d12:	e7a5      	b.n	8000c60 <__udivmoddi4+0x98>
 8000d14:	f1c1 0620 	rsb	r6, r1, #32
 8000d18:	408b      	lsls	r3, r1
 8000d1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d1e:	431f      	orrs	r7, r3
 8000d20:	fa0e f401 	lsl.w	r4, lr, r1
 8000d24:	fa20 f306 	lsr.w	r3, r0, r6
 8000d28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d30:	4323      	orrs	r3, r4
 8000d32:	fa00 f801 	lsl.w	r8, r0, r1
 8000d36:	fa1f fc87 	uxth.w	ip, r7
 8000d3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d3e:	0c1c      	lsrs	r4, r3, #16
 8000d40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d4c:	45a6      	cmp	lr, r4
 8000d4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d52:	d909      	bls.n	8000d68 <__udivmoddi4+0x1a0>
 8000d54:	193c      	adds	r4, r7, r4
 8000d56:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d5a:	f080 809c 	bcs.w	8000e96 <__udivmoddi4+0x2ce>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f240 8099 	bls.w	8000e96 <__udivmoddi4+0x2ce>
 8000d64:	3802      	subs	r0, #2
 8000d66:	443c      	add	r4, r7
 8000d68:	eba4 040e 	sub.w	r4, r4, lr
 8000d6c:	fa1f fe83 	uxth.w	lr, r3
 8000d70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d74:	fb09 4413 	mls	r4, r9, r3, r4
 8000d78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d80:	45a4      	cmp	ip, r4
 8000d82:	d908      	bls.n	8000d96 <__udivmoddi4+0x1ce>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d8a:	f080 8082 	bcs.w	8000e92 <__udivmoddi4+0x2ca>
 8000d8e:	45a4      	cmp	ip, r4
 8000d90:	d97f      	bls.n	8000e92 <__udivmoddi4+0x2ca>
 8000d92:	3b02      	subs	r3, #2
 8000d94:	443c      	add	r4, r7
 8000d96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d9a:	eba4 040c 	sub.w	r4, r4, ip
 8000d9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000da2:	4564      	cmp	r4, ip
 8000da4:	4673      	mov	r3, lr
 8000da6:	46e1      	mov	r9, ip
 8000da8:	d362      	bcc.n	8000e70 <__udivmoddi4+0x2a8>
 8000daa:	d05f      	beq.n	8000e6c <__udivmoddi4+0x2a4>
 8000dac:	b15d      	cbz	r5, 8000dc6 <__udivmoddi4+0x1fe>
 8000dae:	ebb8 0203 	subs.w	r2, r8, r3
 8000db2:	eb64 0409 	sbc.w	r4, r4, r9
 8000db6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dba:	fa22 f301 	lsr.w	r3, r2, r1
 8000dbe:	431e      	orrs	r6, r3
 8000dc0:	40cc      	lsrs	r4, r1
 8000dc2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	e74f      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000dca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dce:	0c01      	lsrs	r1, r0, #16
 8000dd0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000dd4:	b280      	uxth	r0, r0
 8000dd6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dda:	463b      	mov	r3, r7
 8000ddc:	4638      	mov	r0, r7
 8000dde:	463c      	mov	r4, r7
 8000de0:	46b8      	mov	r8, r7
 8000de2:	46be      	mov	lr, r7
 8000de4:	2620      	movs	r6, #32
 8000de6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dea:	eba2 0208 	sub.w	r2, r2, r8
 8000dee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000df2:	e766      	b.n	8000cc2 <__udivmoddi4+0xfa>
 8000df4:	4601      	mov	r1, r0
 8000df6:	e718      	b.n	8000c2a <__udivmoddi4+0x62>
 8000df8:	4610      	mov	r0, r2
 8000dfa:	e72c      	b.n	8000c56 <__udivmoddi4+0x8e>
 8000dfc:	f1c6 0220 	rsb	r2, r6, #32
 8000e00:	fa2e f302 	lsr.w	r3, lr, r2
 8000e04:	40b7      	lsls	r7, r6
 8000e06:	40b1      	lsls	r1, r6
 8000e08:	fa20 f202 	lsr.w	r2, r0, r2
 8000e0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e10:	430a      	orrs	r2, r1
 8000e12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e16:	b2bc      	uxth	r4, r7
 8000e18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e22:	fb08 f904 	mul.w	r9, r8, r4
 8000e26:	40b0      	lsls	r0, r6
 8000e28:	4589      	cmp	r9, r1
 8000e2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e2e:	b280      	uxth	r0, r0
 8000e30:	d93e      	bls.n	8000eb0 <__udivmoddi4+0x2e8>
 8000e32:	1879      	adds	r1, r7, r1
 8000e34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e38:	d201      	bcs.n	8000e3e <__udivmoddi4+0x276>
 8000e3a:	4589      	cmp	r9, r1
 8000e3c:	d81f      	bhi.n	8000e7e <__udivmoddi4+0x2b6>
 8000e3e:	eba1 0109 	sub.w	r1, r1, r9
 8000e42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e46:	fb09 f804 	mul.w	r8, r9, r4
 8000e4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e4e:	b292      	uxth	r2, r2
 8000e50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e54:	4542      	cmp	r2, r8
 8000e56:	d229      	bcs.n	8000eac <__udivmoddi4+0x2e4>
 8000e58:	18ba      	adds	r2, r7, r2
 8000e5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e5e:	d2c4      	bcs.n	8000dea <__udivmoddi4+0x222>
 8000e60:	4542      	cmp	r2, r8
 8000e62:	d2c2      	bcs.n	8000dea <__udivmoddi4+0x222>
 8000e64:	f1a9 0102 	sub.w	r1, r9, #2
 8000e68:	443a      	add	r2, r7
 8000e6a:	e7be      	b.n	8000dea <__udivmoddi4+0x222>
 8000e6c:	45f0      	cmp	r8, lr
 8000e6e:	d29d      	bcs.n	8000dac <__udivmoddi4+0x1e4>
 8000e70:	ebbe 0302 	subs.w	r3, lr, r2
 8000e74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e78:	3801      	subs	r0, #1
 8000e7a:	46e1      	mov	r9, ip
 8000e7c:	e796      	b.n	8000dac <__udivmoddi4+0x1e4>
 8000e7e:	eba7 0909 	sub.w	r9, r7, r9
 8000e82:	4449      	add	r1, r9
 8000e84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e8c:	fb09 f804 	mul.w	r8, r9, r4
 8000e90:	e7db      	b.n	8000e4a <__udivmoddi4+0x282>
 8000e92:	4673      	mov	r3, lr
 8000e94:	e77f      	b.n	8000d96 <__udivmoddi4+0x1ce>
 8000e96:	4650      	mov	r0, sl
 8000e98:	e766      	b.n	8000d68 <__udivmoddi4+0x1a0>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e6fd      	b.n	8000c9a <__udivmoddi4+0xd2>
 8000e9e:	443b      	add	r3, r7
 8000ea0:	3a02      	subs	r2, #2
 8000ea2:	e733      	b.n	8000d0c <__udivmoddi4+0x144>
 8000ea4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea8:	443b      	add	r3, r7
 8000eaa:	e71c      	b.n	8000ce6 <__udivmoddi4+0x11e>
 8000eac:	4649      	mov	r1, r9
 8000eae:	e79c      	b.n	8000dea <__udivmoddi4+0x222>
 8000eb0:	eba1 0109 	sub.w	r1, r1, r9
 8000eb4:	46c4      	mov	ip, r8
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fb09 f804 	mul.w	r8, r9, r4
 8000ebe:	e7c4      	b.n	8000e4a <__udivmoddi4+0x282>

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <getTimer3Instance>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* USER CODE BEGIN PV */
TIM_TypeDef getTimer3Instance()
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  return *htim3.Instance;
 8000ecc:	4b06      	ldr	r3, [pc, #24]	@ (8000ee8 <getTimer3Instance+0x24>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	4610      	mov	r0, r2
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	2368      	movs	r3, #104	@ 0x68
 8000ed8:	461a      	mov	r2, r3
 8000eda:	f009 f86a 	bl	8009fb2 <memcpy>
}
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	200002b4 	.word	0x200002b4

08000eec <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == dial_btn_Pin)
 8000ef6:	88fb      	ldrh	r3, [r7, #6]
 8000ef8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000efc:	d108      	bne.n	8000f10 <HAL_GPIO_EXTI_Callback+0x24>
  {

    onRotaryPress(HAL_GPIO_ReadPin(dial_btn_GPIO_Port, dial_btn_Pin));
 8000efe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f02:	4805      	ldr	r0, [pc, #20]	@ (8000f18 <HAL_GPIO_EXTI_Callback+0x2c>)
 8000f04:	f001 fa1a 	bl	800233c <HAL_GPIO_ReadPin>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f008 fc28 	bl	8009760 <onRotaryPress>
  }
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	48000800 	.word	0x48000800

08000f1c <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  // Called on CC1/CC2 edges (i.e., every count change in encoder mode)
  if (htim->Instance == TIM3)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a0d      	ldr	r2, [pc, #52]	@ (8000f60 <HAL_TIM_IC_CaptureCallback+0x44>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d114      	bne.n	8000f58 <HAL_TIM_IC_CaptureCallback+0x3c>
  {
    // Read count and direction
    int16_t cnt = (int16_t)__HAL_TIM_GET_COUNTER(htim);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f34:	81fb      	strh	r3, [r7, #14]
    uint32_t down = __HAL_TIM_IS_TIM_COUNTING_DOWN(htim); // 0=cw, 1=ccw
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f003 0310 	and.w	r3, r3, #16
 8000f40:	2b10      	cmp	r3, #16
 8000f42:	bf0c      	ite	eq
 8000f44:	2301      	moveq	r3, #1
 8000f46:	2300      	movne	r3, #0
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	60bb      	str	r3, [r7, #8]

    // TODO: your handler
    // Example: call a user function to react to step
    onRotate(cnt, down);
 8000f4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f50:	68b9      	ldr	r1, [r7, #8]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f008 fb8c 	bl	8009670 <onRotate>
  }
}
 8000f58:	bf00      	nop
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40000400 	.word	0x40000400

08000f64 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a0e      	ldr	r2, [pc, #56]	@ (8000fac <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d10c      	bne.n	8000f90 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
    onWrap(__HAL_TIM_IS_TIM_COUNTING_DOWN(htim));
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 0310 	and.w	r3, r3, #16
 8000f80:	2b10      	cmp	r3, #16
 8000f82:	bf0c      	ite	eq
 8000f84:	2301      	moveq	r3, #1
 8000f86:	2300      	movne	r3, #0
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f008 fbc0 	bl	8009710 <onWrap>
    // handle wrap-around if you care
  }
  if (htim->Instance == TIM2)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f98:	d103      	bne.n	8000fa2 <HAL_TIM_PeriodElapsedCallback+0x3e>
  {
    // HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
    LCD_TIM_2_Callback(); // from src/lcd.c - drives the LCD state machine
 8000f9a:	f007 fd59 	bl	8008a50 <LCD_TIM_2_Callback>
    Delay_TIM_2_Callback();
 8000f9e:	f007 fb8f 	bl	80086c0 <Delay_TIM_2_Callback>
  }
}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40000400 	.word	0x40000400

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb4:	f000 fe66 	bl	8001c84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb8:	f000 f822 	bl	8001000 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fbc:	f000 fa62 	bl	8001484 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000fc0:	f000 f96a 	bl	8001298 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000fc4:	f000 f9bc 	bl	8001340 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000fc8:	f000 fa08 	bl	80013dc <MX_TIM3_Init>
  MX_SPI2_Init();
 8000fcc:	f000 f8e8 	bl	80011a0 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000fd0:	f000 f924 	bl	800121c <MX_SPI3_Init>
  MX_SPI1_Init();
 8000fd4:	f000 f8a6 	bl	8001124 <MX_SPI1_Init>
  MX_FATFS_Init();
 8000fd8:	f004 f9de 	bl	8005398 <MX_FATFS_Init>
  MX_I2C1_Init();
 8000fdc:	f000 f862 	bl	80010a4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000fe0:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <main+0x48>)
 8000fe2:	f003 fc1b 	bl	800481c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8000fe6:	213c      	movs	r1, #60	@ 0x3c
 8000fe8:	4804      	ldr	r0, [pc, #16]	@ (8000ffc <main+0x4c>)
 8000fea:	f003 fd2d 	bl	8004a48 <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  run();
 8000fee:	f008 fc11 	bl	8009814 <run>
 8000ff2:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000268 	.word	0x20000268
 8000ffc:	200002b4 	.word	0x200002b4

08001000 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b096      	sub	sp, #88	@ 0x58
 8001004:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	2244      	movs	r2, #68	@ 0x44
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f008 ff43 	bl	8009e9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001014:	463b      	mov	r3, r7
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	60da      	str	r2, [r3, #12]
 8001020:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001022:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001026:	f001 fb11 	bl	800264c <HAL_PWREx_ControlVoltageScaling>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001030:	f000 fb32 	bl	8001698 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001034:	2302      	movs	r3, #2
 8001036:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001038:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800103c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800103e:	2310      	movs	r3, #16
 8001040:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001042:	2302      	movs	r3, #2
 8001044:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001046:	2302      	movs	r3, #2
 8001048:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800104a:	2301      	movs	r3, #1
 800104c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800104e:	230a      	movs	r3, #10
 8001050:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001052:	2307      	movs	r3, #7
 8001054:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001056:	2302      	movs	r3, #2
 8001058:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800105a:	2302      	movs	r3, #2
 800105c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	4618      	mov	r0, r3
 8001064:	f001 fb48 	bl	80026f8 <HAL_RCC_OscConfig>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800106e:	f000 fb13 	bl	8001698 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001072:	230f      	movs	r3, #15
 8001074:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001076:	2303      	movs	r3, #3
 8001078:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8001082:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001086:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001088:	463b      	mov	r3, r7
 800108a:	2104      	movs	r1, #4
 800108c:	4618      	mov	r0, r3
 800108e:	f001 ff0f 	bl	8002eb0 <HAL_RCC_ClockConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001098:	f000 fafe 	bl	8001698 <Error_Handler>
  }
}
 800109c:	bf00      	nop
 800109e:	3758      	adds	r7, #88	@ 0x58
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001118 <MX_I2C1_Init+0x74>)
 80010aa:	4a1c      	ldr	r2, [pc, #112]	@ (800111c <MX_I2C1_Init+0x78>)
 80010ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80010ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001118 <MX_I2C1_Init+0x74>)
 80010b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001120 <MX_I2C1_Init+0x7c>)
 80010b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80010b4:	4b18      	ldr	r3, [pc, #96]	@ (8001118 <MX_I2C1_Init+0x74>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ba:	4b17      	ldr	r3, [pc, #92]	@ (8001118 <MX_I2C1_Init+0x74>)
 80010bc:	2201      	movs	r2, #1
 80010be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010c0:	4b15      	ldr	r3, [pc, #84]	@ (8001118 <MX_I2C1_Init+0x74>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80010c6:	4b14      	ldr	r3, [pc, #80]	@ (8001118 <MX_I2C1_Init+0x74>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010cc:	4b12      	ldr	r3, [pc, #72]	@ (8001118 <MX_I2C1_Init+0x74>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010d2:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <MX_I2C1_Init+0x74>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001118 <MX_I2C1_Init+0x74>)
 80010da:	2200      	movs	r2, #0
 80010dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010de:	480e      	ldr	r0, [pc, #56]	@ (8001118 <MX_I2C1_Init+0x74>)
 80010e0:	f001 f974 	bl	80023cc <HAL_I2C_Init>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010ea:	f000 fad5 	bl	8001698 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010ee:	2100      	movs	r1, #0
 80010f0:	4809      	ldr	r0, [pc, #36]	@ (8001118 <MX_I2C1_Init+0x74>)
 80010f2:	f001 fa06 	bl	8002502 <HAL_I2CEx_ConfigAnalogFilter>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010fc:	f000 facc 	bl	8001698 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001100:	2100      	movs	r1, #0
 8001102:	4805      	ldr	r0, [pc, #20]	@ (8001118 <MX_I2C1_Init+0x74>)
 8001104:	f001 fa48 	bl	8002598 <HAL_I2CEx_ConfigDigitalFilter>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800110e:	f000 fac3 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	2000009c 	.word	0x2000009c
 800111c:	40005400 	.word	0x40005400
 8001120:	10d19ce4 	.word	0x10d19ce4

08001124 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001128:	4b1b      	ldr	r3, [pc, #108]	@ (8001198 <MX_SPI1_Init+0x74>)
 800112a:	4a1c      	ldr	r2, [pc, #112]	@ (800119c <MX_SPI1_Init+0x78>)
 800112c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800112e:	4b1a      	ldr	r3, [pc, #104]	@ (8001198 <MX_SPI1_Init+0x74>)
 8001130:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001134:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001136:	4b18      	ldr	r3, [pc, #96]	@ (8001198 <MX_SPI1_Init+0x74>)
 8001138:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800113c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800113e:	4b16      	ldr	r3, [pc, #88]	@ (8001198 <MX_SPI1_Init+0x74>)
 8001140:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8001144:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001146:	4b14      	ldr	r3, [pc, #80]	@ (8001198 <MX_SPI1_Init+0x74>)
 8001148:	2200      	movs	r2, #0
 800114a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800114c:	4b12      	ldr	r3, [pc, #72]	@ (8001198 <MX_SPI1_Init+0x74>)
 800114e:	2200      	movs	r2, #0
 8001150:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001152:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <MX_SPI1_Init+0x74>)
 8001154:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001158:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800115a:	4b0f      	ldr	r3, [pc, #60]	@ (8001198 <MX_SPI1_Init+0x74>)
 800115c:	2200      	movs	r2, #0
 800115e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001160:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <MX_SPI1_Init+0x74>)
 8001162:	2200      	movs	r2, #0
 8001164:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001166:	4b0c      	ldr	r3, [pc, #48]	@ (8001198 <MX_SPI1_Init+0x74>)
 8001168:	2200      	movs	r2, #0
 800116a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800116c:	4b0a      	ldr	r3, [pc, #40]	@ (8001198 <MX_SPI1_Init+0x74>)
 800116e:	2200      	movs	r2, #0
 8001170:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001172:	4b09      	ldr	r3, [pc, #36]	@ (8001198 <MX_SPI1_Init+0x74>)
 8001174:	2207      	movs	r2, #7
 8001176:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001178:	4b07      	ldr	r3, [pc, #28]	@ (8001198 <MX_SPI1_Init+0x74>)
 800117a:	2200      	movs	r2, #0
 800117c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800117e:	4b06      	ldr	r3, [pc, #24]	@ (8001198 <MX_SPI1_Init+0x74>)
 8001180:	2208      	movs	r2, #8
 8001182:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001184:	4804      	ldr	r0, [pc, #16]	@ (8001198 <MX_SPI1_Init+0x74>)
 8001186:	f002 fd3b 	bl	8003c00 <HAL_SPI_Init>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001190:	f000 fa82 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}
 8001198:	200000f0 	.word	0x200000f0
 800119c:	40013000 	.word	0x40013000

080011a0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001218 <MX_SPI2_Init+0x78>)
 80011a8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011b0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80011b2:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011b8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80011ba:	4b16      	ldr	r3, [pc, #88]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011bc:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80011c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011c2:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011c8:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011d4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011d8:	2200      	movs	r2, #0
 80011da:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011dc:	4b0d      	ldr	r3, [pc, #52]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011de:	2200      	movs	r2, #0
 80011e0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80011ee:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011f0:	2207      	movs	r2, #7
 80011f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011f4:	4b07      	ldr	r3, [pc, #28]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80011fa:	4b06      	ldr	r3, [pc, #24]	@ (8001214 <MX_SPI2_Init+0x74>)
 80011fc:	2208      	movs	r2, #8
 80011fe:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001200:	4804      	ldr	r0, [pc, #16]	@ (8001214 <MX_SPI2_Init+0x74>)
 8001202:	f002 fcfd 	bl	8003c00 <HAL_SPI_Init>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 800120c:	f000 fa44 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001210:	bf00      	nop
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000154 	.word	0x20000154
 8001218:	40003800 	.word	0x40003800

0800121c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001220:	4b1b      	ldr	r3, [pc, #108]	@ (8001290 <MX_SPI3_Init+0x74>)
 8001222:	4a1c      	ldr	r2, [pc, #112]	@ (8001294 <MX_SPI3_Init+0x78>)
 8001224:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001226:	4b1a      	ldr	r3, [pc, #104]	@ (8001290 <MX_SPI3_Init+0x74>)
 8001228:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800122c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800122e:	4b18      	ldr	r3, [pc, #96]	@ (8001290 <MX_SPI3_Init+0x74>)
 8001230:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001234:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001236:	4b16      	ldr	r3, [pc, #88]	@ (8001290 <MX_SPI3_Init+0x74>)
 8001238:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 800123c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800123e:	4b14      	ldr	r3, [pc, #80]	@ (8001290 <MX_SPI3_Init+0x74>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001244:	4b12      	ldr	r3, [pc, #72]	@ (8001290 <MX_SPI3_Init+0x74>)
 8001246:	2200      	movs	r2, #0
 8001248:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800124a:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <MX_SPI3_Init+0x74>)
 800124c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001250:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001252:	4b0f      	ldr	r3, [pc, #60]	@ (8001290 <MX_SPI3_Init+0x74>)
 8001254:	2200      	movs	r2, #0
 8001256:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001258:	4b0d      	ldr	r3, [pc, #52]	@ (8001290 <MX_SPI3_Init+0x74>)
 800125a:	2200      	movs	r2, #0
 800125c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800125e:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <MX_SPI3_Init+0x74>)
 8001260:	2200      	movs	r2, #0
 8001262:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001264:	4b0a      	ldr	r3, [pc, #40]	@ (8001290 <MX_SPI3_Init+0x74>)
 8001266:	2200      	movs	r2, #0
 8001268:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800126a:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <MX_SPI3_Init+0x74>)
 800126c:	2207      	movs	r2, #7
 800126e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001270:	4b07      	ldr	r3, [pc, #28]	@ (8001290 <MX_SPI3_Init+0x74>)
 8001272:	2200      	movs	r2, #0
 8001274:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001276:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <MX_SPI3_Init+0x74>)
 8001278:	2208      	movs	r2, #8
 800127a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800127c:	4804      	ldr	r0, [pc, #16]	@ (8001290 <MX_SPI3_Init+0x74>)
 800127e:	f002 fcbf 	bl	8003c00 <HAL_SPI_Init>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_SPI3_Init+0x70>
  {
    Error_Handler();
 8001288:	f000 fa06 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}
 8001290:	200001b8 	.word	0x200001b8
 8001294:	40003c00 	.word	0x40003c00

08001298 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800129e:	f107 0310 	add.w	r3, r7, #16
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012b6:	4b20      	ldr	r3, [pc, #128]	@ (8001338 <MX_TIM1_Init+0xa0>)
 80012b8:	4a20      	ldr	r2, [pc, #128]	@ (800133c <MX_TIM1_Init+0xa4>)
 80012ba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4999;
 80012bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001338 <MX_TIM1_Init+0xa0>)
 80012be:	f241 3287 	movw	r2, #4999	@ 0x1387
 80012c2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001338 <MX_TIM1_Init+0xa0>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1;
 80012ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <MX_TIM1_Init+0xa0>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d0:	4b19      	ldr	r3, [pc, #100]	@ (8001338 <MX_TIM1_Init+0xa0>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012d6:	4b18      	ldr	r3, [pc, #96]	@ (8001338 <MX_TIM1_Init+0xa0>)
 80012d8:	2200      	movs	r2, #0
 80012da:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012dc:	4b16      	ldr	r3, [pc, #88]	@ (8001338 <MX_TIM1_Init+0xa0>)
 80012de:	2200      	movs	r2, #0
 80012e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012e2:	4815      	ldr	r0, [pc, #84]	@ (8001338 <MX_TIM1_Init+0xa0>)
 80012e4:	f003 fa42 	bl	800476c <HAL_TIM_Base_Init>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80012ee:	f000 f9d3 	bl	8001698 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012f8:	f107 0310 	add.w	r3, r7, #16
 80012fc:	4619      	mov	r1, r3
 80012fe:	480e      	ldr	r0, [pc, #56]	@ (8001338 <MX_TIM1_Init+0xa0>)
 8001300:	f003 fd57 	bl	8004db2 <HAL_TIM_ConfigClockSource>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800130a:	f000 f9c5 	bl	8001698 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800130e:	2300      	movs	r3, #0
 8001310:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001312:	2300      	movs	r3, #0
 8001314:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	4619      	mov	r1, r3
 800131e:	4806      	ldr	r0, [pc, #24]	@ (8001338 <MX_TIM1_Init+0xa0>)
 8001320:	f003 ff94 	bl	800524c <HAL_TIMEx_MasterConfigSynchronization>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800132a:	f000 f9b5 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	3720      	adds	r7, #32
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	2000021c 	.word	0x2000021c
 800133c:	40012c00 	.word	0x40012c00

08001340 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b088      	sub	sp, #32
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001346:	f107 0310 	add.w	r3, r7, #16
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800135e:	4b1e      	ldr	r3, [pc, #120]	@ (80013d8 <MX_TIM2_Init+0x98>)
 8001360:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001364:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8001366:	4b1c      	ldr	r3, [pc, #112]	@ (80013d8 <MX_TIM2_Init+0x98>)
 8001368:	2201      	movs	r2, #1
 800136a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800136c:	4b1a      	ldr	r3, [pc, #104]	@ (80013d8 <MX_TIM2_Init+0x98>)
 800136e:	2200      	movs	r2, #0
 8001370:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7999;
 8001372:	4b19      	ldr	r3, [pc, #100]	@ (80013d8 <MX_TIM2_Init+0x98>)
 8001374:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001378:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800137a:	4b17      	ldr	r3, [pc, #92]	@ (80013d8 <MX_TIM2_Init+0x98>)
 800137c:	2200      	movs	r2, #0
 800137e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001380:	4b15      	ldr	r3, [pc, #84]	@ (80013d8 <MX_TIM2_Init+0x98>)
 8001382:	2200      	movs	r2, #0
 8001384:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001386:	4814      	ldr	r0, [pc, #80]	@ (80013d8 <MX_TIM2_Init+0x98>)
 8001388:	f003 f9f0 	bl	800476c <HAL_TIM_Base_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001392:	f000 f981 	bl	8001698 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001396:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800139a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800139c:	f107 0310 	add.w	r3, r7, #16
 80013a0:	4619      	mov	r1, r3
 80013a2:	480d      	ldr	r0, [pc, #52]	@ (80013d8 <MX_TIM2_Init+0x98>)
 80013a4:	f003 fd05 	bl	8004db2 <HAL_TIM_ConfigClockSource>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80013ae:	f000 f973 	bl	8001698 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013b2:	2300      	movs	r3, #0
 80013b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	4619      	mov	r1, r3
 80013be:	4806      	ldr	r0, [pc, #24]	@ (80013d8 <MX_TIM2_Init+0x98>)
 80013c0:	f003 ff44 	bl	800524c <HAL_TIMEx_MasterConfigSynchronization>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80013ca:	f000 f965 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013ce:	bf00      	nop
 80013d0:	3720      	adds	r7, #32
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000268 	.word	0x20000268

080013dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08c      	sub	sp, #48	@ 0x30
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013e2:	f107 030c 	add.w	r3, r7, #12
 80013e6:	2224      	movs	r2, #36	@ 0x24
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f008 fd55 	bl	8009e9a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f0:	463b      	mov	r3, r7
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013fa:	4b20      	ldr	r3, [pc, #128]	@ (800147c <MX_TIM3_Init+0xa0>)
 80013fc:	4a20      	ldr	r2, [pc, #128]	@ (8001480 <MX_TIM3_Init+0xa4>)
 80013fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001400:	4b1e      	ldr	r3, [pc, #120]	@ (800147c <MX_TIM3_Init+0xa0>)
 8001402:	2200      	movs	r2, #0
 8001404:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001406:	4b1d      	ldr	r3, [pc, #116]	@ (800147c <MX_TIM3_Init+0xa0>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800140c:	4b1b      	ldr	r3, [pc, #108]	@ (800147c <MX_TIM3_Init+0xa0>)
 800140e:	2263      	movs	r2, #99	@ 0x63
 8001410:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001412:	4b1a      	ldr	r3, [pc, #104]	@ (800147c <MX_TIM3_Init+0xa0>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001418:	4b18      	ldr	r3, [pc, #96]	@ (800147c <MX_TIM3_Init+0xa0>)
 800141a:	2280      	movs	r2, #128	@ 0x80
 800141c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800141e:	2303      	movs	r3, #3
 8001420:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001422:	2300      	movs	r3, #0
 8001424:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001426:	2301      	movs	r3, #1
 8001428:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800142a:	2300      	movs	r3, #0
 800142c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001432:	2300      	movs	r3, #0
 8001434:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001436:	2301      	movs	r3, #1
 8001438:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800143a:	2300      	movs	r3, #0
 800143c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 800143e:	230a      	movs	r3, #10
 8001440:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	4619      	mov	r1, r3
 8001448:	480c      	ldr	r0, [pc, #48]	@ (800147c <MX_TIM3_Init+0xa0>)
 800144a:	f003 fa57 	bl	80048fc <HAL_TIM_Encoder_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001454:	f000 f920 	bl	8001698 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001458:	2300      	movs	r3, #0
 800145a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145c:	2300      	movs	r3, #0
 800145e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001460:	463b      	mov	r3, r7
 8001462:	4619      	mov	r1, r3
 8001464:	4805      	ldr	r0, [pc, #20]	@ (800147c <MX_TIM3_Init+0xa0>)
 8001466:	f003 fef1 	bl	800524c <HAL_TIMEx_MasterConfigSynchronization>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001470:	f000 f912 	bl	8001698 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	3730      	adds	r7, #48	@ 0x30
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	200002b4 	.word	0x200002b4
 8001480:	40000400 	.word	0x40000400

08001484 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08a      	sub	sp, #40	@ 0x28
 8001488:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
 8001494:	609a      	str	r2, [r3, #8]
 8001496:	60da      	str	r2, [r3, #12]
 8001498:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800149a:	4b7b      	ldr	r3, [pc, #492]	@ (8001688 <MX_GPIO_Init+0x204>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149e:	4a7a      	ldr	r2, [pc, #488]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014a0:	f043 0304 	orr.w	r3, r3, #4
 80014a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a6:	4b78      	ldr	r3, [pc, #480]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014aa:	f003 0304 	and.w	r3, r3, #4
 80014ae:	613b      	str	r3, [r7, #16]
 80014b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014b2:	4b75      	ldr	r3, [pc, #468]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b6:	4a74      	ldr	r2, [pc, #464]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014be:	4b72      	ldr	r3, [pc, #456]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ca:	4b6f      	ldr	r3, [pc, #444]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ce:	4a6e      	ldr	r2, [pc, #440]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014d0:	f043 0301 	orr.w	r3, r3, #1
 80014d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014d6:	4b6c      	ldr	r3, [pc, #432]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e2:	4b69      	ldr	r3, [pc, #420]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e6:	4a68      	ldr	r2, [pc, #416]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014e8:	f043 0302 	orr.w	r3, r3, #2
 80014ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ee:	4b66      	ldr	r3, [pc, #408]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f2:	f003 0302 	and.w	r3, r3, #2
 80014f6:	607b      	str	r3, [r7, #4]
 80014f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014fa:	4b63      	ldr	r3, [pc, #396]	@ (8001688 <MX_GPIO_Init+0x204>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fe:	4a62      	ldr	r2, [pc, #392]	@ (8001688 <MX_GPIO_Init+0x204>)
 8001500:	f043 0308 	orr.w	r3, r3, #8
 8001504:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001506:	4b60      	ldr	r3, [pc, #384]	@ (8001688 <MX_GPIO_Init+0x204>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150a:	f003 0308 	and.w	r3, r3, #8
 800150e:	603b      	str	r3, [r7, #0]
 8001510:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D7_Pin|D6_Pin, GPIO_PIN_RESET);
 8001512:	2200      	movs	r2, #0
 8001514:	2103      	movs	r1, #3
 8001516:	485d      	ldr	r0, [pc, #372]	@ (800168c <MX_GPIO_Init+0x208>)
 8001518:	f000 ff28 	bl	800236c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|EN_Pin|D4_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 800151c:	2200      	movs	r2, #0
 800151e:	f240 2113 	movw	r1, #531	@ 0x213
 8001522:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001526:	f000 ff21 	bl	800236c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D5_Pin|spi_cn2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 800152a:	2200      	movs	r2, #0
 800152c:	f248 0141 	movw	r1, #32833	@ 0x8041
 8001530:	4857      	ldr	r0, [pc, #348]	@ (8001690 <MX_GPIO_Init+0x20c>)
 8001532:	f000 ff1b 	bl	800236c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(spi_cn3_GPIO_Port, spi_cn3_Pin, GPIO_PIN_RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	2104      	movs	r1, #4
 800153a:	4856      	ldr	r0, [pc, #344]	@ (8001694 <MX_GPIO_Init+0x210>)
 800153c:	f000 ff16 	bl	800236c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001540:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001544:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001546:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800154a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	4619      	mov	r1, r3
 8001556:	484d      	ldr	r0, [pc, #308]	@ (800168c <MX_GPIO_Init+0x208>)
 8001558:	f000 fd46 	bl	8001fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D6_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D6_Pin;
 800155c:	2303      	movs	r3, #3
 800155e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001560:	2301      	movs	r3, #1
 8001562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001568:	2302      	movs	r3, #2
 800156a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4619      	mov	r1, r3
 8001572:	4846      	ldr	r0, [pc, #280]	@ (800168c <MX_GPIO_Init+0x208>)
 8001574:	f000 fd38 	bl	8001fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin EN_Pin D4_Pin */
  GPIO_InitStruct.Pin = RS_Pin|EN_Pin|D4_Pin;
 8001578:	2313      	movs	r3, #19
 800157a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157c:	2301      	movs	r3, #1
 800157e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001584:	2302      	movs	r3, #2
 8001586:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001588:	f107 0314 	add.w	r3, r7, #20
 800158c:	4619      	mov	r1, r3
 800158e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001592:	f000 fd29 	bl	8001fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_10;
 8001596:	f240 530c 	movw	r3, #1292	@ 0x50c
 800159a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800159c:	2300      	movs	r3, #0
 800159e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4619      	mov	r1, r3
 80015aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ae:	f000 fd1b 	bl	8001fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : D5_Pin */
  GPIO_InitStruct.Pin = D5_Pin;
 80015b2:	2301      	movs	r3, #1
 80015b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b6:	2301      	movs	r3, #1
 80015b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015be:	2302      	movs	r3, #2
 80015c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D5_GPIO_Port, &GPIO_InitStruct);
 80015c2:	f107 0314 	add.w	r3, r7, #20
 80015c6:	4619      	mov	r1, r3
 80015c8:	4831      	ldr	r0, [pc, #196]	@ (8001690 <MX_GPIO_Init+0x20c>)
 80015ca:	f000 fd0d 	bl	8001fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5;
 80015ce:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 80015d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4619      	mov	r1, r3
 80015e2:	482b      	ldr	r0, [pc, #172]	@ (8001690 <MX_GPIO_Init+0x20c>)
 80015e4:	f000 fd00 	bl	8001fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : spi_cn2_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = spi_cn2_Pin|SD_CS_Pin;
 80015e8:	f248 0340 	movw	r3, #32832	@ 0x8040
 80015ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ee:	2301      	movs	r3, #1
 80015f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f6:	2300      	movs	r3, #0
 80015f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015fa:	f107 0314 	add.w	r3, r7, #20
 80015fe:	4619      	mov	r1, r3
 8001600:	4823      	ldr	r0, [pc, #140]	@ (8001690 <MX_GPIO_Init+0x20c>)
 8001602:	f000 fcf1 	bl	8001fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : dial_btn_Pin */
  GPIO_InitStruct.Pin = dial_btn_Pin;
 8001606:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800160a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800160c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001612:	2301      	movs	r3, #1
 8001614:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(dial_btn_GPIO_Port, &GPIO_InitStruct);
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	4619      	mov	r1, r3
 800161c:	481b      	ldr	r0, [pc, #108]	@ (800168c <MX_GPIO_Init+0x208>)
 800161e:	f000 fce3 	bl	8001fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001622:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001626:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001628:	2301      	movs	r3, #1
 800162a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001630:	2300      	movs	r3, #0
 8001632:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001634:	f107 0314 	add.w	r3, r7, #20
 8001638:	4619      	mov	r1, r3
 800163a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800163e:	f000 fcd3 	bl	8001fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : spi_cn3_Pin */
  GPIO_InitStruct.Pin = spi_cn3_Pin;
 8001642:	2304      	movs	r3, #4
 8001644:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001646:	2301      	movs	r3, #1
 8001648:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800164e:	2302      	movs	r3, #2
 8001650:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(spi_cn3_GPIO_Port, &GPIO_InitStruct);
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	4619      	mov	r1, r3
 8001658:	480e      	ldr	r0, [pc, #56]	@ (8001694 <MX_GPIO_Init+0x210>)
 800165a:	f000 fcc5 	bl	8001fe8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800165e:	2200      	movs	r2, #0
 8001660:	2100      	movs	r1, #0
 8001662:	2017      	movs	r0, #23
 8001664:	f000 fc89 	bl	8001f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001668:	2017      	movs	r0, #23
 800166a:	f000 fca2 	bl	8001fb2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800166e:	2200      	movs	r2, #0
 8001670:	2100      	movs	r1, #0
 8001672:	2028      	movs	r0, #40	@ 0x28
 8001674:	f000 fc81 	bl	8001f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001678:	2028      	movs	r0, #40	@ 0x28
 800167a:	f000 fc9a 	bl	8001fb2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800167e:	bf00      	nop
 8001680:	3728      	adds	r7, #40	@ 0x28
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40021000 	.word	0x40021000
 800168c:	48000800 	.word	0x48000800
 8001690:	48000400 	.word	0x48000400
 8001694:	48000c00 	.word	0x48000c00

08001698 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800169c:	b672      	cpsid	i
}
 800169e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <Error_Handler+0x8>

080016a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016aa:	4b0f      	ldr	r3, [pc, #60]	@ (80016e8 <HAL_MspInit+0x44>)
 80016ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ae:	4a0e      	ldr	r2, [pc, #56]	@ (80016e8 <HAL_MspInit+0x44>)
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80016b6:	4b0c      	ldr	r3, [pc, #48]	@ (80016e8 <HAL_MspInit+0x44>)
 80016b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c2:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <HAL_MspInit+0x44>)
 80016c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c6:	4a08      	ldr	r2, [pc, #32]	@ (80016e8 <HAL_MspInit+0x44>)
 80016c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ce:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <HAL_MspInit+0x44>)
 80016d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d6:	603b      	str	r3, [r7, #0]
 80016d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016da:	bf00      	nop
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	40021000 	.word	0x40021000

080016ec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b0ac      	sub	sp, #176	@ 0xb0
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001704:	f107 0314 	add.w	r3, r7, #20
 8001708:	2288      	movs	r2, #136	@ 0x88
 800170a:	2100      	movs	r1, #0
 800170c:	4618      	mov	r0, r3
 800170e:	f008 fbc4 	bl	8009e9a <memset>
  if(hi2c->Instance==I2C1)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a21      	ldr	r2, [pc, #132]	@ (800179c <HAL_I2C_MspInit+0xb0>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d13b      	bne.n	8001794 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800171c:	2340      	movs	r3, #64	@ 0x40
 800171e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001720:	2300      	movs	r3, #0
 8001722:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	4618      	mov	r0, r3
 800172a:	f001 fdad 	bl	8003288 <HAL_RCCEx_PeriphCLKConfig>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001734:	f7ff ffb0 	bl	8001698 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001738:	4b19      	ldr	r3, [pc, #100]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 800173a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173c:	4a18      	ldr	r2, [pc, #96]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 800173e:	f043 0302 	orr.w	r3, r3, #2
 8001742:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001744:	4b16      	ldr	r3, [pc, #88]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 8001746:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001748:	f003 0302 	and.w	r3, r3, #2
 800174c:	613b      	str	r3, [r7, #16]
 800174e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001750:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001754:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001758:	2312      	movs	r3, #18
 800175a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001764:	2303      	movs	r3, #3
 8001766:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800176a:	2304      	movs	r3, #4
 800176c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001770:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001774:	4619      	mov	r1, r3
 8001776:	480b      	ldr	r0, [pc, #44]	@ (80017a4 <HAL_I2C_MspInit+0xb8>)
 8001778:	f000 fc36 	bl	8001fe8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800177c:	4b08      	ldr	r3, [pc, #32]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 800177e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001780:	4a07      	ldr	r2, [pc, #28]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 8001782:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001786:	6593      	str	r3, [r2, #88]	@ 0x58
 8001788:	4b05      	ldr	r3, [pc, #20]	@ (80017a0 <HAL_I2C_MspInit+0xb4>)
 800178a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001794:	bf00      	nop
 8001796:	37b0      	adds	r7, #176	@ 0xb0
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40005400 	.word	0x40005400
 80017a0:	40021000 	.word	0x40021000
 80017a4:	48000400 	.word	0x48000400

080017a8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08e      	sub	sp, #56	@ 0x38
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	60da      	str	r2, [r3, #12]
 80017be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a46      	ldr	r2, [pc, #280]	@ (80018e0 <HAL_SPI_MspInit+0x138>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d129      	bne.n	800181e <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017ca:	4b46      	ldr	r3, [pc, #280]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 80017cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ce:	4a45      	ldr	r2, [pc, #276]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 80017d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80017d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80017d6:	4b43      	ldr	r3, [pc, #268]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 80017d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017de:	623b      	str	r3, [r7, #32]
 80017e0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e2:	4b40      	ldr	r3, [pc, #256]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 80017e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e6:	4a3f      	ldr	r2, [pc, #252]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ee:	4b3d      	ldr	r3, [pc, #244]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	61fb      	str	r3, [r7, #28]
 80017f8:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80017fa:	23e0      	movs	r3, #224	@ 0xe0
 80017fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fe:	2302      	movs	r3, #2
 8001800:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001806:	2303      	movs	r3, #3
 8001808:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800180a:	2305      	movs	r3, #5
 800180c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001812:	4619      	mov	r1, r3
 8001814:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001818:	f000 fbe6 	bl	8001fe8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 800181c:	e05c      	b.n	80018d8 <HAL_SPI_MspInit+0x130>
  else if(hspi->Instance==SPI2)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a31      	ldr	r2, [pc, #196]	@ (80018e8 <HAL_SPI_MspInit+0x140>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d129      	bne.n	800187c <HAL_SPI_MspInit+0xd4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001828:	4b2e      	ldr	r3, [pc, #184]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 800182a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182c:	4a2d      	ldr	r2, [pc, #180]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 800182e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001832:	6593      	str	r3, [r2, #88]	@ 0x58
 8001834:	4b2b      	ldr	r3, [pc, #172]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 8001836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001838:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800183c:	61bb      	str	r3, [r7, #24]
 800183e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001840:	4b28      	ldr	r3, [pc, #160]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 8001842:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001844:	4a27      	ldr	r2, [pc, #156]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 8001846:	f043 0302 	orr.w	r3, r3, #2
 800184a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800184c:	4b25      	ldr	r3, [pc, #148]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 800184e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001850:	f003 0302 	and.w	r3, r3, #2
 8001854:	617b      	str	r3, [r7, #20]
 8001856:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001858:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800185c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185e:	2302      	movs	r3, #2
 8001860:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001866:	2303      	movs	r3, #3
 8001868:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800186a:	2305      	movs	r3, #5
 800186c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800186e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001872:	4619      	mov	r1, r3
 8001874:	481d      	ldr	r0, [pc, #116]	@ (80018ec <HAL_SPI_MspInit+0x144>)
 8001876:	f000 fbb7 	bl	8001fe8 <HAL_GPIO_Init>
}
 800187a:	e02d      	b.n	80018d8 <HAL_SPI_MspInit+0x130>
  else if(hspi->Instance==SPI3)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a1b      	ldr	r2, [pc, #108]	@ (80018f0 <HAL_SPI_MspInit+0x148>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d128      	bne.n	80018d8 <HAL_SPI_MspInit+0x130>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001886:	4b17      	ldr	r3, [pc, #92]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 8001888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188a:	4a16      	ldr	r2, [pc, #88]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 800188c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001890:	6593      	str	r3, [r2, #88]	@ 0x58
 8001892:	4b14      	ldr	r3, [pc, #80]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 8001894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001896:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800189a:	613b      	str	r3, [r7, #16]
 800189c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800189e:	4b11      	ldr	r3, [pc, #68]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a2:	4a10      	ldr	r2, [pc, #64]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 80018a4:	f043 0304 	orr.w	r3, r3, #4
 80018a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018aa:	4b0e      	ldr	r3, [pc, #56]	@ (80018e4 <HAL_SPI_MspInit+0x13c>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ae:	f003 0304 	and.w	r3, r3, #4
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018b6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	2302      	movs	r3, #2
 80018be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c4:	2303      	movs	r3, #3
 80018c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018c8:	2306      	movs	r3, #6
 80018ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018d0:	4619      	mov	r1, r3
 80018d2:	4808      	ldr	r0, [pc, #32]	@ (80018f4 <HAL_SPI_MspInit+0x14c>)
 80018d4:	f000 fb88 	bl	8001fe8 <HAL_GPIO_Init>
}
 80018d8:	bf00      	nop
 80018da:	3738      	adds	r7, #56	@ 0x38
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40013000 	.word	0x40013000
 80018e4:	40021000 	.word	0x40021000
 80018e8:	40003800 	.word	0x40003800
 80018ec:	48000400 	.word	0x48000400
 80018f0:	40003c00 	.word	0x40003c00
 80018f4:	48000800 	.word	0x48000800

080018f8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a1a      	ldr	r2, [pc, #104]	@ (8001970 <HAL_TIM_Base_MspInit+0x78>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d114      	bne.n	8001934 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800190a:	4b1a      	ldr	r3, [pc, #104]	@ (8001974 <HAL_TIM_Base_MspInit+0x7c>)
 800190c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800190e:	4a19      	ldr	r2, [pc, #100]	@ (8001974 <HAL_TIM_Base_MspInit+0x7c>)
 8001910:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001914:	6613      	str	r3, [r2, #96]	@ 0x60
 8001916:	4b17      	ldr	r3, [pc, #92]	@ (8001974 <HAL_TIM_Base_MspInit+0x7c>)
 8001918:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800191a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001922:	2200      	movs	r2, #0
 8001924:	2100      	movs	r1, #0
 8001926:	201a      	movs	r0, #26
 8001928:	f000 fb27 	bl	8001f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800192c:	201a      	movs	r0, #26
 800192e:	f000 fb40 	bl	8001fb2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001932:	e018      	b.n	8001966 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM2)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800193c:	d113      	bne.n	8001966 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800193e:	4b0d      	ldr	r3, [pc, #52]	@ (8001974 <HAL_TIM_Base_MspInit+0x7c>)
 8001940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001942:	4a0c      	ldr	r2, [pc, #48]	@ (8001974 <HAL_TIM_Base_MspInit+0x7c>)
 8001944:	f043 0301 	orr.w	r3, r3, #1
 8001948:	6593      	str	r3, [r2, #88]	@ 0x58
 800194a:	4b0a      	ldr	r3, [pc, #40]	@ (8001974 <HAL_TIM_Base_MspInit+0x7c>)
 800194c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	60bb      	str	r3, [r7, #8]
 8001954:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001956:	2200      	movs	r2, #0
 8001958:	2100      	movs	r1, #0
 800195a:	201c      	movs	r0, #28
 800195c:	f000 fb0d 	bl	8001f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001960:	201c      	movs	r0, #28
 8001962:	f000 fb26 	bl	8001fb2 <HAL_NVIC_EnableIRQ>
}
 8001966:	bf00      	nop
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40012c00 	.word	0x40012c00
 8001974:	40021000 	.word	0x40021000

08001978 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b08a      	sub	sp, #40	@ 0x28
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001980:	f107 0314 	add.w	r3, r7, #20
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	60da      	str	r2, [r3, #12]
 800198e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a1b      	ldr	r2, [pc, #108]	@ (8001a04 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d12f      	bne.n	80019fa <HAL_TIM_Encoder_MspInit+0x82>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800199a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a08 <HAL_TIM_Encoder_MspInit+0x90>)
 800199c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800199e:	4a1a      	ldr	r2, [pc, #104]	@ (8001a08 <HAL_TIM_Encoder_MspInit+0x90>)
 80019a0:	f043 0302 	orr.w	r3, r3, #2
 80019a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80019a6:	4b18      	ldr	r3, [pc, #96]	@ (8001a08 <HAL_TIM_Encoder_MspInit+0x90>)
 80019a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019b2:	4b15      	ldr	r3, [pc, #84]	@ (8001a08 <HAL_TIM_Encoder_MspInit+0x90>)
 80019b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b6:	4a14      	ldr	r2, [pc, #80]	@ (8001a08 <HAL_TIM_Encoder_MspInit+0x90>)
 80019b8:	f043 0304 	orr.w	r3, r3, #4
 80019bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019be:	4b12      	ldr	r3, [pc, #72]	@ (8001a08 <HAL_TIM_Encoder_MspInit+0x90>)
 80019c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c2:	f003 0304 	and.w	r3, r3, #4
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019ca:	23c0      	movs	r3, #192	@ 0xc0
 80019cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ce:	2302      	movs	r3, #2
 80019d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d2:	2300      	movs	r3, #0
 80019d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d6:	2300      	movs	r3, #0
 80019d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019da:	2302      	movs	r3, #2
 80019dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019de:	f107 0314 	add.w	r3, r7, #20
 80019e2:	4619      	mov	r1, r3
 80019e4:	4809      	ldr	r0, [pc, #36]	@ (8001a0c <HAL_TIM_Encoder_MspInit+0x94>)
 80019e6:	f000 faff 	bl	8001fe8 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019ea:	2200      	movs	r2, #0
 80019ec:	2100      	movs	r1, #0
 80019ee:	201d      	movs	r0, #29
 80019f0:	f000 fac3 	bl	8001f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019f4:	201d      	movs	r0, #29
 80019f6:	f000 fadc 	bl	8001fb2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80019fa:	bf00      	nop
 80019fc:	3728      	adds	r7, #40	@ 0x28
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40000400 	.word	0x40000400
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	48000800 	.word	0x48000800

08001a10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <NMI_Handler+0x4>

08001a18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <HardFault_Handler+0x4>

08001a20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a24:	bf00      	nop
 8001a26:	e7fd      	b.n	8001a24 <MemManage_Handler+0x4>

08001a28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a2c:	bf00      	nop
 8001a2e:	e7fd      	b.n	8001a2c <BusFault_Handler+0x4>

08001a30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <UsageFault_Handler+0x4>

08001a38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a46:	b480      	push	{r7}
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a58:	bf00      	nop
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
	...

08001a64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if (Timer1 > 0)
 8001a68:	4b0b      	ldr	r3, [pc, #44]	@ (8001a98 <SysTick_Handler+0x34>)
 8001a6a:	881b      	ldrh	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d005      	beq.n	8001a7c <SysTick_Handler+0x18>
    Timer1--;
 8001a70:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <SysTick_Handler+0x34>)
 8001a72:	881b      	ldrh	r3, [r3, #0]
 8001a74:	3b01      	subs	r3, #1
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	4b07      	ldr	r3, [pc, #28]	@ (8001a98 <SysTick_Handler+0x34>)
 8001a7a:	801a      	strh	r2, [r3, #0]
  if (Timer2 > 0)
 8001a7c:	4b07      	ldr	r3, [pc, #28]	@ (8001a9c <SysTick_Handler+0x38>)
 8001a7e:	881b      	ldrh	r3, [r3, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d005      	beq.n	8001a90 <SysTick_Handler+0x2c>
    Timer2--;
 8001a84:	4b05      	ldr	r3, [pc, #20]	@ (8001a9c <SysTick_Handler+0x38>)
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	b29a      	uxth	r2, r3
 8001a8c:	4b03      	ldr	r3, [pc, #12]	@ (8001a9c <SysTick_Handler+0x38>)
 8001a8e:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a90:	f000 f954 	bl	8001d3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20000690 	.word	0x20000690
 8001a9c:	20000692 	.word	0x20000692

08001aa0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(dial_btn_Pin);
 8001aa4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001aa8:	f000 fc78 	bl	800239c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ab4:	4802      	ldr	r0, [pc, #8]	@ (8001ac0 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001ab6:	f003 f875 	bl	8004ba4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	2000021c 	.word	0x2000021c

08001ac4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ac8:	4802      	ldr	r0, [pc, #8]	@ (8001ad4 <TIM2_IRQHandler+0x10>)
 8001aca:	f003 f86b 	bl	8004ba4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000268 	.word	0x20000268

08001ad8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001adc:	4802      	ldr	r0, [pc, #8]	@ (8001ae8 <TIM3_IRQHandler+0x10>)
 8001ade:	f003 f861 	bl	8004ba4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	200002b4 	.word	0x200002b4

08001aec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001af0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001af4:	f000 fc52 	bl	800239c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}

08001afc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	60f8      	str	r0, [r7, #12]
 8001b04:	60b9      	str	r1, [r7, #8]
 8001b06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b08:	2300      	movs	r3, #0
 8001b0a:	617b      	str	r3, [r7, #20]
 8001b0c:	e00a      	b.n	8001b24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b0e:	f3af 8000 	nop.w
 8001b12:	4601      	mov	r1, r0
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	1c5a      	adds	r2, r3, #1
 8001b18:	60ba      	str	r2, [r7, #8]
 8001b1a:	b2ca      	uxtb	r2, r1
 8001b1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	3301      	adds	r3, #1
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	697a      	ldr	r2, [r7, #20]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	dbf0      	blt.n	8001b0e <_read+0x12>
  }

  return len;
 8001b2c:	687b      	ldr	r3, [r7, #4]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b36:	b480      	push	{r7}
 8001b38:	b083      	sub	sp, #12
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	b083      	sub	sp, #12
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b5e:	605a      	str	r2, [r3, #4]
  return 0;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <_isatty>:

int _isatty(int file)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b76:	2301      	movs	r3, #1
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3714      	adds	r7, #20
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
	...

08001ba0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ba8:	4a14      	ldr	r2, [pc, #80]	@ (8001bfc <_sbrk+0x5c>)
 8001baa:	4b15      	ldr	r3, [pc, #84]	@ (8001c00 <_sbrk+0x60>)
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bb4:	4b13      	ldr	r3, [pc, #76]	@ (8001c04 <_sbrk+0x64>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d102      	bne.n	8001bc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bbc:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <_sbrk+0x64>)
 8001bbe:	4a12      	ldr	r2, [pc, #72]	@ (8001c08 <_sbrk+0x68>)
 8001bc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bc2:	4b10      	ldr	r3, [pc, #64]	@ (8001c04 <_sbrk+0x64>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d207      	bcs.n	8001be0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bd0:	f008 f9c2 	bl	8009f58 <__errno>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	220c      	movs	r2, #12
 8001bd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	e009      	b.n	8001bf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001be0:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <_sbrk+0x64>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001be6:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <_sbrk+0x64>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4413      	add	r3, r2
 8001bee:	4a05      	ldr	r2, [pc, #20]	@ (8001c04 <_sbrk+0x64>)
 8001bf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3718      	adds	r7, #24
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20018000 	.word	0x20018000
 8001c00:	00000400 	.word	0x00000400
 8001c04:	20000300 	.word	0x20000300
 8001c08:	20002068 	.word	0x20002068

08001c0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c10:	4b06      	ldr	r3, [pc, #24]	@ (8001c2c <SystemInit+0x20>)
 8001c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c16:	4a05      	ldr	r2, [pc, #20]	@ (8001c2c <SystemInit+0x20>)
 8001c18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c68 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c34:	f7ff ffea 	bl	8001c0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c38:	480c      	ldr	r0, [pc, #48]	@ (8001c6c <LoopForever+0x6>)
  ldr r1, =_edata
 8001c3a:	490d      	ldr	r1, [pc, #52]	@ (8001c70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c3c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c74 <LoopForever+0xe>)
  movs r3, #0
 8001c3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c40:	e002      	b.n	8001c48 <LoopCopyDataInit>

08001c42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c46:	3304      	adds	r3, #4

08001c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c4c:	d3f9      	bcc.n	8001c42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c50:	4c0a      	ldr	r4, [pc, #40]	@ (8001c7c <LoopForever+0x16>)
  movs r3, #0
 8001c52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c54:	e001      	b.n	8001c5a <LoopFillZerobss>

08001c56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c58:	3204      	adds	r2, #4

08001c5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c5c:	d3fb      	bcc.n	8001c56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c5e:	f008 f981 	bl	8009f64 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c62:	f7ff f9a5 	bl	8000fb0 <main>

08001c66 <LoopForever>:

LoopForever:
    b LoopForever
 8001c66:	e7fe      	b.n	8001c66 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c68:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c70:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001c74:	0800c320 	.word	0x0800c320
  ldr r2, =_sbss
 8001c78:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001c7c:	20002068 	.word	0x20002068

08001c80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c80:	e7fe      	b.n	8001c80 <ADC1_2_IRQHandler>
	...

08001c84 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc0 <HAL_Init+0x3c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a0b      	ldr	r2, [pc, #44]	@ (8001cc0 <HAL_Init+0x3c>)
 8001c94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c98:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c9a:	2003      	movs	r0, #3
 8001c9c:	f000 f962 	bl	8001f64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	f000 f80f 	bl	8001cc4 <HAL_InitTick>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d002      	beq.n	8001cb2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	71fb      	strb	r3, [r7, #7]
 8001cb0:	e001      	b.n	8001cb6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cb2:	f7ff fcf7 	bl	80016a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40022000 	.word	0x40022000

08001cc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001cd0:	4b17      	ldr	r3, [pc, #92]	@ (8001d30 <HAL_InitTick+0x6c>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d023      	beq.n	8001d20 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001cd8:	4b16      	ldr	r3, [pc, #88]	@ (8001d34 <HAL_InitTick+0x70>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b14      	ldr	r3, [pc, #80]	@ (8001d30 <HAL_InitTick+0x6c>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ce6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 f96d 	bl	8001fce <HAL_SYSTICK_Config>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d10f      	bne.n	8001d1a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2b0f      	cmp	r3, #15
 8001cfe:	d809      	bhi.n	8001d14 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d00:	2200      	movs	r2, #0
 8001d02:	6879      	ldr	r1, [r7, #4]
 8001d04:	f04f 30ff 	mov.w	r0, #4294967295
 8001d08:	f000 f937 	bl	8001f7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d38 <HAL_InitTick+0x74>)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6013      	str	r3, [r2, #0]
 8001d12:	e007      	b.n	8001d24 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	73fb      	strb	r3, [r7, #15]
 8001d18:	e004      	b.n	8001d24 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	73fb      	strb	r3, [r7, #15]
 8001d1e:	e001      	b.n	8001d24 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3710      	adds	r7, #16
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20000008 	.word	0x20000008
 8001d34:	20000000 	.word	0x20000000
 8001d38:	20000004 	.word	0x20000004

08001d3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d40:	4b06      	ldr	r3, [pc, #24]	@ (8001d5c <HAL_IncTick+0x20>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b06      	ldr	r3, [pc, #24]	@ (8001d60 <HAL_IncTick+0x24>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	4a04      	ldr	r2, [pc, #16]	@ (8001d60 <HAL_IncTick+0x24>)
 8001d4e:	6013      	str	r3, [r2, #0]
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	20000008 	.word	0x20000008
 8001d60:	20000304 	.word	0x20000304

08001d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  return uwTick;
 8001d68:	4b03      	ldr	r3, [pc, #12]	@ (8001d78 <HAL_GetTick+0x14>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	20000304 	.word	0x20000304

08001d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d84:	f7ff ffee 	bl	8001d64 <HAL_GetTick>
 8001d88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d94:	d005      	beq.n	8001da2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d96:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc0 <HAL_Delay+0x44>)
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	4413      	add	r3, r2
 8001da0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001da2:	bf00      	nop
 8001da4:	f7ff ffde 	bl	8001d64 <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d8f7      	bhi.n	8001da4 <HAL_Delay+0x28>
  {
  }
}
 8001db4:	bf00      	nop
 8001db6:	bf00      	nop
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	20000008 	.word	0x20000008

08001dc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f003 0307 	and.w	r3, r3, #7
 8001dd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <__NVIC_SetPriorityGrouping+0x44>)
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dda:	68ba      	ldr	r2, [r7, #8]
 8001ddc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001de0:	4013      	ands	r3, r2
 8001de2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001df0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001df4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001df6:	4a04      	ldr	r2, [pc, #16]	@ (8001e08 <__NVIC_SetPriorityGrouping+0x44>)
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	60d3      	str	r3, [r2, #12]
}
 8001dfc:	bf00      	nop
 8001dfe:	3714      	adds	r7, #20
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e10:	4b04      	ldr	r3, [pc, #16]	@ (8001e24 <__NVIC_GetPriorityGrouping+0x18>)
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	0a1b      	lsrs	r3, r3, #8
 8001e16:	f003 0307 	and.w	r3, r3, #7
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr
 8001e24:	e000ed00 	.word	0xe000ed00

08001e28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	db0b      	blt.n	8001e52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	f003 021f 	and.w	r2, r3, #31
 8001e40:	4907      	ldr	r1, [pc, #28]	@ (8001e60 <__NVIC_EnableIRQ+0x38>)
 8001e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e46:	095b      	lsrs	r3, r3, #5
 8001e48:	2001      	movs	r0, #1
 8001e4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	e000e100 	.word	0xe000e100

08001e64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	6039      	str	r1, [r7, #0]
 8001e6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	db0a      	blt.n	8001e8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	b2da      	uxtb	r2, r3
 8001e7c:	490c      	ldr	r1, [pc, #48]	@ (8001eb0 <__NVIC_SetPriority+0x4c>)
 8001e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e82:	0112      	lsls	r2, r2, #4
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	440b      	add	r3, r1
 8001e88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e8c:	e00a      	b.n	8001ea4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	4908      	ldr	r1, [pc, #32]	@ (8001eb4 <__NVIC_SetPriority+0x50>)
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	f003 030f 	and.w	r3, r3, #15
 8001e9a:	3b04      	subs	r3, #4
 8001e9c:	0112      	lsls	r2, r2, #4
 8001e9e:	b2d2      	uxtb	r2, r2
 8001ea0:	440b      	add	r3, r1
 8001ea2:	761a      	strb	r2, [r3, #24]
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	e000e100 	.word	0xe000e100
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b089      	sub	sp, #36	@ 0x24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f003 0307 	and.w	r3, r3, #7
 8001eca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f1c3 0307 	rsb	r3, r3, #7
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	bf28      	it	cs
 8001ed6:	2304      	movcs	r3, #4
 8001ed8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	3304      	adds	r3, #4
 8001ede:	2b06      	cmp	r3, #6
 8001ee0:	d902      	bls.n	8001ee8 <NVIC_EncodePriority+0x30>
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	3b03      	subs	r3, #3
 8001ee6:	e000      	b.n	8001eea <NVIC_EncodePriority+0x32>
 8001ee8:	2300      	movs	r3, #0
 8001eea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eec:	f04f 32ff 	mov.w	r2, #4294967295
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	43da      	mvns	r2, r3
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	401a      	ands	r2, r3
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f00:	f04f 31ff 	mov.w	r1, #4294967295
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	fa01 f303 	lsl.w	r3, r1, r3
 8001f0a:	43d9      	mvns	r1, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f10:	4313      	orrs	r3, r2
         );
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3724      	adds	r7, #36	@ 0x24
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
	...

08001f20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f30:	d301      	bcc.n	8001f36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f32:	2301      	movs	r3, #1
 8001f34:	e00f      	b.n	8001f56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f36:	4a0a      	ldr	r2, [pc, #40]	@ (8001f60 <SysTick_Config+0x40>)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f3e:	210f      	movs	r1, #15
 8001f40:	f04f 30ff 	mov.w	r0, #4294967295
 8001f44:	f7ff ff8e 	bl	8001e64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f48:	4b05      	ldr	r3, [pc, #20]	@ (8001f60 <SysTick_Config+0x40>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f4e:	4b04      	ldr	r3, [pc, #16]	@ (8001f60 <SysTick_Config+0x40>)
 8001f50:	2207      	movs	r2, #7
 8001f52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	e000e010 	.word	0xe000e010

08001f64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f7ff ff29 	bl	8001dc4 <__NVIC_SetPriorityGrouping>
}
 8001f72:	bf00      	nop
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b086      	sub	sp, #24
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	4603      	mov	r3, r0
 8001f82:	60b9      	str	r1, [r7, #8]
 8001f84:	607a      	str	r2, [r7, #4]
 8001f86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f8c:	f7ff ff3e 	bl	8001e0c <__NVIC_GetPriorityGrouping>
 8001f90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	68b9      	ldr	r1, [r7, #8]
 8001f96:	6978      	ldr	r0, [r7, #20]
 8001f98:	f7ff ff8e 	bl	8001eb8 <NVIC_EncodePriority>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fa2:	4611      	mov	r1, r2
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff ff5d 	bl	8001e64 <__NVIC_SetPriority>
}
 8001faa:	bf00      	nop
 8001fac:	3718      	adds	r7, #24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	4603      	mov	r3, r0
 8001fba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7ff ff31 	bl	8001e28 <__NVIC_EnableIRQ>
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b082      	sub	sp, #8
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f7ff ffa2 	bl	8001f20 <SysTick_Config>
 8001fdc:	4603      	mov	r3, r0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
	...

08001fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b087      	sub	sp, #28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ff6:	e17f      	b.n	80022f8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	fa01 f303 	lsl.w	r3, r1, r3
 8002004:	4013      	ands	r3, r2
 8002006:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2b00      	cmp	r3, #0
 800200c:	f000 8171 	beq.w	80022f2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f003 0303 	and.w	r3, r3, #3
 8002018:	2b01      	cmp	r3, #1
 800201a:	d005      	beq.n	8002028 <HAL_GPIO_Init+0x40>
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 0303 	and.w	r3, r3, #3
 8002024:	2b02      	cmp	r3, #2
 8002026:	d130      	bne.n	800208a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	2203      	movs	r2, #3
 8002034:	fa02 f303 	lsl.w	r3, r2, r3
 8002038:	43db      	mvns	r3, r3
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	4013      	ands	r3, r2
 800203e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	68da      	ldr	r2, [r3, #12]
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	fa02 f303 	lsl.w	r3, r2, r3
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	4313      	orrs	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800205e:	2201      	movs	r2, #1
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	43db      	mvns	r3, r3
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	4013      	ands	r3, r2
 800206c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	091b      	lsrs	r3, r3, #4
 8002074:	f003 0201 	and.w	r2, r3, #1
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	4313      	orrs	r3, r2
 8002082:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f003 0303 	and.w	r3, r3, #3
 8002092:	2b03      	cmp	r3, #3
 8002094:	d118      	bne.n	80020c8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800209a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800209c:	2201      	movs	r2, #1
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	08db      	lsrs	r3, r3, #3
 80020b2:	f003 0201 	and.w	r2, r3, #1
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	4313      	orrs	r3, r2
 80020c0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f003 0303 	and.w	r3, r3, #3
 80020d0:	2b03      	cmp	r3, #3
 80020d2:	d017      	beq.n	8002104 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	2203      	movs	r2, #3
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	43db      	mvns	r3, r3
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	4013      	ands	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	689a      	ldr	r2, [r3, #8]
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f003 0303 	and.w	r3, r3, #3
 800210c:	2b02      	cmp	r3, #2
 800210e:	d123      	bne.n	8002158 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	08da      	lsrs	r2, r3, #3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3208      	adds	r2, #8
 8002118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800211c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	f003 0307 	and.w	r3, r3, #7
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	220f      	movs	r2, #15
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	43db      	mvns	r3, r3
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	4013      	ands	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	691a      	ldr	r2, [r3, #16]
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f003 0307 	and.w	r3, r3, #7
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	4313      	orrs	r3, r2
 8002148:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	08da      	lsrs	r2, r3, #3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3208      	adds	r2, #8
 8002152:	6939      	ldr	r1, [r7, #16]
 8002154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	2203      	movs	r2, #3
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	43db      	mvns	r3, r3
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	4013      	ands	r3, r2
 800216e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f003 0203 	and.w	r2, r3, #3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	005b      	lsls	r3, r3, #1
 800217c:	fa02 f303 	lsl.w	r3, r2, r3
 8002180:	693a      	ldr	r2, [r7, #16]
 8002182:	4313      	orrs	r3, r2
 8002184:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002194:	2b00      	cmp	r3, #0
 8002196:	f000 80ac 	beq.w	80022f2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800219a:	4b5f      	ldr	r3, [pc, #380]	@ (8002318 <HAL_GPIO_Init+0x330>)
 800219c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800219e:	4a5e      	ldr	r2, [pc, #376]	@ (8002318 <HAL_GPIO_Init+0x330>)
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80021a6:	4b5c      	ldr	r3, [pc, #368]	@ (8002318 <HAL_GPIO_Init+0x330>)
 80021a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	60bb      	str	r3, [r7, #8]
 80021b0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021b2:	4a5a      	ldr	r2, [pc, #360]	@ (800231c <HAL_GPIO_Init+0x334>)
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	089b      	lsrs	r3, r3, #2
 80021b8:	3302      	adds	r3, #2
 80021ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021be:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	f003 0303 	and.w	r3, r3, #3
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	220f      	movs	r2, #15
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43db      	mvns	r3, r3
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	4013      	ands	r3, r2
 80021d4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021dc:	d025      	beq.n	800222a <HAL_GPIO_Init+0x242>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a4f      	ldr	r2, [pc, #316]	@ (8002320 <HAL_GPIO_Init+0x338>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d01f      	beq.n	8002226 <HAL_GPIO_Init+0x23e>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a4e      	ldr	r2, [pc, #312]	@ (8002324 <HAL_GPIO_Init+0x33c>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d019      	beq.n	8002222 <HAL_GPIO_Init+0x23a>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a4d      	ldr	r2, [pc, #308]	@ (8002328 <HAL_GPIO_Init+0x340>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d013      	beq.n	800221e <HAL_GPIO_Init+0x236>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a4c      	ldr	r2, [pc, #304]	@ (800232c <HAL_GPIO_Init+0x344>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d00d      	beq.n	800221a <HAL_GPIO_Init+0x232>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a4b      	ldr	r2, [pc, #300]	@ (8002330 <HAL_GPIO_Init+0x348>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d007      	beq.n	8002216 <HAL_GPIO_Init+0x22e>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a4a      	ldr	r2, [pc, #296]	@ (8002334 <HAL_GPIO_Init+0x34c>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d101      	bne.n	8002212 <HAL_GPIO_Init+0x22a>
 800220e:	2306      	movs	r3, #6
 8002210:	e00c      	b.n	800222c <HAL_GPIO_Init+0x244>
 8002212:	2307      	movs	r3, #7
 8002214:	e00a      	b.n	800222c <HAL_GPIO_Init+0x244>
 8002216:	2305      	movs	r3, #5
 8002218:	e008      	b.n	800222c <HAL_GPIO_Init+0x244>
 800221a:	2304      	movs	r3, #4
 800221c:	e006      	b.n	800222c <HAL_GPIO_Init+0x244>
 800221e:	2303      	movs	r3, #3
 8002220:	e004      	b.n	800222c <HAL_GPIO_Init+0x244>
 8002222:	2302      	movs	r3, #2
 8002224:	e002      	b.n	800222c <HAL_GPIO_Init+0x244>
 8002226:	2301      	movs	r3, #1
 8002228:	e000      	b.n	800222c <HAL_GPIO_Init+0x244>
 800222a:	2300      	movs	r3, #0
 800222c:	697a      	ldr	r2, [r7, #20]
 800222e:	f002 0203 	and.w	r2, r2, #3
 8002232:	0092      	lsls	r2, r2, #2
 8002234:	4093      	lsls	r3, r2
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	4313      	orrs	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800223c:	4937      	ldr	r1, [pc, #220]	@ (800231c <HAL_GPIO_Init+0x334>)
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	089b      	lsrs	r3, r3, #2
 8002242:	3302      	adds	r3, #2
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800224a:	4b3b      	ldr	r3, [pc, #236]	@ (8002338 <HAL_GPIO_Init+0x350>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	43db      	mvns	r3, r3
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4013      	ands	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	4313      	orrs	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800226e:	4a32      	ldr	r2, [pc, #200]	@ (8002338 <HAL_GPIO_Init+0x350>)
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002274:	4b30      	ldr	r3, [pc, #192]	@ (8002338 <HAL_GPIO_Init+0x350>)
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	43db      	mvns	r3, r3
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	4013      	ands	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d003      	beq.n	8002298 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	4313      	orrs	r3, r2
 8002296:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002298:	4a27      	ldr	r2, [pc, #156]	@ (8002338 <HAL_GPIO_Init+0x350>)
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800229e:	4b26      	ldr	r3, [pc, #152]	@ (8002338 <HAL_GPIO_Init+0x350>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	43db      	mvns	r3, r3
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	4013      	ands	r3, r2
 80022ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4313      	orrs	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022c2:	4a1d      	ldr	r2, [pc, #116]	@ (8002338 <HAL_GPIO_Init+0x350>)
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80022c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002338 <HAL_GPIO_Init+0x350>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	43db      	mvns	r3, r3
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4013      	ands	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d003      	beq.n	80022ec <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022ec:	4a12      	ldr	r2, [pc, #72]	@ (8002338 <HAL_GPIO_Init+0x350>)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	3301      	adds	r3, #1
 80022f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002302:	2b00      	cmp	r3, #0
 8002304:	f47f ae78 	bne.w	8001ff8 <HAL_GPIO_Init+0x10>
  }
}
 8002308:	bf00      	nop
 800230a:	bf00      	nop
 800230c:	371c      	adds	r7, #28
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	40021000 	.word	0x40021000
 800231c:	40010000 	.word	0x40010000
 8002320:	48000400 	.word	0x48000400
 8002324:	48000800 	.word	0x48000800
 8002328:	48000c00 	.word	0x48000c00
 800232c:	48001000 	.word	0x48001000
 8002330:	48001400 	.word	0x48001400
 8002334:	48001800 	.word	0x48001800
 8002338:	40010400 	.word	0x40010400

0800233c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	460b      	mov	r3, r1
 8002346:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	691a      	ldr	r2, [r3, #16]
 800234c:	887b      	ldrh	r3, [r7, #2]
 800234e:	4013      	ands	r3, r2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d002      	beq.n	800235a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002354:	2301      	movs	r3, #1
 8002356:	73fb      	strb	r3, [r7, #15]
 8002358:	e001      	b.n	800235e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800235a:	2300      	movs	r3, #0
 800235c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800235e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002360:	4618      	mov	r0, r3
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	460b      	mov	r3, r1
 8002376:	807b      	strh	r3, [r7, #2]
 8002378:	4613      	mov	r3, r2
 800237a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800237c:	787b      	ldrb	r3, [r7, #1]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d003      	beq.n	800238a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002382:	887a      	ldrh	r2, [r7, #2]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002388:	e002      	b.n	8002390 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800238a:	887a      	ldrh	r2, [r7, #2]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80023a6:	4b08      	ldr	r3, [pc, #32]	@ (80023c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023a8:	695a      	ldr	r2, [r3, #20]
 80023aa:	88fb      	ldrh	r3, [r7, #6]
 80023ac:	4013      	ands	r3, r2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d006      	beq.n	80023c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80023b2:	4a05      	ldr	r2, [pc, #20]	@ (80023c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80023b4:	88fb      	ldrh	r3, [r7, #6]
 80023b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80023b8:	88fb      	ldrh	r3, [r7, #6]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fe fd96 	bl	8000eec <HAL_GPIO_EXTI_Callback>
  }
}
 80023c0:	bf00      	nop
 80023c2:	3708      	adds	r7, #8
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	40010400 	.word	0x40010400

080023cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d101      	bne.n	80023de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e08d      	b.n	80024fa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d106      	bne.n	80023f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f7ff f97a 	bl	80016ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2224      	movs	r2, #36	@ 0x24
 80023fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 0201 	bic.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685a      	ldr	r2, [r3, #4]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800241c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800242c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d107      	bne.n	8002446 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689a      	ldr	r2, [r3, #8]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002442:	609a      	str	r2, [r3, #8]
 8002444:	e006      	b.n	8002454 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	689a      	ldr	r2, [r3, #8]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002452:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	2b02      	cmp	r3, #2
 800245a:	d108      	bne.n	800246e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800246a:	605a      	str	r2, [r3, #4]
 800246c:	e007      	b.n	800247e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	685a      	ldr	r2, [r3, #4]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800247c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800248c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002490:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68da      	ldr	r2, [r3, #12]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	691a      	ldr	r2, [r3, #16]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	695b      	ldr	r3, [r3, #20]
 80024aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	69d9      	ldr	r1, [r3, #28]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a1a      	ldr	r2, [r3, #32]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0201 	orr.w	r2, r2, #1
 80024da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2220      	movs	r2, #32
 80024e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
 800250a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b20      	cmp	r3, #32
 8002516:	d138      	bne.n	800258a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800251e:	2b01      	cmp	r3, #1
 8002520:	d101      	bne.n	8002526 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002522:	2302      	movs	r3, #2
 8002524:	e032      	b.n	800258c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2224      	movs	r2, #36	@ 0x24
 8002532:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f022 0201 	bic.w	r2, r2, #1
 8002544:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002554:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	6819      	ldr	r1, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	683a      	ldr	r2, [r7, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f042 0201 	orr.w	r2, r2, #1
 8002574:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2220      	movs	r2, #32
 800257a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002586:	2300      	movs	r3, #0
 8002588:	e000      	b.n	800258c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800258a:	2302      	movs	r3, #2
  }
}
 800258c:	4618      	mov	r0, r3
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b20      	cmp	r3, #32
 80025ac:	d139      	bne.n	8002622 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d101      	bne.n	80025bc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80025b8:	2302      	movs	r3, #2
 80025ba:	e033      	b.n	8002624 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2224      	movs	r2, #36	@ 0x24
 80025c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f022 0201 	bic.w	r2, r2, #1
 80025da:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80025ea:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	021b      	lsls	r3, r3, #8
 80025f0:	68fa      	ldr	r2, [r7, #12]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68fa      	ldr	r2, [r7, #12]
 80025fc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f042 0201 	orr.w	r2, r2, #1
 800260c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2220      	movs	r2, #32
 8002612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800261e:	2300      	movs	r3, #0
 8002620:	e000      	b.n	8002624 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002622:	2302      	movs	r3, #2
  }
}
 8002624:	4618      	mov	r0, r3
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002634:	4b04      	ldr	r3, [pc, #16]	@ (8002648 <HAL_PWREx_GetVoltageRange+0x18>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800263c:	4618      	mov	r0, r3
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	40007000 	.word	0x40007000

0800264c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800265a:	d130      	bne.n	80026be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800265c:	4b23      	ldr	r3, [pc, #140]	@ (80026ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002664:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002668:	d038      	beq.n	80026dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800266a:	4b20      	ldr	r3, [pc, #128]	@ (80026ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002672:	4a1e      	ldr	r2, [pc, #120]	@ (80026ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002674:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002678:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800267a:	4b1d      	ldr	r3, [pc, #116]	@ (80026f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2232      	movs	r2, #50	@ 0x32
 8002680:	fb02 f303 	mul.w	r3, r2, r3
 8002684:	4a1b      	ldr	r2, [pc, #108]	@ (80026f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002686:	fba2 2303 	umull	r2, r3, r2, r3
 800268a:	0c9b      	lsrs	r3, r3, #18
 800268c:	3301      	adds	r3, #1
 800268e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002690:	e002      	b.n	8002698 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	3b01      	subs	r3, #1
 8002696:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002698:	4b14      	ldr	r3, [pc, #80]	@ (80026ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026a4:	d102      	bne.n	80026ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1f2      	bne.n	8002692 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026ac:	4b0f      	ldr	r3, [pc, #60]	@ (80026ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026ae:	695b      	ldr	r3, [r3, #20]
 80026b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026b8:	d110      	bne.n	80026dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e00f      	b.n	80026de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80026be:	4b0b      	ldr	r3, [pc, #44]	@ (80026ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80026c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ca:	d007      	beq.n	80026dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026cc:	4b07      	ldr	r3, [pc, #28]	@ (80026ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026d4:	4a05      	ldr	r2, [pc, #20]	@ (80026ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3714      	adds	r7, #20
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	40007000 	.word	0x40007000
 80026f0:	20000000 	.word	0x20000000
 80026f4:	431bde83 	.word	0x431bde83

080026f8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b088      	sub	sp, #32
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e3ca      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800270a:	4b97      	ldr	r3, [pc, #604]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 030c 	and.w	r3, r3, #12
 8002712:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002714:	4b94      	ldr	r3, [pc, #592]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	f003 0303 	and.w	r3, r3, #3
 800271c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	2b00      	cmp	r3, #0
 8002728:	f000 80e4 	beq.w	80028f4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d007      	beq.n	8002742 <HAL_RCC_OscConfig+0x4a>
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	2b0c      	cmp	r3, #12
 8002736:	f040 808b 	bne.w	8002850 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	2b01      	cmp	r3, #1
 800273e:	f040 8087 	bne.w	8002850 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002742:	4b89      	ldr	r3, [pc, #548]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d005      	beq.n	800275a <HAL_RCC_OscConfig+0x62>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	699b      	ldr	r3, [r3, #24]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d101      	bne.n	800275a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e3a2      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a1a      	ldr	r2, [r3, #32]
 800275e:	4b82      	ldr	r3, [pc, #520]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	2b00      	cmp	r3, #0
 8002768:	d004      	beq.n	8002774 <HAL_RCC_OscConfig+0x7c>
 800276a:	4b7f      	ldr	r3, [pc, #508]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002772:	e005      	b.n	8002780 <HAL_RCC_OscConfig+0x88>
 8002774:	4b7c      	ldr	r3, [pc, #496]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 8002776:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800277a:	091b      	lsrs	r3, r3, #4
 800277c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002780:	4293      	cmp	r3, r2
 8002782:	d223      	bcs.n	80027cc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a1b      	ldr	r3, [r3, #32]
 8002788:	4618      	mov	r0, r3
 800278a:	f000 fd1d 	bl	80031c8 <RCC_SetFlashLatencyFromMSIRange>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e383      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002798:	4b73      	ldr	r3, [pc, #460]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a72      	ldr	r2, [pc, #456]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 800279e:	f043 0308 	orr.w	r3, r3, #8
 80027a2:	6013      	str	r3, [r2, #0]
 80027a4:	4b70      	ldr	r3, [pc, #448]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	496d      	ldr	r1, [pc, #436]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027b6:	4b6c      	ldr	r3, [pc, #432]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	69db      	ldr	r3, [r3, #28]
 80027c2:	021b      	lsls	r3, r3, #8
 80027c4:	4968      	ldr	r1, [pc, #416]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	604b      	str	r3, [r1, #4]
 80027ca:	e025      	b.n	8002818 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027cc:	4b66      	ldr	r3, [pc, #408]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a65      	ldr	r2, [pc, #404]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80027d2:	f043 0308 	orr.w	r3, r3, #8
 80027d6:	6013      	str	r3, [r2, #0]
 80027d8:	4b63      	ldr	r3, [pc, #396]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a1b      	ldr	r3, [r3, #32]
 80027e4:	4960      	ldr	r1, [pc, #384]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027ea:	4b5f      	ldr	r3, [pc, #380]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	021b      	lsls	r3, r3, #8
 80027f8:	495b      	ldr	r1, [pc, #364]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d109      	bne.n	8002818 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	4618      	mov	r0, r3
 800280a:	f000 fcdd 	bl	80031c8 <RCC_SetFlashLatencyFromMSIRange>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e343      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002818:	f000 fc4a 	bl	80030b0 <HAL_RCC_GetSysClockFreq>
 800281c:	4602      	mov	r2, r0
 800281e:	4b52      	ldr	r3, [pc, #328]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	091b      	lsrs	r3, r3, #4
 8002824:	f003 030f 	and.w	r3, r3, #15
 8002828:	4950      	ldr	r1, [pc, #320]	@ (800296c <HAL_RCC_OscConfig+0x274>)
 800282a:	5ccb      	ldrb	r3, [r1, r3]
 800282c:	f003 031f 	and.w	r3, r3, #31
 8002830:	fa22 f303 	lsr.w	r3, r2, r3
 8002834:	4a4e      	ldr	r2, [pc, #312]	@ (8002970 <HAL_RCC_OscConfig+0x278>)
 8002836:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002838:	4b4e      	ldr	r3, [pc, #312]	@ (8002974 <HAL_RCC_OscConfig+0x27c>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff fa41 	bl	8001cc4 <HAL_InitTick>
 8002842:	4603      	mov	r3, r0
 8002844:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002846:	7bfb      	ldrb	r3, [r7, #15]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d052      	beq.n	80028f2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	e327      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d032      	beq.n	80028be <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002858:	4b43      	ldr	r3, [pc, #268]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a42      	ldr	r2, [pc, #264]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 800285e:	f043 0301 	orr.w	r3, r3, #1
 8002862:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002864:	f7ff fa7e 	bl	8001d64 <HAL_GetTick>
 8002868:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800286c:	f7ff fa7a 	bl	8001d64 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b02      	cmp	r3, #2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e310      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800287e:	4b3a      	ldr	r3, [pc, #232]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0f0      	beq.n	800286c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800288a:	4b37      	ldr	r3, [pc, #220]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a36      	ldr	r2, [pc, #216]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 8002890:	f043 0308 	orr.w	r3, r3, #8
 8002894:	6013      	str	r3, [r2, #0]
 8002896:	4b34      	ldr	r3, [pc, #208]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a1b      	ldr	r3, [r3, #32]
 80028a2:	4931      	ldr	r1, [pc, #196]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028a8:	4b2f      	ldr	r3, [pc, #188]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69db      	ldr	r3, [r3, #28]
 80028b4:	021b      	lsls	r3, r3, #8
 80028b6:	492c      	ldr	r1, [pc, #176]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80028b8:	4313      	orrs	r3, r2
 80028ba:	604b      	str	r3, [r1, #4]
 80028bc:	e01a      	b.n	80028f4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80028be:	4b2a      	ldr	r3, [pc, #168]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a29      	ldr	r2, [pc, #164]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80028c4:	f023 0301 	bic.w	r3, r3, #1
 80028c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028ca:	f7ff fa4b 	bl	8001d64 <HAL_GetTick>
 80028ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028d0:	e008      	b.n	80028e4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028d2:	f7ff fa47 	bl	8001d64 <HAL_GetTick>
 80028d6:	4602      	mov	r2, r0
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d901      	bls.n	80028e4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e2dd      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028e4:	4b20      	ldr	r3, [pc, #128]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d1f0      	bne.n	80028d2 <HAL_RCC_OscConfig+0x1da>
 80028f0:	e000      	b.n	80028f4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028f2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d074      	beq.n	80029ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	2b08      	cmp	r3, #8
 8002904:	d005      	beq.n	8002912 <HAL_RCC_OscConfig+0x21a>
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	2b0c      	cmp	r3, #12
 800290a:	d10e      	bne.n	800292a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	2b03      	cmp	r3, #3
 8002910:	d10b      	bne.n	800292a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002912:	4b15      	ldr	r3, [pc, #84]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d064      	beq.n	80029e8 <HAL_RCC_OscConfig+0x2f0>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d160      	bne.n	80029e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e2ba      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002932:	d106      	bne.n	8002942 <HAL_RCC_OscConfig+0x24a>
 8002934:	4b0c      	ldr	r3, [pc, #48]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a0b      	ldr	r2, [pc, #44]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 800293a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800293e:	6013      	str	r3, [r2, #0]
 8002940:	e026      	b.n	8002990 <HAL_RCC_OscConfig+0x298>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800294a:	d115      	bne.n	8002978 <HAL_RCC_OscConfig+0x280>
 800294c:	4b06      	ldr	r3, [pc, #24]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a05      	ldr	r2, [pc, #20]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 8002952:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002956:	6013      	str	r3, [r2, #0]
 8002958:	4b03      	ldr	r3, [pc, #12]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a02      	ldr	r2, [pc, #8]	@ (8002968 <HAL_RCC_OscConfig+0x270>)
 800295e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002962:	6013      	str	r3, [r2, #0]
 8002964:	e014      	b.n	8002990 <HAL_RCC_OscConfig+0x298>
 8002966:	bf00      	nop
 8002968:	40021000 	.word	0x40021000
 800296c:	0800be1c 	.word	0x0800be1c
 8002970:	20000000 	.word	0x20000000
 8002974:	20000004 	.word	0x20000004
 8002978:	4ba0      	ldr	r3, [pc, #640]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a9f      	ldr	r2, [pc, #636]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 800297e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002982:	6013      	str	r3, [r2, #0]
 8002984:	4b9d      	ldr	r3, [pc, #628]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a9c      	ldr	r2, [pc, #624]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 800298a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800298e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d013      	beq.n	80029c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002998:	f7ff f9e4 	bl	8001d64 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a0:	f7ff f9e0 	bl	8001d64 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b64      	cmp	r3, #100	@ 0x64
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e276      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029b2:	4b92      	ldr	r3, [pc, #584]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d0f0      	beq.n	80029a0 <HAL_RCC_OscConfig+0x2a8>
 80029be:	e014      	b.n	80029ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c0:	f7ff f9d0 	bl	8001d64 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029c8:	f7ff f9cc 	bl	8001d64 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b64      	cmp	r3, #100	@ 0x64
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e262      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029da:	4b88      	ldr	r3, [pc, #544]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1f0      	bne.n	80029c8 <HAL_RCC_OscConfig+0x2d0>
 80029e6:	e000      	b.n	80029ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d060      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80029f6:	69bb      	ldr	r3, [r7, #24]
 80029f8:	2b04      	cmp	r3, #4
 80029fa:	d005      	beq.n	8002a08 <HAL_RCC_OscConfig+0x310>
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	2b0c      	cmp	r3, #12
 8002a00:	d119      	bne.n	8002a36 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d116      	bne.n	8002a36 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a08:	4b7c      	ldr	r3, [pc, #496]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d005      	beq.n	8002a20 <HAL_RCC_OscConfig+0x328>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e23f      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a20:	4b76      	ldr	r3, [pc, #472]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	061b      	lsls	r3, r3, #24
 8002a2e:	4973      	ldr	r1, [pc, #460]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a34:	e040      	b.n	8002ab8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d023      	beq.n	8002a86 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a3e:	4b6f      	ldr	r3, [pc, #444]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a6e      	ldr	r2, [pc, #440]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002a44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4a:	f7ff f98b 	bl	8001d64 <HAL_GetTick>
 8002a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a50:	e008      	b.n	8002a64 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a52:	f7ff f987 	bl	8001d64 <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d901      	bls.n	8002a64 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e21d      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a64:	4b65      	ldr	r3, [pc, #404]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d0f0      	beq.n	8002a52 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a70:	4b62      	ldr	r3, [pc, #392]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	691b      	ldr	r3, [r3, #16]
 8002a7c:	061b      	lsls	r3, r3, #24
 8002a7e:	495f      	ldr	r1, [pc, #380]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	604b      	str	r3, [r1, #4]
 8002a84:	e018      	b.n	8002ab8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a86:	4b5d      	ldr	r3, [pc, #372]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a5c      	ldr	r2, [pc, #368]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002a8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a92:	f7ff f967 	bl	8001d64 <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a9a:	f7ff f963 	bl	8001d64 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e1f9      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002aac:	4b53      	ldr	r3, [pc, #332]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1f0      	bne.n	8002a9a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0308 	and.w	r3, r3, #8
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d03c      	beq.n	8002b3e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	695b      	ldr	r3, [r3, #20]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d01c      	beq.n	8002b06 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002acc:	4b4b      	ldr	r3, [pc, #300]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002ace:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ad2:	4a4a      	ldr	r2, [pc, #296]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002ad4:	f043 0301 	orr.w	r3, r3, #1
 8002ad8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002adc:	f7ff f942 	bl	8001d64 <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ae4:	f7ff f93e 	bl	8001d64 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e1d4      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002af6:	4b41      	ldr	r3, [pc, #260]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002af8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002afc:	f003 0302 	and.w	r3, r3, #2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d0ef      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x3ec>
 8002b04:	e01b      	b.n	8002b3e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b06:	4b3d      	ldr	r3, [pc, #244]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002b08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b0c:	4a3b      	ldr	r2, [pc, #236]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002b0e:	f023 0301 	bic.w	r3, r3, #1
 8002b12:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b16:	f7ff f925 	bl	8001d64 <HAL_GetTick>
 8002b1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b1c:	e008      	b.n	8002b30 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b1e:	f7ff f921 	bl	8001d64 <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d901      	bls.n	8002b30 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e1b7      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b30:	4b32      	ldr	r3, [pc, #200]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1ef      	bne.n	8002b1e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0304 	and.w	r3, r3, #4
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	f000 80a6 	beq.w	8002c98 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b50:	4b2a      	ldr	r3, [pc, #168]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d10d      	bne.n	8002b78 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b5c:	4b27      	ldr	r3, [pc, #156]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b60:	4a26      	ldr	r2, [pc, #152]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002b62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b66:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b68:	4b24      	ldr	r3, [pc, #144]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b70:	60bb      	str	r3, [r7, #8]
 8002b72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b74:	2301      	movs	r3, #1
 8002b76:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b78:	4b21      	ldr	r3, [pc, #132]	@ (8002c00 <HAL_RCC_OscConfig+0x508>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d118      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b84:	4b1e      	ldr	r3, [pc, #120]	@ (8002c00 <HAL_RCC_OscConfig+0x508>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a1d      	ldr	r2, [pc, #116]	@ (8002c00 <HAL_RCC_OscConfig+0x508>)
 8002b8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b8e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b90:	f7ff f8e8 	bl	8001d64 <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b98:	f7ff f8e4 	bl	8001d64 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e17a      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002baa:	4b15      	ldr	r3, [pc, #84]	@ (8002c00 <HAL_RCC_OscConfig+0x508>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d0f0      	beq.n	8002b98 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d108      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x4d8>
 8002bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bce:	e029      	b.n	8002c24 <HAL_RCC_OscConfig+0x52c>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	2b05      	cmp	r3, #5
 8002bd6:	d115      	bne.n	8002c04 <HAL_RCC_OscConfig+0x50c>
 8002bd8:	4b08      	ldr	r3, [pc, #32]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bde:	4a07      	ldr	r2, [pc, #28]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002be0:	f043 0304 	orr.w	r3, r3, #4
 8002be4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002be8:	4b04      	ldr	r3, [pc, #16]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bee:	4a03      	ldr	r2, [pc, #12]	@ (8002bfc <HAL_RCC_OscConfig+0x504>)
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bf8:	e014      	b.n	8002c24 <HAL_RCC_OscConfig+0x52c>
 8002bfa:	bf00      	nop
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	40007000 	.word	0x40007000
 8002c04:	4b9c      	ldr	r3, [pc, #624]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c0a:	4a9b      	ldr	r2, [pc, #620]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002c0c:	f023 0301 	bic.w	r3, r3, #1
 8002c10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c14:	4b98      	ldr	r3, [pc, #608]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c1a:	4a97      	ldr	r2, [pc, #604]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002c1c:	f023 0304 	bic.w	r3, r3, #4
 8002c20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d016      	beq.n	8002c5a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c2c:	f7ff f89a 	bl	8001d64 <HAL_GetTick>
 8002c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c32:	e00a      	b.n	8002c4a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c34:	f7ff f896 	bl	8001d64 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e12a      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c4a:	4b8b      	ldr	r3, [pc, #556]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0ed      	beq.n	8002c34 <HAL_RCC_OscConfig+0x53c>
 8002c58:	e015      	b.n	8002c86 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c5a:	f7ff f883 	bl	8001d64 <HAL_GetTick>
 8002c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c60:	e00a      	b.n	8002c78 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c62:	f7ff f87f 	bl	8001d64 <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	1ad3      	subs	r3, r2, r3
 8002c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e113      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c78:	4b7f      	ldr	r3, [pc, #508]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d1ed      	bne.n	8002c62 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c86:	7ffb      	ldrb	r3, [r7, #31]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d105      	bne.n	8002c98 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c8c:	4b7a      	ldr	r3, [pc, #488]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c90:	4a79      	ldr	r2, [pc, #484]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002c92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c96:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 80fe 	beq.w	8002e9e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	f040 80d0 	bne.w	8002e4c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002cac:	4b72      	ldr	r3, [pc, #456]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	f003 0203 	and.w	r2, r3, #3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d130      	bne.n	8002d22 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d127      	bne.n	8002d22 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cdc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d11f      	bne.n	8002d22 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002cec:	2a07      	cmp	r2, #7
 8002cee:	bf14      	ite	ne
 8002cf0:	2201      	movne	r2, #1
 8002cf2:	2200      	moveq	r2, #0
 8002cf4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d113      	bne.n	8002d22 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d04:	085b      	lsrs	r3, r3, #1
 8002d06:	3b01      	subs	r3, #1
 8002d08:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d109      	bne.n	8002d22 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d18:	085b      	lsrs	r3, r3, #1
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d06e      	beq.n	8002e00 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	2b0c      	cmp	r3, #12
 8002d26:	d069      	beq.n	8002dfc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d28:	4b53      	ldr	r3, [pc, #332]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d105      	bne.n	8002d40 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d34:	4b50      	ldr	r3, [pc, #320]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e0ad      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d44:	4b4c      	ldr	r3, [pc, #304]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a4b      	ldr	r2, [pc, #300]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002d4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d4e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d50:	f7ff f808 	bl	8001d64 <HAL_GetTick>
 8002d54:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d56:	e008      	b.n	8002d6a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d58:	f7ff f804 	bl	8001d64 <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d901      	bls.n	8002d6a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e09a      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d6a:	4b43      	ldr	r3, [pc, #268]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1f0      	bne.n	8002d58 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d76:	4b40      	ldr	r3, [pc, #256]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002d78:	68da      	ldr	r2, [r3, #12]
 8002d7a:	4b40      	ldr	r3, [pc, #256]	@ (8002e7c <HAL_RCC_OscConfig+0x784>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d86:	3a01      	subs	r2, #1
 8002d88:	0112      	lsls	r2, r2, #4
 8002d8a:	4311      	orrs	r1, r2
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d90:	0212      	lsls	r2, r2, #8
 8002d92:	4311      	orrs	r1, r2
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002d98:	0852      	lsrs	r2, r2, #1
 8002d9a:	3a01      	subs	r2, #1
 8002d9c:	0552      	lsls	r2, r2, #21
 8002d9e:	4311      	orrs	r1, r2
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002da4:	0852      	lsrs	r2, r2, #1
 8002da6:	3a01      	subs	r2, #1
 8002da8:	0652      	lsls	r2, r2, #25
 8002daa:	4311      	orrs	r1, r2
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002db0:	0912      	lsrs	r2, r2, #4
 8002db2:	0452      	lsls	r2, r2, #17
 8002db4:	430a      	orrs	r2, r1
 8002db6:	4930      	ldr	r1, [pc, #192]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002dbc:	4b2e      	ldr	r3, [pc, #184]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a2d      	ldr	r2, [pc, #180]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002dc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dc6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002dc8:	4b2b      	ldr	r3, [pc, #172]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	4a2a      	ldr	r2, [pc, #168]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002dce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dd2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dd4:	f7fe ffc6 	bl	8001d64 <HAL_GetTick>
 8002dd8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dda:	e008      	b.n	8002dee <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ddc:	f7fe ffc2 	bl	8001d64 <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d901      	bls.n	8002dee <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e058      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dee:	4b22      	ldr	r3, [pc, #136]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d0f0      	beq.n	8002ddc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dfa:	e050      	b.n	8002e9e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e04f      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e00:	4b1d      	ldr	r3, [pc, #116]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d148      	bne.n	8002e9e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a19      	ldr	r2, [pc, #100]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002e12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e16:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e18:	4b17      	ldr	r3, [pc, #92]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	4a16      	ldr	r2, [pc, #88]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002e1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e22:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e24:	f7fe ff9e 	bl	8001d64 <HAL_GetTick>
 8002e28:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e2a:	e008      	b.n	8002e3e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2c:	f7fe ff9a 	bl	8001d64 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e030      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d0f0      	beq.n	8002e2c <HAL_RCC_OscConfig+0x734>
 8002e4a:	e028      	b.n	8002e9e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	2b0c      	cmp	r3, #12
 8002e50:	d023      	beq.n	8002e9a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e52:	4b09      	ldr	r3, [pc, #36]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a08      	ldr	r2, [pc, #32]	@ (8002e78 <HAL_RCC_OscConfig+0x780>)
 8002e58:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5e:	f7fe ff81 	bl	8001d64 <HAL_GetTick>
 8002e62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e64:	e00c      	b.n	8002e80 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e66:	f7fe ff7d 	bl	8001d64 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d905      	bls.n	8002e80 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e013      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e80:	4b09      	ldr	r3, [pc, #36]	@ (8002ea8 <HAL_RCC_OscConfig+0x7b0>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d1ec      	bne.n	8002e66 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e8c:	4b06      	ldr	r3, [pc, #24]	@ (8002ea8 <HAL_RCC_OscConfig+0x7b0>)
 8002e8e:	68da      	ldr	r2, [r3, #12]
 8002e90:	4905      	ldr	r1, [pc, #20]	@ (8002ea8 <HAL_RCC_OscConfig+0x7b0>)
 8002e92:	4b06      	ldr	r3, [pc, #24]	@ (8002eac <HAL_RCC_OscConfig+0x7b4>)
 8002e94:	4013      	ands	r3, r2
 8002e96:	60cb      	str	r3, [r1, #12]
 8002e98:	e001      	b.n	8002e9e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e000      	b.n	8002ea0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3720      	adds	r7, #32
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	feeefffc 	.word	0xfeeefffc

08002eb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d101      	bne.n	8002ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e0e7      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ec4:	4b75      	ldr	r3, [pc, #468]	@ (800309c <HAL_RCC_ClockConfig+0x1ec>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0307 	and.w	r3, r3, #7
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d910      	bls.n	8002ef4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed2:	4b72      	ldr	r3, [pc, #456]	@ (800309c <HAL_RCC_ClockConfig+0x1ec>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f023 0207 	bic.w	r2, r3, #7
 8002eda:	4970      	ldr	r1, [pc, #448]	@ (800309c <HAL_RCC_ClockConfig+0x1ec>)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee2:	4b6e      	ldr	r3, [pc, #440]	@ (800309c <HAL_RCC_ClockConfig+0x1ec>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0307 	and.w	r3, r3, #7
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d001      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e0cf      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d010      	beq.n	8002f22 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689a      	ldr	r2, [r3, #8]
 8002f04:	4b66      	ldr	r3, [pc, #408]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d908      	bls.n	8002f22 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f10:	4b63      	ldr	r3, [pc, #396]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	4960      	ldr	r1, [pc, #384]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0301 	and.w	r3, r3, #1
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d04c      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b03      	cmp	r3, #3
 8002f34:	d107      	bne.n	8002f46 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f36:	4b5a      	ldr	r3, [pc, #360]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d121      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e0a6      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d107      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f4e:	4b54      	ldr	r3, [pc, #336]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d115      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e09a      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d107      	bne.n	8002f76 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f66:	4b4e      	ldr	r3, [pc, #312]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d109      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e08e      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f76:	4b4a      	ldr	r3, [pc, #296]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e086      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f86:	4b46      	ldr	r3, [pc, #280]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f023 0203 	bic.w	r2, r3, #3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	4943      	ldr	r1, [pc, #268]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f98:	f7fe fee4 	bl	8001d64 <HAL_GetTick>
 8002f9c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f9e:	e00a      	b.n	8002fb6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa0:	f7fe fee0 	bl	8001d64 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e06e      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fb6:	4b3a      	ldr	r3, [pc, #232]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f003 020c 	and.w	r2, r3, #12
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d1eb      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0302 	and.w	r3, r3, #2
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d010      	beq.n	8002ff6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	4b31      	ldr	r3, [pc, #196]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d208      	bcs.n	8002ff6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fe4:	4b2e      	ldr	r3, [pc, #184]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	492b      	ldr	r1, [pc, #172]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ff6:	4b29      	ldr	r3, [pc, #164]	@ (800309c <HAL_RCC_ClockConfig+0x1ec>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0307 	and.w	r3, r3, #7
 8002ffe:	683a      	ldr	r2, [r7, #0]
 8003000:	429a      	cmp	r2, r3
 8003002:	d210      	bcs.n	8003026 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003004:	4b25      	ldr	r3, [pc, #148]	@ (800309c <HAL_RCC_ClockConfig+0x1ec>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f023 0207 	bic.w	r2, r3, #7
 800300c:	4923      	ldr	r1, [pc, #140]	@ (800309c <HAL_RCC_ClockConfig+0x1ec>)
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	4313      	orrs	r3, r2
 8003012:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003014:	4b21      	ldr	r3, [pc, #132]	@ (800309c <HAL_RCC_ClockConfig+0x1ec>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0307 	and.w	r3, r3, #7
 800301c:	683a      	ldr	r2, [r7, #0]
 800301e:	429a      	cmp	r2, r3
 8003020:	d001      	beq.n	8003026 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e036      	b.n	8003094 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0304 	and.w	r3, r3, #4
 800302e:	2b00      	cmp	r3, #0
 8003030:	d008      	beq.n	8003044 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003032:	4b1b      	ldr	r3, [pc, #108]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	4918      	ldr	r1, [pc, #96]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8003040:	4313      	orrs	r3, r2
 8003042:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0308 	and.w	r3, r3, #8
 800304c:	2b00      	cmp	r3, #0
 800304e:	d009      	beq.n	8003064 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003050:	4b13      	ldr	r3, [pc, #76]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	00db      	lsls	r3, r3, #3
 800305e:	4910      	ldr	r1, [pc, #64]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 8003060:	4313      	orrs	r3, r2
 8003062:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003064:	f000 f824 	bl	80030b0 <HAL_RCC_GetSysClockFreq>
 8003068:	4602      	mov	r2, r0
 800306a:	4b0d      	ldr	r3, [pc, #52]	@ (80030a0 <HAL_RCC_ClockConfig+0x1f0>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	091b      	lsrs	r3, r3, #4
 8003070:	f003 030f 	and.w	r3, r3, #15
 8003074:	490b      	ldr	r1, [pc, #44]	@ (80030a4 <HAL_RCC_ClockConfig+0x1f4>)
 8003076:	5ccb      	ldrb	r3, [r1, r3]
 8003078:	f003 031f 	and.w	r3, r3, #31
 800307c:	fa22 f303 	lsr.w	r3, r2, r3
 8003080:	4a09      	ldr	r2, [pc, #36]	@ (80030a8 <HAL_RCC_ClockConfig+0x1f8>)
 8003082:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003084:	4b09      	ldr	r3, [pc, #36]	@ (80030ac <HAL_RCC_ClockConfig+0x1fc>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4618      	mov	r0, r3
 800308a:	f7fe fe1b 	bl	8001cc4 <HAL_InitTick>
 800308e:	4603      	mov	r3, r0
 8003090:	72fb      	strb	r3, [r7, #11]

  return status;
 8003092:	7afb      	ldrb	r3, [r7, #11]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40022000 	.word	0x40022000
 80030a0:	40021000 	.word	0x40021000
 80030a4:	0800be1c 	.word	0x0800be1c
 80030a8:	20000000 	.word	0x20000000
 80030ac:	20000004 	.word	0x20000004

080030b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b089      	sub	sp, #36	@ 0x24
 80030b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80030b6:	2300      	movs	r3, #0
 80030b8:	61fb      	str	r3, [r7, #28]
 80030ba:	2300      	movs	r3, #0
 80030bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030be:	4b3e      	ldr	r3, [pc, #248]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f003 030c 	and.w	r3, r3, #12
 80030c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030c8:	4b3b      	ldr	r3, [pc, #236]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	f003 0303 	and.w	r3, r3, #3
 80030d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d005      	beq.n	80030e4 <HAL_RCC_GetSysClockFreq+0x34>
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	2b0c      	cmp	r3, #12
 80030dc:	d121      	bne.n	8003122 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d11e      	bne.n	8003122 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80030e4:	4b34      	ldr	r3, [pc, #208]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0308 	and.w	r3, r3, #8
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d107      	bne.n	8003100 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80030f0:	4b31      	ldr	r3, [pc, #196]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80030f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030f6:	0a1b      	lsrs	r3, r3, #8
 80030f8:	f003 030f 	and.w	r3, r3, #15
 80030fc:	61fb      	str	r3, [r7, #28]
 80030fe:	e005      	b.n	800310c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003100:	4b2d      	ldr	r3, [pc, #180]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	091b      	lsrs	r3, r3, #4
 8003106:	f003 030f 	and.w	r3, r3, #15
 800310a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800310c:	4a2b      	ldr	r2, [pc, #172]	@ (80031bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003114:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d10d      	bne.n	8003138 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003120:	e00a      	b.n	8003138 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	2b04      	cmp	r3, #4
 8003126:	d102      	bne.n	800312e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003128:	4b25      	ldr	r3, [pc, #148]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800312a:	61bb      	str	r3, [r7, #24]
 800312c:	e004      	b.n	8003138 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	2b08      	cmp	r3, #8
 8003132:	d101      	bne.n	8003138 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003134:	4b23      	ldr	r3, [pc, #140]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003136:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	2b0c      	cmp	r3, #12
 800313c:	d134      	bne.n	80031a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800313e:	4b1e      	ldr	r3, [pc, #120]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f003 0303 	and.w	r3, r3, #3
 8003146:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	2b02      	cmp	r3, #2
 800314c:	d003      	beq.n	8003156 <HAL_RCC_GetSysClockFreq+0xa6>
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	2b03      	cmp	r3, #3
 8003152:	d003      	beq.n	800315c <HAL_RCC_GetSysClockFreq+0xac>
 8003154:	e005      	b.n	8003162 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003156:	4b1a      	ldr	r3, [pc, #104]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003158:	617b      	str	r3, [r7, #20]
      break;
 800315a:	e005      	b.n	8003168 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800315c:	4b19      	ldr	r3, [pc, #100]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800315e:	617b      	str	r3, [r7, #20]
      break;
 8003160:	e002      	b.n	8003168 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	617b      	str	r3, [r7, #20]
      break;
 8003166:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003168:	4b13      	ldr	r3, [pc, #76]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	091b      	lsrs	r3, r3, #4
 800316e:	f003 0307 	and.w	r3, r3, #7
 8003172:	3301      	adds	r3, #1
 8003174:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003176:	4b10      	ldr	r3, [pc, #64]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	0a1b      	lsrs	r3, r3, #8
 800317c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003180:	697a      	ldr	r2, [r7, #20]
 8003182:	fb03 f202 	mul.w	r2, r3, r2
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	fbb2 f3f3 	udiv	r3, r2, r3
 800318c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800318e:	4b0a      	ldr	r3, [pc, #40]	@ (80031b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	0e5b      	lsrs	r3, r3, #25
 8003194:	f003 0303 	and.w	r3, r3, #3
 8003198:	3301      	adds	r3, #1
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800319e:	697a      	ldr	r2, [r7, #20]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80031a8:	69bb      	ldr	r3, [r7, #24]
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3724      	adds	r7, #36	@ 0x24
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	40021000 	.word	0x40021000
 80031bc:	0800be2c 	.word	0x0800be2c
 80031c0:	00f42400 	.word	0x00f42400
 80031c4:	017d7840 	.word	0x017d7840

080031c8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80031d0:	2300      	movs	r3, #0
 80031d2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80031d4:	4b2a      	ldr	r3, [pc, #168]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d003      	beq.n	80031e8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80031e0:	f7ff fa26 	bl	8002630 <HAL_PWREx_GetVoltageRange>
 80031e4:	6178      	str	r0, [r7, #20]
 80031e6:	e014      	b.n	8003212 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031e8:	4b25      	ldr	r3, [pc, #148]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ec:	4a24      	ldr	r2, [pc, #144]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80031f4:	4b22      	ldr	r3, [pc, #136]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031fc:	60fb      	str	r3, [r7, #12]
 80031fe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003200:	f7ff fa16 	bl	8002630 <HAL_PWREx_GetVoltageRange>
 8003204:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003206:	4b1e      	ldr	r3, [pc, #120]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800320a:	4a1d      	ldr	r2, [pc, #116]	@ (8003280 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800320c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003210:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003218:	d10b      	bne.n	8003232 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b80      	cmp	r3, #128	@ 0x80
 800321e:	d919      	bls.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2ba0      	cmp	r3, #160	@ 0xa0
 8003224:	d902      	bls.n	800322c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003226:	2302      	movs	r3, #2
 8003228:	613b      	str	r3, [r7, #16]
 800322a:	e013      	b.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800322c:	2301      	movs	r3, #1
 800322e:	613b      	str	r3, [r7, #16]
 8003230:	e010      	b.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2b80      	cmp	r3, #128	@ 0x80
 8003236:	d902      	bls.n	800323e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003238:	2303      	movs	r3, #3
 800323a:	613b      	str	r3, [r7, #16]
 800323c:	e00a      	b.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2b80      	cmp	r3, #128	@ 0x80
 8003242:	d102      	bne.n	800324a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003244:	2302      	movs	r3, #2
 8003246:	613b      	str	r3, [r7, #16]
 8003248:	e004      	b.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2b70      	cmp	r3, #112	@ 0x70
 800324e:	d101      	bne.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003250:	2301      	movs	r3, #1
 8003252:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003254:	4b0b      	ldr	r3, [pc, #44]	@ (8003284 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f023 0207 	bic.w	r2, r3, #7
 800325c:	4909      	ldr	r1, [pc, #36]	@ (8003284 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	4313      	orrs	r3, r2
 8003262:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003264:	4b07      	ldr	r3, [pc, #28]	@ (8003284 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	429a      	cmp	r2, r3
 8003270:	d001      	beq.n	8003276 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e000      	b.n	8003278 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3718      	adds	r7, #24
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	40021000 	.word	0x40021000
 8003284:	40022000 	.word	0x40022000

08003288 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003290:	2300      	movs	r3, #0
 8003292:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003294:	2300      	movs	r3, #0
 8003296:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d041      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032a8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032ac:	d02a      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80032ae:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80032b2:	d824      	bhi.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032b4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032b8:	d008      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80032ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032be:	d81e      	bhi.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d00a      	beq.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x52>
 80032c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032c8:	d010      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032ca:	e018      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032cc:	4b86      	ldr	r3, [pc, #536]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	4a85      	ldr	r2, [pc, #532]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032d6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032d8:	e015      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	3304      	adds	r3, #4
 80032de:	2100      	movs	r1, #0
 80032e0:	4618      	mov	r0, r3
 80032e2:	f000 fabb 	bl	800385c <RCCEx_PLLSAI1_Config>
 80032e6:	4603      	mov	r3, r0
 80032e8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032ea:	e00c      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3320      	adds	r3, #32
 80032f0:	2100      	movs	r1, #0
 80032f2:	4618      	mov	r0, r3
 80032f4:	f000 fba6 	bl	8003a44 <RCCEx_PLLSAI2_Config>
 80032f8:	4603      	mov	r3, r0
 80032fa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032fc:	e003      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	74fb      	strb	r3, [r7, #19]
      break;
 8003302:	e000      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003304:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003306:	7cfb      	ldrb	r3, [r7, #19]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d10b      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800330c:	4b76      	ldr	r3, [pc, #472]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800330e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003312:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800331a:	4973      	ldr	r1, [pc, #460]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800331c:	4313      	orrs	r3, r2
 800331e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003322:	e001      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003324:	7cfb      	ldrb	r3, [r7, #19]
 8003326:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d041      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003338:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800333c:	d02a      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800333e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003342:	d824      	bhi.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003344:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003348:	d008      	beq.n	800335c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800334a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800334e:	d81e      	bhi.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00a      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003354:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003358:	d010      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800335a:	e018      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800335c:	4b62      	ldr	r3, [pc, #392]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	4a61      	ldr	r2, [pc, #388]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003362:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003366:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003368:	e015      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	3304      	adds	r3, #4
 800336e:	2100      	movs	r1, #0
 8003370:	4618      	mov	r0, r3
 8003372:	f000 fa73 	bl	800385c <RCCEx_PLLSAI1_Config>
 8003376:	4603      	mov	r3, r0
 8003378:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800337a:	e00c      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3320      	adds	r3, #32
 8003380:	2100      	movs	r1, #0
 8003382:	4618      	mov	r0, r3
 8003384:	f000 fb5e 	bl	8003a44 <RCCEx_PLLSAI2_Config>
 8003388:	4603      	mov	r3, r0
 800338a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800338c:	e003      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	74fb      	strb	r3, [r7, #19]
      break;
 8003392:	e000      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003394:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003396:	7cfb      	ldrb	r3, [r7, #19]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d10b      	bne.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800339c:	4b52      	ldr	r3, [pc, #328]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800339e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033aa:	494f      	ldr	r1, [pc, #316]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80033b2:	e001      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b4:	7cfb      	ldrb	r3, [r7, #19]
 80033b6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f000 80a0 	beq.w	8003506 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033c6:	2300      	movs	r3, #0
 80033c8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033ca:	4b47      	ldr	r3, [pc, #284]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x152>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e000      	b.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80033da:	2300      	movs	r3, #0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00d      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033e0:	4b41      	ldr	r3, [pc, #260]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e4:	4a40      	ldr	r2, [pc, #256]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80033ec:	4b3e      	ldr	r3, [pc, #248]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033f4:	60bb      	str	r3, [r7, #8]
 80033f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033f8:	2301      	movs	r3, #1
 80033fa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033fc:	4b3b      	ldr	r3, [pc, #236]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a3a      	ldr	r2, [pc, #232]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003402:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003406:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003408:	f7fe fcac 	bl	8001d64 <HAL_GetTick>
 800340c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800340e:	e009      	b.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003410:	f7fe fca8 	bl	8001d64 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d902      	bls.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	74fb      	strb	r3, [r7, #19]
        break;
 8003422:	e005      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003424:	4b31      	ldr	r3, [pc, #196]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800342c:	2b00      	cmp	r3, #0
 800342e:	d0ef      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003430:	7cfb      	ldrb	r3, [r7, #19]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d15c      	bne.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003436:	4b2c      	ldr	r3, [pc, #176]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800343c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003440:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d01f      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	429a      	cmp	r2, r3
 8003452:	d019      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003454:	4b24      	ldr	r3, [pc, #144]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800345a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800345e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003460:	4b21      	ldr	r3, [pc, #132]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003466:	4a20      	ldr	r2, [pc, #128]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003468:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800346c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003470:	4b1d      	ldr	r3, [pc, #116]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003476:	4a1c      	ldr	r2, [pc, #112]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003478:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800347c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003480:	4a19      	ldr	r2, [pc, #100]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d016      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003492:	f7fe fc67 	bl	8001d64 <HAL_GetTick>
 8003496:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003498:	e00b      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800349a:	f7fe fc63 	bl	8001d64 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d902      	bls.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	74fb      	strb	r3, [r7, #19]
            break;
 80034b0:	e006      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034b2:	4b0d      	ldr	r3, [pc, #52]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0ec      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80034c0:	7cfb      	ldrb	r3, [r7, #19]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10c      	bne.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034c6:	4b08      	ldr	r3, [pc, #32]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034d6:	4904      	ldr	r1, [pc, #16]	@ (80034e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80034de:	e009      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034e0:	7cfb      	ldrb	r3, [r7, #19]
 80034e2:	74bb      	strb	r3, [r7, #18]
 80034e4:	e006      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80034e6:	bf00      	nop
 80034e8:	40021000 	.word	0x40021000
 80034ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034f0:	7cfb      	ldrb	r3, [r7, #19]
 80034f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034f4:	7c7b      	ldrb	r3, [r7, #17]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d105      	bne.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034fa:	4b9e      	ldr	r3, [pc, #632]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034fe:	4a9d      	ldr	r2, [pc, #628]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003500:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003504:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00a      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003512:	4b98      	ldr	r3, [pc, #608]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003518:	f023 0203 	bic.w	r2, r3, #3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003520:	4994      	ldr	r1, [pc, #592]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003522:	4313      	orrs	r3, r2
 8003524:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00a      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003534:	4b8f      	ldr	r3, [pc, #572]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800353a:	f023 020c 	bic.w	r2, r3, #12
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003542:	498c      	ldr	r1, [pc, #560]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003544:	4313      	orrs	r3, r2
 8003546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0304 	and.w	r3, r3, #4
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00a      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003556:	4b87      	ldr	r3, [pc, #540]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800355c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003564:	4983      	ldr	r1, [pc, #524]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003566:	4313      	orrs	r3, r2
 8003568:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0308 	and.w	r3, r3, #8
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00a      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003578:	4b7e      	ldr	r3, [pc, #504]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800357e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003586:	497b      	ldr	r1, [pc, #492]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003588:	4313      	orrs	r3, r2
 800358a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0310 	and.w	r3, r3, #16
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00a      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800359a:	4b76      	ldr	r3, [pc, #472]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035a8:	4972      	ldr	r1, [pc, #456]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0320 	and.w	r3, r3, #32
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00a      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035bc:	4b6d      	ldr	r3, [pc, #436]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ca:	496a      	ldr	r1, [pc, #424]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00a      	beq.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035de:	4b65      	ldr	r3, [pc, #404]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035e4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ec:	4961      	ldr	r1, [pc, #388]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d00a      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003600:	4b5c      	ldr	r3, [pc, #368]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003606:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800360e:	4959      	ldr	r1, [pc, #356]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00a      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003622:	4b54      	ldr	r3, [pc, #336]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003628:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003630:	4950      	ldr	r1, [pc, #320]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003632:	4313      	orrs	r3, r2
 8003634:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00a      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003644:	4b4b      	ldr	r3, [pc, #300]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800364a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003652:	4948      	ldr	r1, [pc, #288]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003654:	4313      	orrs	r3, r2
 8003656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00a      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003666:	4b43      	ldr	r3, [pc, #268]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003674:	493f      	ldr	r1, [pc, #252]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003676:	4313      	orrs	r3, r2
 8003678:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d028      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003688:	4b3a      	ldr	r3, [pc, #232]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800368a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800368e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003696:	4937      	ldr	r1, [pc, #220]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003698:	4313      	orrs	r3, r2
 800369a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036a6:	d106      	bne.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036a8:	4b32      	ldr	r3, [pc, #200]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	4a31      	ldr	r2, [pc, #196]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036b2:	60d3      	str	r3, [r2, #12]
 80036b4:	e011      	b.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036be:	d10c      	bne.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	3304      	adds	r3, #4
 80036c4:	2101      	movs	r1, #1
 80036c6:	4618      	mov	r0, r3
 80036c8:	f000 f8c8 	bl	800385c <RCCEx_PLLSAI1_Config>
 80036cc:	4603      	mov	r3, r0
 80036ce:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80036d0:	7cfb      	ldrb	r3, [r7, #19]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80036d6:	7cfb      	ldrb	r3, [r7, #19]
 80036d8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d028      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036e6:	4b23      	ldr	r3, [pc, #140]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ec:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f4:	491f      	ldr	r1, [pc, #124]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003700:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003704:	d106      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003706:	4b1b      	ldr	r3, [pc, #108]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	4a1a      	ldr	r2, [pc, #104]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003710:	60d3      	str	r3, [r2, #12]
 8003712:	e011      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003718:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800371c:	d10c      	bne.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3304      	adds	r3, #4
 8003722:	2101      	movs	r1, #1
 8003724:	4618      	mov	r0, r3
 8003726:	f000 f899 	bl	800385c <RCCEx_PLLSAI1_Config>
 800372a:	4603      	mov	r3, r0
 800372c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800372e:	7cfb      	ldrb	r3, [r7, #19]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d001      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003734:	7cfb      	ldrb	r3, [r7, #19]
 8003736:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d02b      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003744:	4b0b      	ldr	r3, [pc, #44]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800374a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003752:	4908      	ldr	r1, [pc, #32]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003754:	4313      	orrs	r3, r2
 8003756:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800375e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003762:	d109      	bne.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003764:	4b03      	ldr	r3, [pc, #12]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	4a02      	ldr	r2, [pc, #8]	@ (8003774 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800376e:	60d3      	str	r3, [r2, #12]
 8003770:	e014      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003772:	bf00      	nop
 8003774:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800377c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003780:	d10c      	bne.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3304      	adds	r3, #4
 8003786:	2101      	movs	r1, #1
 8003788:	4618      	mov	r0, r3
 800378a:	f000 f867 	bl	800385c <RCCEx_PLLSAI1_Config>
 800378e:	4603      	mov	r3, r0
 8003790:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003792:	7cfb      	ldrb	r3, [r7, #19]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003798:	7cfb      	ldrb	r3, [r7, #19]
 800379a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d02f      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037a8:	4b2b      	ldr	r3, [pc, #172]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ae:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037b6:	4928      	ldr	r1, [pc, #160]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037c6:	d10d      	bne.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3304      	adds	r3, #4
 80037cc:	2102      	movs	r1, #2
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 f844 	bl	800385c <RCCEx_PLLSAI1_Config>
 80037d4:	4603      	mov	r3, r0
 80037d6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037d8:	7cfb      	ldrb	r3, [r7, #19]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d014      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037de:	7cfb      	ldrb	r3, [r7, #19]
 80037e0:	74bb      	strb	r3, [r7, #18]
 80037e2:	e011      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037ec:	d10c      	bne.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	3320      	adds	r3, #32
 80037f2:	2102      	movs	r1, #2
 80037f4:	4618      	mov	r0, r3
 80037f6:	f000 f925 	bl	8003a44 <RCCEx_PLLSAI2_Config>
 80037fa:	4603      	mov	r3, r0
 80037fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037fe:	7cfb      	ldrb	r3, [r7, #19]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003804:	7cfb      	ldrb	r3, [r7, #19]
 8003806:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00a      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003814:	4b10      	ldr	r3, [pc, #64]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003822:	490d      	ldr	r1, [pc, #52]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003824:	4313      	orrs	r3, r2
 8003826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00b      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003836:	4b08      	ldr	r3, [pc, #32]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003846:	4904      	ldr	r1, [pc, #16]	@ (8003858 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003848:	4313      	orrs	r3, r2
 800384a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800384e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	40021000 	.word	0x40021000

0800385c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003866:	2300      	movs	r3, #0
 8003868:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800386a:	4b75      	ldr	r3, [pc, #468]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d018      	beq.n	80038a8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003876:	4b72      	ldr	r3, [pc, #456]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f003 0203 	and.w	r2, r3, #3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	429a      	cmp	r2, r3
 8003884:	d10d      	bne.n	80038a2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
       ||
 800388a:	2b00      	cmp	r3, #0
 800388c:	d009      	beq.n	80038a2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800388e:	4b6c      	ldr	r3, [pc, #432]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	091b      	lsrs	r3, r3, #4
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	1c5a      	adds	r2, r3, #1
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
       ||
 800389e:	429a      	cmp	r2, r3
 80038a0:	d047      	beq.n	8003932 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	73fb      	strb	r3, [r7, #15]
 80038a6:	e044      	b.n	8003932 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b03      	cmp	r3, #3
 80038ae:	d018      	beq.n	80038e2 <RCCEx_PLLSAI1_Config+0x86>
 80038b0:	2b03      	cmp	r3, #3
 80038b2:	d825      	bhi.n	8003900 <RCCEx_PLLSAI1_Config+0xa4>
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d002      	beq.n	80038be <RCCEx_PLLSAI1_Config+0x62>
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d009      	beq.n	80038d0 <RCCEx_PLLSAI1_Config+0x74>
 80038bc:	e020      	b.n	8003900 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038be:	4b60      	ldr	r3, [pc, #384]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d11d      	bne.n	8003906 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038ce:	e01a      	b.n	8003906 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038d0:	4b5b      	ldr	r3, [pc, #364]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d116      	bne.n	800390a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038e0:	e013      	b.n	800390a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038e2:	4b57      	ldr	r3, [pc, #348]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10f      	bne.n	800390e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038ee:	4b54      	ldr	r3, [pc, #336]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d109      	bne.n	800390e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038fe:	e006      	b.n	800390e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	73fb      	strb	r3, [r7, #15]
      break;
 8003904:	e004      	b.n	8003910 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003906:	bf00      	nop
 8003908:	e002      	b.n	8003910 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800390a:	bf00      	nop
 800390c:	e000      	b.n	8003910 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800390e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003910:	7bfb      	ldrb	r3, [r7, #15]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d10d      	bne.n	8003932 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003916:	4b4a      	ldr	r3, [pc, #296]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6819      	ldr	r1, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	3b01      	subs	r3, #1
 8003928:	011b      	lsls	r3, r3, #4
 800392a:	430b      	orrs	r3, r1
 800392c:	4944      	ldr	r1, [pc, #272]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 800392e:	4313      	orrs	r3, r2
 8003930:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d17d      	bne.n	8003a34 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003938:	4b41      	ldr	r3, [pc, #260]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a40      	ldr	r2, [pc, #256]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 800393e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003942:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003944:	f7fe fa0e 	bl	8001d64 <HAL_GetTick>
 8003948:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800394a:	e009      	b.n	8003960 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800394c:	f7fe fa0a 	bl	8001d64 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d902      	bls.n	8003960 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	73fb      	strb	r3, [r7, #15]
        break;
 800395e:	e005      	b.n	800396c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003960:	4b37      	ldr	r3, [pc, #220]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1ef      	bne.n	800394c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800396c:	7bfb      	ldrb	r3, [r7, #15]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d160      	bne.n	8003a34 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d111      	bne.n	800399c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003978:	4b31      	ldr	r3, [pc, #196]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003980:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6892      	ldr	r2, [r2, #8]
 8003988:	0211      	lsls	r1, r2, #8
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	68d2      	ldr	r2, [r2, #12]
 800398e:	0912      	lsrs	r2, r2, #4
 8003990:	0452      	lsls	r2, r2, #17
 8003992:	430a      	orrs	r2, r1
 8003994:	492a      	ldr	r1, [pc, #168]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003996:	4313      	orrs	r3, r2
 8003998:	610b      	str	r3, [r1, #16]
 800399a:	e027      	b.n	80039ec <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d112      	bne.n	80039c8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039a2:	4b27      	ldr	r3, [pc, #156]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80039aa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	6892      	ldr	r2, [r2, #8]
 80039b2:	0211      	lsls	r1, r2, #8
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	6912      	ldr	r2, [r2, #16]
 80039b8:	0852      	lsrs	r2, r2, #1
 80039ba:	3a01      	subs	r2, #1
 80039bc:	0552      	lsls	r2, r2, #21
 80039be:	430a      	orrs	r2, r1
 80039c0:	491f      	ldr	r1, [pc, #124]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	610b      	str	r3, [r1, #16]
 80039c6:	e011      	b.n	80039ec <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80039d0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	6892      	ldr	r2, [r2, #8]
 80039d8:	0211      	lsls	r1, r2, #8
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6952      	ldr	r2, [r2, #20]
 80039de:	0852      	lsrs	r2, r2, #1
 80039e0:	3a01      	subs	r2, #1
 80039e2:	0652      	lsls	r2, r2, #25
 80039e4:	430a      	orrs	r2, r1
 80039e6:	4916      	ldr	r1, [pc, #88]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80039ec:	4b14      	ldr	r3, [pc, #80]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a13      	ldr	r2, [pc, #76]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80039f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f8:	f7fe f9b4 	bl	8001d64 <HAL_GetTick>
 80039fc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039fe:	e009      	b.n	8003a14 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a00:	f7fe f9b0 	bl	8001d64 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d902      	bls.n	8003a14 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	73fb      	strb	r3, [r7, #15]
          break;
 8003a12:	e005      	b.n	8003a20 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a14:	4b0a      	ldr	r3, [pc, #40]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0ef      	beq.n	8003a00 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003a20:	7bfb      	ldrb	r3, [r7, #15]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d106      	bne.n	8003a34 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003a26:	4b06      	ldr	r3, [pc, #24]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a28:	691a      	ldr	r2, [r3, #16]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	4904      	ldr	r1, [pc, #16]	@ (8003a40 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3710      	adds	r7, #16
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	40021000 	.word	0x40021000

08003a44 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a52:	4b6a      	ldr	r3, [pc, #424]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	f003 0303 	and.w	r3, r3, #3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d018      	beq.n	8003a90 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003a5e:	4b67      	ldr	r3, [pc, #412]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	f003 0203 	and.w	r2, r3, #3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d10d      	bne.n	8003a8a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
       ||
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d009      	beq.n	8003a8a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003a76:	4b61      	ldr	r3, [pc, #388]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	091b      	lsrs	r3, r3, #4
 8003a7c:	f003 0307 	and.w	r3, r3, #7
 8003a80:	1c5a      	adds	r2, r3, #1
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
       ||
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d047      	beq.n	8003b1a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	73fb      	strb	r3, [r7, #15]
 8003a8e:	e044      	b.n	8003b1a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2b03      	cmp	r3, #3
 8003a96:	d018      	beq.n	8003aca <RCCEx_PLLSAI2_Config+0x86>
 8003a98:	2b03      	cmp	r3, #3
 8003a9a:	d825      	bhi.n	8003ae8 <RCCEx_PLLSAI2_Config+0xa4>
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d002      	beq.n	8003aa6 <RCCEx_PLLSAI2_Config+0x62>
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d009      	beq.n	8003ab8 <RCCEx_PLLSAI2_Config+0x74>
 8003aa4:	e020      	b.n	8003ae8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003aa6:	4b55      	ldr	r3, [pc, #340]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d11d      	bne.n	8003aee <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ab6:	e01a      	b.n	8003aee <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ab8:	4b50      	ldr	r3, [pc, #320]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d116      	bne.n	8003af2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ac8:	e013      	b.n	8003af2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003aca:	4b4c      	ldr	r3, [pc, #304]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d10f      	bne.n	8003af6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ad6:	4b49      	ldr	r3, [pc, #292]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d109      	bne.n	8003af6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ae6:	e006      	b.n	8003af6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	73fb      	strb	r3, [r7, #15]
      break;
 8003aec:	e004      	b.n	8003af8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003aee:	bf00      	nop
 8003af0:	e002      	b.n	8003af8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003af2:	bf00      	nop
 8003af4:	e000      	b.n	8003af8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003af6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003af8:	7bfb      	ldrb	r3, [r7, #15]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10d      	bne.n	8003b1a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003afe:	4b3f      	ldr	r3, [pc, #252]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6819      	ldr	r1, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	011b      	lsls	r3, r3, #4
 8003b12:	430b      	orrs	r3, r1
 8003b14:	4939      	ldr	r1, [pc, #228]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b1a:	7bfb      	ldrb	r3, [r7, #15]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d167      	bne.n	8003bf0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003b20:	4b36      	ldr	r3, [pc, #216]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a35      	ldr	r2, [pc, #212]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b2c:	f7fe f91a 	bl	8001d64 <HAL_GetTick>
 8003b30:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b32:	e009      	b.n	8003b48 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b34:	f7fe f916 	bl	8001d64 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d902      	bls.n	8003b48 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	73fb      	strb	r3, [r7, #15]
        break;
 8003b46:	e005      	b.n	8003b54 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b48:	4b2c      	ldr	r3, [pc, #176]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1ef      	bne.n	8003b34 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b54:	7bfb      	ldrb	r3, [r7, #15]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d14a      	bne.n	8003bf0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d111      	bne.n	8003b84 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b60:	4b26      	ldr	r3, [pc, #152]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003b68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6892      	ldr	r2, [r2, #8]
 8003b70:	0211      	lsls	r1, r2, #8
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	68d2      	ldr	r2, [r2, #12]
 8003b76:	0912      	lsrs	r2, r2, #4
 8003b78:	0452      	lsls	r2, r2, #17
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	491f      	ldr	r1, [pc, #124]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	614b      	str	r3, [r1, #20]
 8003b82:	e011      	b.n	8003ba8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b84:	4b1d      	ldr	r3, [pc, #116]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b86:	695b      	ldr	r3, [r3, #20]
 8003b88:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003b8c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	6892      	ldr	r2, [r2, #8]
 8003b94:	0211      	lsls	r1, r2, #8
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	6912      	ldr	r2, [r2, #16]
 8003b9a:	0852      	lsrs	r2, r2, #1
 8003b9c:	3a01      	subs	r2, #1
 8003b9e:	0652      	lsls	r2, r2, #25
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	4916      	ldr	r1, [pc, #88]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003ba8:	4b14      	ldr	r3, [pc, #80]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a13      	ldr	r2, [pc, #76]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bb2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bb4:	f7fe f8d6 	bl	8001d64 <HAL_GetTick>
 8003bb8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bba:	e009      	b.n	8003bd0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003bbc:	f7fe f8d2 	bl	8001d64 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d902      	bls.n	8003bd0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	73fb      	strb	r3, [r7, #15]
          break;
 8003bce:	e005      	b.n	8003bdc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d0ef      	beq.n	8003bbc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d106      	bne.n	8003bf0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003be2:	4b06      	ldr	r3, [pc, #24]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be4:	695a      	ldr	r2, [r3, #20]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	4904      	ldr	r1, [pc, #16]	@ (8003bfc <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3710      	adds	r7, #16
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	40021000 	.word	0x40021000

08003c00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e095      	b.n	8003d3e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d108      	bne.n	8003c2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c22:	d009      	beq.n	8003c38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	61da      	str	r2, [r3, #28]
 8003c2a:	e005      	b.n	8003c38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d106      	bne.n	8003c58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f7fd fda8 	bl	80017a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c6e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c78:	d902      	bls.n	8003c80 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	60fb      	str	r3, [r7, #12]
 8003c7e:	e002      	b.n	8003c86 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003c80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c84:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003c8e:	d007      	beq.n	8003ca0 <HAL_SPI_Init+0xa0>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c98:	d002      	beq.n	8003ca0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003cb0:	431a      	orrs	r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	695b      	ldr	r3, [r3, #20]
 8003cc0:	f003 0301 	and.w	r3, r3, #1
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	69db      	ldr	r3, [r3, #28]
 8003cd4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cd8:	431a      	orrs	r2, r3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a1b      	ldr	r3, [r3, #32]
 8003cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ce2:	ea42 0103 	orr.w	r1, r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cea:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	0c1b      	lsrs	r3, r3, #16
 8003cfc:	f003 0204 	and.w	r2, r3, #4
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d04:	f003 0310 	and.w	r3, r3, #16
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d0e:	f003 0308 	and.w	r3, r3, #8
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003d1c:	ea42 0103 	orr.w	r1, r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d46:	b580      	push	{r7, lr}
 8003d48:	b088      	sub	sp, #32
 8003d4a:	af02      	add	r7, sp, #8
 8003d4c:	60f8      	str	r0, [r7, #12]
 8003d4e:	60b9      	str	r1, [r7, #8]
 8003d50:	603b      	str	r3, [r7, #0]
 8003d52:	4613      	mov	r3, r2
 8003d54:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d001      	beq.n	8003d66 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003d62:	2302      	movs	r3, #2
 8003d64:	e123      	b.n	8003fae <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d6e:	d112      	bne.n	8003d96 <HAL_SPI_Receive+0x50>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d10e      	bne.n	8003d96 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2204      	movs	r2, #4
 8003d7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003d80:	88fa      	ldrh	r2, [r7, #6]
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	9300      	str	r3, [sp, #0]
 8003d86:	4613      	mov	r3, r2
 8003d88:	68ba      	ldr	r2, [r7, #8]
 8003d8a:	68b9      	ldr	r1, [r7, #8]
 8003d8c:	68f8      	ldr	r0, [r7, #12]
 8003d8e:	f000 f912 	bl	8003fb6 <HAL_SPI_TransmitReceive>
 8003d92:	4603      	mov	r3, r0
 8003d94:	e10b      	b.n	8003fae <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d96:	f7fd ffe5 	bl	8001d64 <HAL_GetTick>
 8003d9a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d002      	beq.n	8003da8 <HAL_SPI_Receive+0x62>
 8003da2:	88fb      	ldrh	r3, [r7, #6]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d101      	bne.n	8003dac <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e100      	b.n	8003fae <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d101      	bne.n	8003dba <HAL_SPI_Receive+0x74>
 8003db6:	2302      	movs	r3, #2
 8003db8:	e0f9      	b.n	8003fae <HAL_SPI_Receive+0x268>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2204      	movs	r2, #4
 8003dc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	68ba      	ldr	r2, [r7, #8]
 8003dd4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	88fa      	ldrh	r2, [r7, #6]
 8003dda:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	88fa      	ldrh	r2, [r7, #6]
 8003de2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2200      	movs	r2, #0
 8003dea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e0c:	d908      	bls.n	8003e20 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003e1c:	605a      	str	r2, [r3, #4]
 8003e1e:	e007      	b.n	8003e30 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	685a      	ldr	r2, [r3, #4]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e2e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e38:	d10f      	bne.n	8003e5a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e48:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003e58:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e64:	2b40      	cmp	r3, #64	@ 0x40
 8003e66:	d007      	beq.n	8003e78 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e76:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e80:	d875      	bhi.n	8003f6e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003e82:	e037      	b.n	8003ef4 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d117      	bne.n	8003ec2 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f103 020c 	add.w	r2, r3, #12
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9e:	7812      	ldrb	r2, [r2, #0]
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea8:	1c5a      	adds	r2, r3, #1
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	b29a      	uxth	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003ec0:	e018      	b.n	8003ef4 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ec2:	f7fd ff4f 	bl	8001d64 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	683a      	ldr	r2, [r7, #0]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d803      	bhi.n	8003eda <HAL_SPI_Receive+0x194>
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed8:	d102      	bne.n	8003ee0 <HAL_SPI_Receive+0x19a>
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d109      	bne.n	8003ef4 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e05c      	b.n	8003fae <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1c1      	bne.n	8003e84 <HAL_SPI_Receive+0x13e>
 8003f00:	e03b      	b.n	8003f7a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d115      	bne.n	8003f3c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68da      	ldr	r2, [r3, #12]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1a:	b292      	uxth	r2, r2
 8003f1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f22:	1c9a      	adds	r2, r3, #2
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	3b01      	subs	r3, #1
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003f3a:	e018      	b.n	8003f6e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f3c:	f7fd ff12 	bl	8001d64 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d803      	bhi.n	8003f54 <HAL_SPI_Receive+0x20e>
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f52:	d102      	bne.n	8003f5a <HAL_SPI_Receive+0x214>
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d109      	bne.n	8003f6e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e01f      	b.n	8003fae <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1c3      	bne.n	8003f02 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f7a:	697a      	ldr	r2, [r7, #20]
 8003f7c:	6839      	ldr	r1, [r7, #0]
 8003f7e:	68f8      	ldr	r0, [r7, #12]
 8003f80:	f000 fb56 	bl	8004630 <SPI_EndRxTransaction>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d002      	beq.n	8003f90 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2220      	movs	r2, #32
 8003f8e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d001      	beq.n	8003fac <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e000      	b.n	8003fae <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8003fac:	2300      	movs	r3, #0
  }
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b08a      	sub	sp, #40	@ 0x28
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	60f8      	str	r0, [r7, #12]
 8003fbe:	60b9      	str	r1, [r7, #8]
 8003fc0:	607a      	str	r2, [r7, #4]
 8003fc2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fc8:	f7fd fecc 	bl	8001d64 <HAL_GetTick>
 8003fcc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003fd4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003fdc:	887b      	ldrh	r3, [r7, #2]
 8003fde:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003fe0:	887b      	ldrh	r3, [r7, #2]
 8003fe2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003fe4:	7ffb      	ldrb	r3, [r7, #31]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d00c      	beq.n	8004004 <HAL_SPI_TransmitReceive+0x4e>
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ff0:	d106      	bne.n	8004000 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d102      	bne.n	8004000 <HAL_SPI_TransmitReceive+0x4a>
 8003ffa:	7ffb      	ldrb	r3, [r7, #31]
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d001      	beq.n	8004004 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004000:	2302      	movs	r3, #2
 8004002:	e1f3      	b.n	80043ec <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d005      	beq.n	8004016 <HAL_SPI_TransmitReceive+0x60>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d002      	beq.n	8004016 <HAL_SPI_TransmitReceive+0x60>
 8004010:	887b      	ldrh	r3, [r7, #2]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d101      	bne.n	800401a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e1e8      	b.n	80043ec <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004020:	2b01      	cmp	r3, #1
 8004022:	d101      	bne.n	8004028 <HAL_SPI_TransmitReceive+0x72>
 8004024:	2302      	movs	r3, #2
 8004026:	e1e1      	b.n	80043ec <HAL_SPI_TransmitReceive+0x436>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b04      	cmp	r3, #4
 800403a:	d003      	beq.n	8004044 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2205      	movs	r2, #5
 8004040:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	887a      	ldrh	r2, [r7, #2]
 8004054:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	887a      	ldrh	r2, [r7, #2]
 800405c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	68ba      	ldr	r2, [r7, #8]
 8004064:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	887a      	ldrh	r2, [r7, #2]
 800406a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	887a      	ldrh	r2, [r7, #2]
 8004070:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004086:	d802      	bhi.n	800408e <HAL_SPI_TransmitReceive+0xd8>
 8004088:	8abb      	ldrh	r3, [r7, #20]
 800408a:	2b01      	cmp	r3, #1
 800408c:	d908      	bls.n	80040a0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	685a      	ldr	r2, [r3, #4]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800409c:	605a      	str	r2, [r3, #4]
 800409e:	e007      	b.n	80040b0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	685a      	ldr	r2, [r3, #4]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80040ae:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ba:	2b40      	cmp	r3, #64	@ 0x40
 80040bc:	d007      	beq.n	80040ce <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040d6:	f240 8083 	bls.w	80041e0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d002      	beq.n	80040e8 <HAL_SPI_TransmitReceive+0x132>
 80040e2:	8afb      	ldrh	r3, [r7, #22]
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d16f      	bne.n	80041c8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ec:	881a      	ldrh	r2, [r3, #0]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f8:	1c9a      	adds	r2, r3, #2
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004102:	b29b      	uxth	r3, r3
 8004104:	3b01      	subs	r3, #1
 8004106:	b29a      	uxth	r2, r3
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800410c:	e05c      	b.n	80041c8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b02      	cmp	r3, #2
 800411a:	d11b      	bne.n	8004154 <HAL_SPI_TransmitReceive+0x19e>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004120:	b29b      	uxth	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d016      	beq.n	8004154 <HAL_SPI_TransmitReceive+0x19e>
 8004126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004128:	2b01      	cmp	r3, #1
 800412a:	d113      	bne.n	8004154 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004130:	881a      	ldrh	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800413c:	1c9a      	adds	r2, r3, #2
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004146:	b29b      	uxth	r3, r3
 8004148:	3b01      	subs	r3, #1
 800414a:	b29a      	uxth	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004150:	2300      	movs	r3, #0
 8004152:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b01      	cmp	r3, #1
 8004160:	d11c      	bne.n	800419c <HAL_SPI_TransmitReceive+0x1e6>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004168:	b29b      	uxth	r3, r3
 800416a:	2b00      	cmp	r3, #0
 800416c:	d016      	beq.n	800419c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68da      	ldr	r2, [r3, #12]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004178:	b292      	uxth	r2, r2
 800417a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004180:	1c9a      	adds	r2, r3, #2
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800418c:	b29b      	uxth	r3, r3
 800418e:	3b01      	subs	r3, #1
 8004190:	b29a      	uxth	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004198:	2301      	movs	r3, #1
 800419a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800419c:	f7fd fde2 	bl	8001d64 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	6a3b      	ldr	r3, [r7, #32]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d80d      	bhi.n	80041c8 <HAL_SPI_TransmitReceive+0x212>
 80041ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b2:	d009      	beq.n	80041c8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e111      	b.n	80043ec <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d19d      	bne.n	800410e <HAL_SPI_TransmitReceive+0x158>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80041d8:	b29b      	uxth	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d197      	bne.n	800410e <HAL_SPI_TransmitReceive+0x158>
 80041de:	e0e5      	b.n	80043ac <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d003      	beq.n	80041f0 <HAL_SPI_TransmitReceive+0x23a>
 80041e8:	8afb      	ldrh	r3, [r7, #22]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	f040 80d1 	bne.w	8004392 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d912      	bls.n	8004220 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041fe:	881a      	ldrh	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800420a:	1c9a      	adds	r2, r3, #2
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004214:	b29b      	uxth	r3, r3
 8004216:	3b02      	subs	r3, #2
 8004218:	b29a      	uxth	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800421e:	e0b8      	b.n	8004392 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	330c      	adds	r3, #12
 800422a:	7812      	ldrb	r2, [r2, #0]
 800422c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004232:	1c5a      	adds	r2, r3, #1
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800423c:	b29b      	uxth	r3, r3
 800423e:	3b01      	subs	r3, #1
 8004240:	b29a      	uxth	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004246:	e0a4      	b.n	8004392 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b02      	cmp	r3, #2
 8004254:	d134      	bne.n	80042c0 <HAL_SPI_TransmitReceive+0x30a>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800425a:	b29b      	uxth	r3, r3
 800425c:	2b00      	cmp	r3, #0
 800425e:	d02f      	beq.n	80042c0 <HAL_SPI_TransmitReceive+0x30a>
 8004260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004262:	2b01      	cmp	r3, #1
 8004264:	d12c      	bne.n	80042c0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800426a:	b29b      	uxth	r3, r3
 800426c:	2b01      	cmp	r3, #1
 800426e:	d912      	bls.n	8004296 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004274:	881a      	ldrh	r2, [r3, #0]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004280:	1c9a      	adds	r2, r3, #2
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800428a:	b29b      	uxth	r3, r3
 800428c:	3b02      	subs	r3, #2
 800428e:	b29a      	uxth	r2, r3
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004294:	e012      	b.n	80042bc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	330c      	adds	r3, #12
 80042a0:	7812      	ldrb	r2, [r2, #0]
 80042a2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a8:	1c5a      	adds	r2, r3, #1
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	3b01      	subs	r3, #1
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80042bc:	2300      	movs	r3, #0
 80042be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d148      	bne.n	8004360 <HAL_SPI_TransmitReceive+0x3aa>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d042      	beq.n	8004360 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d923      	bls.n	800432e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68da      	ldr	r2, [r3, #12]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f0:	b292      	uxth	r2, r2
 80042f2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f8:	1c9a      	adds	r2, r3, #2
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004304:	b29b      	uxth	r3, r3
 8004306:	3b02      	subs	r3, #2
 8004308:	b29a      	uxth	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004316:	b29b      	uxth	r3, r3
 8004318:	2b01      	cmp	r3, #1
 800431a:	d81f      	bhi.n	800435c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	685a      	ldr	r2, [r3, #4]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800432a:	605a      	str	r2, [r3, #4]
 800432c:	e016      	b.n	800435c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f103 020c 	add.w	r2, r3, #12
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433a:	7812      	ldrb	r2, [r2, #0]
 800433c:	b2d2      	uxtb	r2, r2
 800433e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004344:	1c5a      	adds	r2, r3, #1
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004350:	b29b      	uxth	r3, r3
 8004352:	3b01      	subs	r3, #1
 8004354:	b29a      	uxth	r2, r3
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800435c:	2301      	movs	r3, #1
 800435e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004360:	f7fd fd00 	bl	8001d64 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	6a3b      	ldr	r3, [r7, #32]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800436c:	429a      	cmp	r2, r3
 800436e:	d803      	bhi.n	8004378 <HAL_SPI_TransmitReceive+0x3c2>
 8004370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004376:	d102      	bne.n	800437e <HAL_SPI_TransmitReceive+0x3c8>
 8004378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437a:	2b00      	cmp	r3, #0
 800437c:	d109      	bne.n	8004392 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e02c      	b.n	80043ec <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004396:	b29b      	uxth	r3, r3
 8004398:	2b00      	cmp	r3, #0
 800439a:	f47f af55 	bne.w	8004248 <HAL_SPI_TransmitReceive+0x292>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	f47f af4e 	bne.w	8004248 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043ac:	6a3a      	ldr	r2, [r7, #32]
 80043ae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80043b0:	68f8      	ldr	r0, [r7, #12]
 80043b2:	f000 f995 	bl	80046e0 <SPI_EndRxTxTransaction>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2220      	movs	r2, #32
 80043c0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e00e      	b.n	80043ec <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d001      	beq.n	80043ea <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e000      	b.n	80043ec <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80043ea:	2300      	movs	r3, #0
  }
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3728      	adds	r7, #40	@ 0x28
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b088      	sub	sp, #32
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	603b      	str	r3, [r7, #0]
 8004400:	4613      	mov	r3, r2
 8004402:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004404:	f7fd fcae 	bl	8001d64 <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800440c:	1a9b      	subs	r3, r3, r2
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	4413      	add	r3, r2
 8004412:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004414:	f7fd fca6 	bl	8001d64 <HAL_GetTick>
 8004418:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800441a:	4b39      	ldr	r3, [pc, #228]	@ (8004500 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	015b      	lsls	r3, r3, #5
 8004420:	0d1b      	lsrs	r3, r3, #20
 8004422:	69fa      	ldr	r2, [r7, #28]
 8004424:	fb02 f303 	mul.w	r3, r2, r3
 8004428:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800442a:	e054      	b.n	80044d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004432:	d050      	beq.n	80044d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004434:	f7fd fc96 	bl	8001d64 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	69fa      	ldr	r2, [r7, #28]
 8004440:	429a      	cmp	r2, r3
 8004442:	d902      	bls.n	800444a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d13d      	bne.n	80044c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685a      	ldr	r2, [r3, #4]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004458:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004462:	d111      	bne.n	8004488 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800446c:	d004      	beq.n	8004478 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004476:	d107      	bne.n	8004488 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004486:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800448c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004490:	d10f      	bne.n	80044b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044a0:	601a      	str	r2, [r3, #0]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e017      	b.n	80044f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d101      	bne.n	80044d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80044cc:	2300      	movs	r3, #0
 80044ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	3b01      	subs	r3, #1
 80044d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	4013      	ands	r3, r2
 80044e0:	68ba      	ldr	r2, [r7, #8]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	bf0c      	ite	eq
 80044e6:	2301      	moveq	r3, #1
 80044e8:	2300      	movne	r3, #0
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	461a      	mov	r2, r3
 80044ee:	79fb      	ldrb	r3, [r7, #7]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d19b      	bne.n	800442c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3720      	adds	r7, #32
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	20000000 	.word	0x20000000

08004504 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b08a      	sub	sp, #40	@ 0x28
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	607a      	str	r2, [r7, #4]
 8004510:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004512:	2300      	movs	r3, #0
 8004514:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004516:	f7fd fc25 	bl	8001d64 <HAL_GetTick>
 800451a:	4602      	mov	r2, r0
 800451c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800451e:	1a9b      	subs	r3, r3, r2
 8004520:	683a      	ldr	r2, [r7, #0]
 8004522:	4413      	add	r3, r2
 8004524:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004526:	f7fd fc1d 	bl	8001d64 <HAL_GetTick>
 800452a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	330c      	adds	r3, #12
 8004532:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004534:	4b3d      	ldr	r3, [pc, #244]	@ (800462c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	4613      	mov	r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	4413      	add	r3, r2
 800453e:	00da      	lsls	r2, r3, #3
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	0d1b      	lsrs	r3, r3, #20
 8004544:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004546:	fb02 f303 	mul.w	r3, r2, r3
 800454a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800454c:	e060      	b.n	8004610 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004554:	d107      	bne.n	8004566 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d104      	bne.n	8004566 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	b2db      	uxtb	r3, r3
 8004562:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004564:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800456c:	d050      	beq.n	8004610 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800456e:	f7fd fbf9 	bl	8001d64 <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	6a3b      	ldr	r3, [r7, #32]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800457a:	429a      	cmp	r2, r3
 800457c:	d902      	bls.n	8004584 <SPI_WaitFifoStateUntilTimeout+0x80>
 800457e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004580:	2b00      	cmp	r3, #0
 8004582:	d13d      	bne.n	8004600 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004592:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800459c:	d111      	bne.n	80045c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045a6:	d004      	beq.n	80045b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045b0:	d107      	bne.n	80045c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045ca:	d10f      	bne.n	80045ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045da:	601a      	str	r2, [r3, #0]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80045ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e010      	b.n	8004622 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004606:	2300      	movs	r3, #0
 8004608:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	3b01      	subs	r3, #1
 800460e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689a      	ldr	r2, [r3, #8]
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	4013      	ands	r3, r2
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	429a      	cmp	r2, r3
 800461e:	d196      	bne.n	800454e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004620:	2300      	movs	r3, #0
}
 8004622:	4618      	mov	r0, r3
 8004624:	3728      	adds	r7, #40	@ 0x28
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	20000000 	.word	0x20000000

08004630 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b086      	sub	sp, #24
 8004634:	af02      	add	r7, sp, #8
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004644:	d111      	bne.n	800466a <SPI_EndRxTransaction+0x3a>
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800464e:	d004      	beq.n	800465a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004658:	d107      	bne.n	800466a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004668:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	9300      	str	r3, [sp, #0]
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	2200      	movs	r2, #0
 8004672:	2180      	movs	r1, #128	@ 0x80
 8004674:	68f8      	ldr	r0, [r7, #12]
 8004676:	f7ff febd 	bl	80043f4 <SPI_WaitFlagStateUntilTimeout>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d007      	beq.n	8004690 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004684:	f043 0220 	orr.w	r2, r3, #32
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e023      	b.n	80046d8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004698:	d11d      	bne.n	80046d6 <SPI_EndRxTransaction+0xa6>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046a2:	d004      	beq.n	80046ae <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ac:	d113      	bne.n	80046d6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	9300      	str	r3, [sp, #0]
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80046ba:	68f8      	ldr	r0, [r7, #12]
 80046bc:	f7ff ff22 	bl	8004504 <SPI_WaitFifoStateUntilTimeout>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d007      	beq.n	80046d6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046ca:	f043 0220 	orr.w	r2, r3, #32
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e000      	b.n	80046d8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3710      	adds	r7, #16
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b086      	sub	sp, #24
 80046e4:	af02      	add	r7, sp, #8
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	9300      	str	r3, [sp, #0]
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80046f8:	68f8      	ldr	r0, [r7, #12]
 80046fa:	f7ff ff03 	bl	8004504 <SPI_WaitFifoStateUntilTimeout>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d007      	beq.n	8004714 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004708:	f043 0220 	orr.w	r2, r3, #32
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e027      	b.n	8004764 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	9300      	str	r3, [sp, #0]
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	2200      	movs	r2, #0
 800471c:	2180      	movs	r1, #128	@ 0x80
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f7ff fe68 	bl	80043f4 <SPI_WaitFlagStateUntilTimeout>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d007      	beq.n	800473a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800472e:	f043 0220 	orr.w	r2, r3, #32
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e014      	b.n	8004764 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	9300      	str	r3, [sp, #0]
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	2200      	movs	r2, #0
 8004742:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f7ff fedc 	bl	8004504 <SPI_WaitFifoStateUntilTimeout>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d007      	beq.n	8004762 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004756:	f043 0220 	orr.w	r2, r3, #32
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e000      	b.n	8004764 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e049      	b.n	8004812 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d106      	bne.n	8004798 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f7fd f8b0 	bl	80018f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2202      	movs	r2, #2
 800479c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	3304      	adds	r3, #4
 80047a8:	4619      	mov	r1, r3
 80047aa:	4610      	mov	r0, r2
 80047ac:	f000 fbe8 	bl	8004f80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3708      	adds	r7, #8
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
	...

0800481c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800482a:	b2db      	uxtb	r3, r3
 800482c:	2b01      	cmp	r3, #1
 800482e:	d001      	beq.n	8004834 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e04f      	b.n	80048d4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2202      	movs	r2, #2
 8004838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68da      	ldr	r2, [r3, #12]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f042 0201 	orr.w	r2, r2, #1
 800484a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a23      	ldr	r2, [pc, #140]	@ (80048e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d01d      	beq.n	8004892 <HAL_TIM_Base_Start_IT+0x76>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800485e:	d018      	beq.n	8004892 <HAL_TIM_Base_Start_IT+0x76>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a1f      	ldr	r2, [pc, #124]	@ (80048e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d013      	beq.n	8004892 <HAL_TIM_Base_Start_IT+0x76>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a1e      	ldr	r2, [pc, #120]	@ (80048e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d00e      	beq.n	8004892 <HAL_TIM_Base_Start_IT+0x76>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a1c      	ldr	r2, [pc, #112]	@ (80048ec <HAL_TIM_Base_Start_IT+0xd0>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d009      	beq.n	8004892 <HAL_TIM_Base_Start_IT+0x76>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a1b      	ldr	r2, [pc, #108]	@ (80048f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d004      	beq.n	8004892 <HAL_TIM_Base_Start_IT+0x76>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a19      	ldr	r2, [pc, #100]	@ (80048f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d115      	bne.n	80048be <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	689a      	ldr	r2, [r3, #8]
 8004898:	4b17      	ldr	r3, [pc, #92]	@ (80048f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800489a:	4013      	ands	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2b06      	cmp	r3, #6
 80048a2:	d015      	beq.n	80048d0 <HAL_TIM_Base_Start_IT+0xb4>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048aa:	d011      	beq.n	80048d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f042 0201 	orr.w	r2, r2, #1
 80048ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048bc:	e008      	b.n	80048d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f042 0201 	orr.w	r2, r2, #1
 80048cc:	601a      	str	r2, [r3, #0]
 80048ce:	e000      	b.n	80048d2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3714      	adds	r7, #20
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	40012c00 	.word	0x40012c00
 80048e4:	40000400 	.word	0x40000400
 80048e8:	40000800 	.word	0x40000800
 80048ec:	40000c00 	.word	0x40000c00
 80048f0:	40013400 	.word	0x40013400
 80048f4:	40014000 	.word	0x40014000
 80048f8:	00010007 	.word	0x00010007

080048fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b086      	sub	sp, #24
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
 8004904:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d101      	bne.n	8004910 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e097      	b.n	8004a40 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b00      	cmp	r3, #0
 800491a:	d106      	bne.n	800492a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f7fd f827 	bl	8001978 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2202      	movs	r2, #2
 800492e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	6812      	ldr	r2, [r2, #0]
 800493c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004940:	f023 0307 	bic.w	r3, r3, #7
 8004944:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	3304      	adds	r3, #4
 800494e:	4619      	mov	r1, r3
 8004950:	4610      	mov	r0, r2
 8004952:	f000 fb15 	bl	8004f80 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	699b      	ldr	r3, [r3, #24]
 8004964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	697a      	ldr	r2, [r7, #20]
 8004974:	4313      	orrs	r3, r2
 8004976:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800497e:	f023 0303 	bic.w	r3, r3, #3
 8004982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	689a      	ldr	r2, [r3, #8]
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	021b      	lsls	r3, r3, #8
 800498e:	4313      	orrs	r3, r2
 8004990:	693a      	ldr	r2, [r7, #16]
 8004992:	4313      	orrs	r3, r2
 8004994:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800499c:	f023 030c 	bic.w	r3, r3, #12
 80049a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80049a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	68da      	ldr	r2, [r3, #12]
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	69db      	ldr	r3, [r3, #28]
 80049b6:	021b      	lsls	r3, r3, #8
 80049b8:	4313      	orrs	r3, r2
 80049ba:	693a      	ldr	r2, [r7, #16]
 80049bc:	4313      	orrs	r3, r2
 80049be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	011a      	lsls	r2, r3, #4
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	031b      	lsls	r3, r3, #12
 80049cc:	4313      	orrs	r3, r2
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80049da:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80049e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	685a      	ldr	r2, [r3, #4]
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	011b      	lsls	r3, r3, #4
 80049ee:	4313      	orrs	r3, r2
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2201      	movs	r2, #1
 8004a12:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2201      	movs	r2, #1
 8004a1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2201      	movs	r2, #1
 8004a22:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2201      	movs	r2, #1
 8004a32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3718      	adds	r7, #24
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a58:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a60:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a68:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a70:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d110      	bne.n	8004a9a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d102      	bne.n	8004a84 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004a7e:	7b7b      	ldrb	r3, [r7, #13]
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d001      	beq.n	8004a88 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e089      	b.n	8004b9c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a98:	e031      	b.n	8004afe <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2b04      	cmp	r3, #4
 8004a9e:	d110      	bne.n	8004ac2 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004aa0:	7bbb      	ldrb	r3, [r7, #14]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d102      	bne.n	8004aac <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004aa6:	7b3b      	ldrb	r3, [r7, #12]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d001      	beq.n	8004ab0 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e075      	b.n	8004b9c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2202      	movs	r2, #2
 8004abc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ac0:	e01d      	b.n	8004afe <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ac2:	7bfb      	ldrb	r3, [r7, #15]
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d108      	bne.n	8004ada <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ac8:	7bbb      	ldrb	r3, [r7, #14]
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d105      	bne.n	8004ada <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ace:	7b7b      	ldrb	r3, [r7, #13]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d102      	bne.n	8004ada <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004ad4:	7b3b      	ldrb	r3, [r7, #12]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d001      	beq.n	8004ade <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	e05e      	b.n	8004b9c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2202      	movs	r2, #2
 8004ae2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2202      	movs	r2, #2
 8004aea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2202      	movs	r2, #2
 8004af2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2202      	movs	r2, #2
 8004afa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d003      	beq.n	8004b0c <HAL_TIM_Encoder_Start_IT+0xc4>
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	2b04      	cmp	r3, #4
 8004b08:	d010      	beq.n	8004b2c <HAL_TIM_Encoder_Start_IT+0xe4>
 8004b0a:	e01f      	b.n	8004b4c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2201      	movs	r2, #1
 8004b12:	2100      	movs	r1, #0
 8004b14:	4618      	mov	r0, r3
 8004b16:	f000 fb73 	bl	8005200 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	68da      	ldr	r2, [r3, #12]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f042 0202 	orr.w	r2, r2, #2
 8004b28:	60da      	str	r2, [r3, #12]
      break;
 8004b2a:	e02e      	b.n	8004b8a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2201      	movs	r2, #1
 8004b32:	2104      	movs	r1, #4
 8004b34:	4618      	mov	r0, r3
 8004b36:	f000 fb63 	bl	8005200 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68da      	ldr	r2, [r3, #12]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f042 0204 	orr.w	r2, r2, #4
 8004b48:	60da      	str	r2, [r3, #12]
      break;
 8004b4a:	e01e      	b.n	8004b8a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2201      	movs	r2, #1
 8004b52:	2100      	movs	r1, #0
 8004b54:	4618      	mov	r0, r3
 8004b56:	f000 fb53 	bl	8005200 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	2104      	movs	r1, #4
 8004b62:	4618      	mov	r0, r3
 8004b64:	f000 fb4c 	bl	8005200 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68da      	ldr	r2, [r3, #12]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f042 0202 	orr.w	r2, r2, #2
 8004b76:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68da      	ldr	r2, [r3, #12]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f042 0204 	orr.w	r2, r2, #4
 8004b86:	60da      	str	r2, [r3, #12]
      break;
 8004b88:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f042 0201 	orr.w	r2, r2, #1
 8004b98:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d020      	beq.n	8004c08 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d01b      	beq.n	8004c08 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f06f 0202 	mvn.w	r2, #2
 8004bd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	f003 0303 	and.w	r3, r3, #3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d003      	beq.n	8004bf6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7fc f994 	bl	8000f1c <HAL_TIM_IC_CaptureCallback>
 8004bf4:	e005      	b.n	8004c02 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 f9a4 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f000 f9ab 	bl	8004f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	f003 0304 	and.w	r3, r3, #4
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d020      	beq.n	8004c54 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f003 0304 	and.w	r3, r3, #4
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d01b      	beq.n	8004c54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f06f 0204 	mvn.w	r2, #4
 8004c24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2202      	movs	r2, #2
 8004c2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d003      	beq.n	8004c42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f7fc f96e 	bl	8000f1c <HAL_TIM_IC_CaptureCallback>
 8004c40:	e005      	b.n	8004c4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 f97e 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 f985 	bl	8004f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	f003 0308 	and.w	r3, r3, #8
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d020      	beq.n	8004ca0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f003 0308 	and.w	r3, r3, #8
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d01b      	beq.n	8004ca0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f06f 0208 	mvn.w	r2, #8
 8004c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2204      	movs	r2, #4
 8004c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	69db      	ldr	r3, [r3, #28]
 8004c7e:	f003 0303 	and.w	r3, r3, #3
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d003      	beq.n	8004c8e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f7fc f948 	bl	8000f1c <HAL_TIM_IC_CaptureCallback>
 8004c8c:	e005      	b.n	8004c9a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 f958 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 f95f 	bl	8004f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	f003 0310 	and.w	r3, r3, #16
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d020      	beq.n	8004cec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f003 0310 	and.w	r3, r3, #16
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d01b      	beq.n	8004cec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f06f 0210 	mvn.w	r2, #16
 8004cbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2208      	movs	r2, #8
 8004cc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	69db      	ldr	r3, [r3, #28]
 8004cca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d003      	beq.n	8004cda <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f7fc f922 	bl	8000f1c <HAL_TIM_IC_CaptureCallback>
 8004cd8:	e005      	b.n	8004ce6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 f932 	bl	8004f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 f939 	bl	8004f58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	f003 0301 	and.w	r3, r3, #1
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00c      	beq.n	8004d10 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f003 0301 	and.w	r3, r3, #1
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d007      	beq.n	8004d10 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f06f 0201 	mvn.w	r2, #1
 8004d08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f7fc f92a 	bl	8000f64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d104      	bne.n	8004d24 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d00c      	beq.n	8004d3e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d007      	beq.n	8004d3e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004d36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 fb19 	bl	8005370 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d00c      	beq.n	8004d62 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d007      	beq.n	8004d62 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004d5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 fb11 	bl	8005384 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00c      	beq.n	8004d86 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d007      	beq.n	8004d86 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f8f3 	bl	8004f6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	f003 0320 	and.w	r3, r3, #32
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00c      	beq.n	8004daa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f003 0320 	and.w	r3, r3, #32
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d007      	beq.n	8004daa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f06f 0220 	mvn.w	r2, #32
 8004da2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f000 fad9 	bl	800535c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004daa:	bf00      	nop
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b084      	sub	sp, #16
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
 8004dba:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <HAL_TIM_ConfigClockSource+0x1c>
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e0b6      	b.n	8004f3c <HAL_TIM_ConfigClockSource+0x18a>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2202      	movs	r2, #2
 8004dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dec:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004df0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004df8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68ba      	ldr	r2, [r7, #8]
 8004e00:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e0a:	d03e      	beq.n	8004e8a <HAL_TIM_ConfigClockSource+0xd8>
 8004e0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e10:	f200 8087 	bhi.w	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e18:	f000 8086 	beq.w	8004f28 <HAL_TIM_ConfigClockSource+0x176>
 8004e1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e20:	d87f      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e22:	2b70      	cmp	r3, #112	@ 0x70
 8004e24:	d01a      	beq.n	8004e5c <HAL_TIM_ConfigClockSource+0xaa>
 8004e26:	2b70      	cmp	r3, #112	@ 0x70
 8004e28:	d87b      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e2a:	2b60      	cmp	r3, #96	@ 0x60
 8004e2c:	d050      	beq.n	8004ed0 <HAL_TIM_ConfigClockSource+0x11e>
 8004e2e:	2b60      	cmp	r3, #96	@ 0x60
 8004e30:	d877      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e32:	2b50      	cmp	r3, #80	@ 0x50
 8004e34:	d03c      	beq.n	8004eb0 <HAL_TIM_ConfigClockSource+0xfe>
 8004e36:	2b50      	cmp	r3, #80	@ 0x50
 8004e38:	d873      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e3a:	2b40      	cmp	r3, #64	@ 0x40
 8004e3c:	d058      	beq.n	8004ef0 <HAL_TIM_ConfigClockSource+0x13e>
 8004e3e:	2b40      	cmp	r3, #64	@ 0x40
 8004e40:	d86f      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e42:	2b30      	cmp	r3, #48	@ 0x30
 8004e44:	d064      	beq.n	8004f10 <HAL_TIM_ConfigClockSource+0x15e>
 8004e46:	2b30      	cmp	r3, #48	@ 0x30
 8004e48:	d86b      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e4a:	2b20      	cmp	r3, #32
 8004e4c:	d060      	beq.n	8004f10 <HAL_TIM_ConfigClockSource+0x15e>
 8004e4e:	2b20      	cmp	r3, #32
 8004e50:	d867      	bhi.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d05c      	beq.n	8004f10 <HAL_TIM_ConfigClockSource+0x15e>
 8004e56:	2b10      	cmp	r3, #16
 8004e58:	d05a      	beq.n	8004f10 <HAL_TIM_ConfigClockSource+0x15e>
 8004e5a:	e062      	b.n	8004f22 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e6c:	f000 f9a8 	bl	80051c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e7e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68ba      	ldr	r2, [r7, #8]
 8004e86:	609a      	str	r2, [r3, #8]
      break;
 8004e88:	e04f      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e9a:	f000 f991 	bl	80051c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689a      	ldr	r2, [r3, #8]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004eac:	609a      	str	r2, [r3, #8]
      break;
 8004eae:	e03c      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	f000 f905 	bl	80050cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2150      	movs	r1, #80	@ 0x50
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f000 f95e 	bl	800518a <TIM_ITRx_SetConfig>
      break;
 8004ece:	e02c      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004edc:	461a      	mov	r2, r3
 8004ede:	f000 f924 	bl	800512a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2160      	movs	r1, #96	@ 0x60
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f000 f94e 	bl	800518a <TIM_ITRx_SetConfig>
      break;
 8004eee:	e01c      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004efc:	461a      	mov	r2, r3
 8004efe:	f000 f8e5 	bl	80050cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	2140      	movs	r1, #64	@ 0x40
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f000 f93e 	bl	800518a <TIM_ITRx_SetConfig>
      break;
 8004f0e:	e00c      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4619      	mov	r1, r3
 8004f1a:	4610      	mov	r0, r2
 8004f1c:	f000 f935 	bl	800518a <TIM_ITRx_SetConfig>
      break;
 8004f20:	e003      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	73fb      	strb	r3, [r7, #15]
      break;
 8004f26:	e000      	b.n	8004f2a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004f28:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3710      	adds	r7, #16
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f4c:	bf00      	nop
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a46      	ldr	r2, [pc, #280]	@ (80050ac <TIM_Base_SetConfig+0x12c>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d013      	beq.n	8004fc0 <TIM_Base_SetConfig+0x40>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f9e:	d00f      	beq.n	8004fc0 <TIM_Base_SetConfig+0x40>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a43      	ldr	r2, [pc, #268]	@ (80050b0 <TIM_Base_SetConfig+0x130>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d00b      	beq.n	8004fc0 <TIM_Base_SetConfig+0x40>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a42      	ldr	r2, [pc, #264]	@ (80050b4 <TIM_Base_SetConfig+0x134>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d007      	beq.n	8004fc0 <TIM_Base_SetConfig+0x40>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a41      	ldr	r2, [pc, #260]	@ (80050b8 <TIM_Base_SetConfig+0x138>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d003      	beq.n	8004fc0 <TIM_Base_SetConfig+0x40>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a40      	ldr	r2, [pc, #256]	@ (80050bc <TIM_Base_SetConfig+0x13c>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d108      	bne.n	8004fd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a35      	ldr	r2, [pc, #212]	@ (80050ac <TIM_Base_SetConfig+0x12c>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d01f      	beq.n	800501a <TIM_Base_SetConfig+0x9a>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fe0:	d01b      	beq.n	800501a <TIM_Base_SetConfig+0x9a>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a32      	ldr	r2, [pc, #200]	@ (80050b0 <TIM_Base_SetConfig+0x130>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d017      	beq.n	800501a <TIM_Base_SetConfig+0x9a>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a31      	ldr	r2, [pc, #196]	@ (80050b4 <TIM_Base_SetConfig+0x134>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d013      	beq.n	800501a <TIM_Base_SetConfig+0x9a>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a30      	ldr	r2, [pc, #192]	@ (80050b8 <TIM_Base_SetConfig+0x138>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00f      	beq.n	800501a <TIM_Base_SetConfig+0x9a>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a2f      	ldr	r2, [pc, #188]	@ (80050bc <TIM_Base_SetConfig+0x13c>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d00b      	beq.n	800501a <TIM_Base_SetConfig+0x9a>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a2e      	ldr	r2, [pc, #184]	@ (80050c0 <TIM_Base_SetConfig+0x140>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d007      	beq.n	800501a <TIM_Base_SetConfig+0x9a>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a2d      	ldr	r2, [pc, #180]	@ (80050c4 <TIM_Base_SetConfig+0x144>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d003      	beq.n	800501a <TIM_Base_SetConfig+0x9a>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4a2c      	ldr	r2, [pc, #176]	@ (80050c8 <TIM_Base_SetConfig+0x148>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d108      	bne.n	800502c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005020:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	4313      	orrs	r3, r2
 800502a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	695b      	ldr	r3, [r3, #20]
 8005036:	4313      	orrs	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	689a      	ldr	r2, [r3, #8]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4a16      	ldr	r2, [pc, #88]	@ (80050ac <TIM_Base_SetConfig+0x12c>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d00f      	beq.n	8005078 <TIM_Base_SetConfig+0xf8>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a18      	ldr	r2, [pc, #96]	@ (80050bc <TIM_Base_SetConfig+0x13c>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d00b      	beq.n	8005078 <TIM_Base_SetConfig+0xf8>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a17      	ldr	r2, [pc, #92]	@ (80050c0 <TIM_Base_SetConfig+0x140>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d007      	beq.n	8005078 <TIM_Base_SetConfig+0xf8>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	4a16      	ldr	r2, [pc, #88]	@ (80050c4 <TIM_Base_SetConfig+0x144>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d003      	beq.n	8005078 <TIM_Base_SetConfig+0xf8>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a15      	ldr	r2, [pc, #84]	@ (80050c8 <TIM_Base_SetConfig+0x148>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d103      	bne.n	8005080 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	691a      	ldr	r2, [r3, #16]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	f003 0301 	and.w	r3, r3, #1
 800508e:	2b01      	cmp	r3, #1
 8005090:	d105      	bne.n	800509e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	f023 0201 	bic.w	r2, r3, #1
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	611a      	str	r2, [r3, #16]
  }
}
 800509e:	bf00      	nop
 80050a0:	3714      	adds	r7, #20
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	40012c00 	.word	0x40012c00
 80050b0:	40000400 	.word	0x40000400
 80050b4:	40000800 	.word	0x40000800
 80050b8:	40000c00 	.word	0x40000c00
 80050bc:	40013400 	.word	0x40013400
 80050c0:	40014000 	.word	0x40014000
 80050c4:	40014400 	.word	0x40014400
 80050c8:	40014800 	.word	0x40014800

080050cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b087      	sub	sp, #28
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6a1b      	ldr	r3, [r3, #32]
 80050dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6a1b      	ldr	r3, [r3, #32]
 80050e2:	f023 0201 	bic.w	r2, r3, #1
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	011b      	lsls	r3, r3, #4
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	4313      	orrs	r3, r2
 8005100:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	f023 030a 	bic.w	r3, r3, #10
 8005108:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	4313      	orrs	r3, r2
 8005110:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	693a      	ldr	r2, [r7, #16]
 8005116:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	621a      	str	r2, [r3, #32]
}
 800511e:	bf00      	nop
 8005120:	371c      	adds	r7, #28
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800512a:	b480      	push	{r7}
 800512c:	b087      	sub	sp, #28
 800512e:	af00      	add	r7, sp, #0
 8005130:	60f8      	str	r0, [r7, #12]
 8005132:	60b9      	str	r1, [r7, #8]
 8005134:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6a1b      	ldr	r3, [r3, #32]
 8005140:	f023 0210 	bic.w	r2, r3, #16
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005154:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	031b      	lsls	r3, r3, #12
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	4313      	orrs	r3, r2
 800515e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005166:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	011b      	lsls	r3, r3, #4
 800516c:	697a      	ldr	r2, [r7, #20]
 800516e:	4313      	orrs	r3, r2
 8005170:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	621a      	str	r2, [r3, #32]
}
 800517e:	bf00      	nop
 8005180:	371c      	adds	r7, #28
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr

0800518a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800518a:	b480      	push	{r7}
 800518c:	b085      	sub	sp, #20
 800518e:	af00      	add	r7, sp, #0
 8005190:	6078      	str	r0, [r7, #4]
 8005192:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051a2:	683a      	ldr	r2, [r7, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	f043 0307 	orr.w	r3, r3, #7
 80051ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	609a      	str	r2, [r3, #8]
}
 80051b4:	bf00      	nop
 80051b6:	3714      	adds	r7, #20
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b087      	sub	sp, #28
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
 80051cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	021a      	lsls	r2, r3, #8
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	431a      	orrs	r2, r3
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	697a      	ldr	r2, [r7, #20]
 80051f2:	609a      	str	r2, [r3, #8]
}
 80051f4:	bf00      	nop
 80051f6:	371c      	adds	r7, #28
 80051f8:	46bd      	mov	sp, r7
 80051fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fe:	4770      	bx	lr

08005200 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005200:	b480      	push	{r7}
 8005202:	b087      	sub	sp, #28
 8005204:	af00      	add	r7, sp, #0
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	f003 031f 	and.w	r3, r3, #31
 8005212:	2201      	movs	r2, #1
 8005214:	fa02 f303 	lsl.w	r3, r2, r3
 8005218:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6a1a      	ldr	r2, [r3, #32]
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	43db      	mvns	r3, r3
 8005222:	401a      	ands	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a1a      	ldr	r2, [r3, #32]
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	f003 031f 	and.w	r3, r3, #31
 8005232:	6879      	ldr	r1, [r7, #4]
 8005234:	fa01 f303 	lsl.w	r3, r1, r3
 8005238:	431a      	orrs	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	621a      	str	r2, [r3, #32]
}
 800523e:	bf00      	nop
 8005240:	371c      	adds	r7, #28
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
	...

0800524c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800525c:	2b01      	cmp	r3, #1
 800525e:	d101      	bne.n	8005264 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005260:	2302      	movs	r3, #2
 8005262:	e068      	b.n	8005336 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2202      	movs	r2, #2
 8005270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a2e      	ldr	r2, [pc, #184]	@ (8005344 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d004      	beq.n	8005298 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a2d      	ldr	r2, [pc, #180]	@ (8005348 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d108      	bne.n	80052aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800529e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a1e      	ldr	r2, [pc, #120]	@ (8005344 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d01d      	beq.n	800530a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052d6:	d018      	beq.n	800530a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a1b      	ldr	r2, [pc, #108]	@ (800534c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d013      	beq.n	800530a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a1a      	ldr	r2, [pc, #104]	@ (8005350 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d00e      	beq.n	800530a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a18      	ldr	r2, [pc, #96]	@ (8005354 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d009      	beq.n	800530a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a13      	ldr	r2, [pc, #76]	@ (8005348 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d004      	beq.n	800530a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a14      	ldr	r2, [pc, #80]	@ (8005358 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d10c      	bne.n	8005324 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005310:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	68ba      	ldr	r2, [r7, #8]
 8005318:	4313      	orrs	r3, r2
 800531a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68ba      	ldr	r2, [r7, #8]
 8005322:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005334:	2300      	movs	r3, #0
}
 8005336:	4618      	mov	r0, r3
 8005338:	3714      	adds	r7, #20
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	40012c00 	.word	0x40012c00
 8005348:	40013400 	.word	0x40013400
 800534c:	40000400 	.word	0x40000400
 8005350:	40000800 	.word	0x40000800
 8005354:	40000c00 	.word	0x40000c00
 8005358:	40014000 	.word	0x40014000

0800535c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005364:	bf00      	nop
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005378:	bf00      	nop
 800537a:	370c      	adds	r7, #12
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800538c:	bf00      	nop
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr

08005398 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800539c:	4904      	ldr	r1, [pc, #16]	@ (80053b0 <MX_FATFS_Init+0x18>)
 800539e:	4805      	ldr	r0, [pc, #20]	@ (80053b4 <MX_FATFS_Init+0x1c>)
 80053a0:	f003 f83a 	bl	8008418 <FATFS_LinkDriver>
 80053a4:	4603      	mov	r3, r0
 80053a6:	461a      	mov	r2, r3
 80053a8:	4b03      	ldr	r3, [pc, #12]	@ (80053b8 <MX_FATFS_Init+0x20>)
 80053aa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80053ac:	bf00      	nop
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	2000030c 	.word	0x2000030c
 80053b4:	2000000c 	.word	0x2000000c
 80053b8:	20000308 	.word	0x20000308

080053bc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80053bc:	b480      	push	{r7}
 80053be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80053c0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	4603      	mov	r3, r0
 80053d4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80053d6:	4b06      	ldr	r3, [pc, #24]	@ (80053f0 <USER_initialize+0x24>)
 80053d8:	2201      	movs	r2, #1
 80053da:	701a      	strb	r2, [r3, #0]
    return Stat;
 80053dc:	4b04      	ldr	r3, [pc, #16]	@ (80053f0 <USER_initialize+0x24>)
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	370c      	adds	r7, #12
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop
 80053f0:	20000009 	.word	0x20000009

080053f4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	4603      	mov	r3, r0
 80053fc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 80053fe:	4b06      	ldr	r3, [pc, #24]	@ (8005418 <USER_status+0x24>)
 8005400:	2201      	movs	r2, #1
 8005402:	701a      	strb	r2, [r3, #0]
    return Stat;
 8005404:	4b04      	ldr	r3, [pc, #16]	@ (8005418 <USER_status+0x24>)
 8005406:	781b      	ldrb	r3, [r3, #0]
 8005408:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800540a:	4618      	mov	r0, r3
 800540c:	370c      	adds	r7, #12
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	20000009 	.word	0x20000009

0800541c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800541c:	b480      	push	{r7}
 800541e:	b085      	sub	sp, #20
 8005420:	af00      	add	r7, sp, #0
 8005422:	60b9      	str	r1, [r7, #8]
 8005424:	607a      	str	r2, [r7, #4]
 8005426:	603b      	str	r3, [r7, #0]
 8005428:	4603      	mov	r3, r0
 800542a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800542c:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800542e:	4618      	mov	r0, r3
 8005430:	3714      	adds	r7, #20
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr

0800543a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800543a:	b480      	push	{r7}
 800543c:	b085      	sub	sp, #20
 800543e:	af00      	add	r7, sp, #0
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
 8005444:	603b      	str	r3, [r7, #0]
 8005446:	4603      	mov	r3, r0
 8005448:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800544a:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800544c:	4618      	mov	r0, r3
 800544e:	3714      	adds	r7, #20
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005458:	b480      	push	{r7}
 800545a:	b085      	sub	sp, #20
 800545c:	af00      	add	r7, sp, #0
 800545e:	4603      	mov	r3, r0
 8005460:	603a      	str	r2, [r7, #0]
 8005462:	71fb      	strb	r3, [r7, #7]
 8005464:	460b      	mov	r3, r1
 8005466:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	73fb      	strb	r3, [r7, #15]
    return res;
 800546c:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800546e:	4618      	mov	r0, r3
 8005470:	3714      	adds	r7, #20
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
	...

0800547c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	4603      	mov	r3, r0
 8005484:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005486:	79fb      	ldrb	r3, [r7, #7]
 8005488:	4a08      	ldr	r2, [pc, #32]	@ (80054ac <disk_status+0x30>)
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	4413      	add	r3, r2
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	79fa      	ldrb	r2, [r7, #7]
 8005494:	4905      	ldr	r1, [pc, #20]	@ (80054ac <disk_status+0x30>)
 8005496:	440a      	add	r2, r1
 8005498:	7a12      	ldrb	r2, [r2, #8]
 800549a:	4610      	mov	r0, r2
 800549c:	4798      	blx	r3
 800549e:	4603      	mov	r3, r0
 80054a0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80054a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	20000538 	.word	0x20000538

080054b0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	4603      	mov	r3, r0
 80054b8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80054ba:	2300      	movs	r3, #0
 80054bc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80054be:	79fb      	ldrb	r3, [r7, #7]
 80054c0:	4a0d      	ldr	r2, [pc, #52]	@ (80054f8 <disk_initialize+0x48>)
 80054c2:	5cd3      	ldrb	r3, [r2, r3]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d111      	bne.n	80054ec <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80054c8:	79fb      	ldrb	r3, [r7, #7]
 80054ca:	4a0b      	ldr	r2, [pc, #44]	@ (80054f8 <disk_initialize+0x48>)
 80054cc:	2101      	movs	r1, #1
 80054ce:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80054d0:	79fb      	ldrb	r3, [r7, #7]
 80054d2:	4a09      	ldr	r2, [pc, #36]	@ (80054f8 <disk_initialize+0x48>)
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	4413      	add	r3, r2
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	79fa      	ldrb	r2, [r7, #7]
 80054de:	4906      	ldr	r1, [pc, #24]	@ (80054f8 <disk_initialize+0x48>)
 80054e0:	440a      	add	r2, r1
 80054e2:	7a12      	ldrb	r2, [r2, #8]
 80054e4:	4610      	mov	r0, r2
 80054e6:	4798      	blx	r3
 80054e8:	4603      	mov	r3, r0
 80054ea:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80054ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	20000538 	.word	0x20000538

080054fc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80054fc:	b590      	push	{r4, r7, lr}
 80054fe:	b087      	sub	sp, #28
 8005500:	af00      	add	r7, sp, #0
 8005502:	60b9      	str	r1, [r7, #8]
 8005504:	607a      	str	r2, [r7, #4]
 8005506:	603b      	str	r3, [r7, #0]
 8005508:	4603      	mov	r3, r0
 800550a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800550c:	7bfb      	ldrb	r3, [r7, #15]
 800550e:	4a0a      	ldr	r2, [pc, #40]	@ (8005538 <disk_read+0x3c>)
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	4413      	add	r3, r2
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	689c      	ldr	r4, [r3, #8]
 8005518:	7bfb      	ldrb	r3, [r7, #15]
 800551a:	4a07      	ldr	r2, [pc, #28]	@ (8005538 <disk_read+0x3c>)
 800551c:	4413      	add	r3, r2
 800551e:	7a18      	ldrb	r0, [r3, #8]
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	68b9      	ldr	r1, [r7, #8]
 8005526:	47a0      	blx	r4
 8005528:	4603      	mov	r3, r0
 800552a:	75fb      	strb	r3, [r7, #23]
  return res;
 800552c:	7dfb      	ldrb	r3, [r7, #23]
}
 800552e:	4618      	mov	r0, r3
 8005530:	371c      	adds	r7, #28
 8005532:	46bd      	mov	sp, r7
 8005534:	bd90      	pop	{r4, r7, pc}
 8005536:	bf00      	nop
 8005538:	20000538 	.word	0x20000538

0800553c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800553c:	b590      	push	{r4, r7, lr}
 800553e:	b087      	sub	sp, #28
 8005540:	af00      	add	r7, sp, #0
 8005542:	60b9      	str	r1, [r7, #8]
 8005544:	607a      	str	r2, [r7, #4]
 8005546:	603b      	str	r3, [r7, #0]
 8005548:	4603      	mov	r3, r0
 800554a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800554c:	7bfb      	ldrb	r3, [r7, #15]
 800554e:	4a0a      	ldr	r2, [pc, #40]	@ (8005578 <disk_write+0x3c>)
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	4413      	add	r3, r2
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	68dc      	ldr	r4, [r3, #12]
 8005558:	7bfb      	ldrb	r3, [r7, #15]
 800555a:	4a07      	ldr	r2, [pc, #28]	@ (8005578 <disk_write+0x3c>)
 800555c:	4413      	add	r3, r2
 800555e:	7a18      	ldrb	r0, [r3, #8]
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	68b9      	ldr	r1, [r7, #8]
 8005566:	47a0      	blx	r4
 8005568:	4603      	mov	r3, r0
 800556a:	75fb      	strb	r3, [r7, #23]
  return res;
 800556c:	7dfb      	ldrb	r3, [r7, #23]
}
 800556e:	4618      	mov	r0, r3
 8005570:	371c      	adds	r7, #28
 8005572:	46bd      	mov	sp, r7
 8005574:	bd90      	pop	{r4, r7, pc}
 8005576:	bf00      	nop
 8005578:	20000538 	.word	0x20000538

0800557c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
 8005582:	4603      	mov	r3, r0
 8005584:	603a      	str	r2, [r7, #0]
 8005586:	71fb      	strb	r3, [r7, #7]
 8005588:	460b      	mov	r3, r1
 800558a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800558c:	79fb      	ldrb	r3, [r7, #7]
 800558e:	4a09      	ldr	r2, [pc, #36]	@ (80055b4 <disk_ioctl+0x38>)
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	4413      	add	r3, r2
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	79fa      	ldrb	r2, [r7, #7]
 800559a:	4906      	ldr	r1, [pc, #24]	@ (80055b4 <disk_ioctl+0x38>)
 800559c:	440a      	add	r2, r1
 800559e:	7a10      	ldrb	r0, [r2, #8]
 80055a0:	79b9      	ldrb	r1, [r7, #6]
 80055a2:	683a      	ldr	r2, [r7, #0]
 80055a4:	4798      	blx	r3
 80055a6:	4603      	mov	r3, r0
 80055a8:	73fb      	strb	r3, [r7, #15]
  return res;
 80055aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3710      	adds	r7, #16
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	20000538 	.word	0x20000538

080055b8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	3301      	adds	r3, #1
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80055c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80055cc:	021b      	lsls	r3, r3, #8
 80055ce:	b21a      	sxth	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	b21b      	sxth	r3, r3
 80055d6:	4313      	orrs	r3, r2
 80055d8:	b21b      	sxth	r3, r3
 80055da:	81fb      	strh	r3, [r7, #14]
	return rv;
 80055dc:	89fb      	ldrh	r3, [r7, #14]
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3714      	adds	r7, #20
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr

080055ea <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80055ea:	b480      	push	{r7}
 80055ec:	b085      	sub	sp, #20
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	3303      	adds	r3, #3
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	021b      	lsls	r3, r3, #8
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	3202      	adds	r2, #2
 8005602:	7812      	ldrb	r2, [r2, #0]
 8005604:	4313      	orrs	r3, r2
 8005606:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	021b      	lsls	r3, r3, #8
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	3201      	adds	r2, #1
 8005610:	7812      	ldrb	r2, [r2, #0]
 8005612:	4313      	orrs	r3, r2
 8005614:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	021b      	lsls	r3, r3, #8
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	7812      	ldrb	r2, [r2, #0]
 800561e:	4313      	orrs	r3, r2
 8005620:	60fb      	str	r3, [r7, #12]
	return rv;
 8005622:	68fb      	ldr	r3, [r7, #12]
}
 8005624:	4618      	mov	r0, r3
 8005626:	3714      	adds	r7, #20
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	460b      	mov	r3, r1
 800563a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	1c5a      	adds	r2, r3, #1
 8005640:	607a      	str	r2, [r7, #4]
 8005642:	887a      	ldrh	r2, [r7, #2]
 8005644:	b2d2      	uxtb	r2, r2
 8005646:	701a      	strb	r2, [r3, #0]
 8005648:	887b      	ldrh	r3, [r7, #2]
 800564a:	0a1b      	lsrs	r3, r3, #8
 800564c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	1c5a      	adds	r2, r3, #1
 8005652:	607a      	str	r2, [r7, #4]
 8005654:	887a      	ldrh	r2, [r7, #2]
 8005656:	b2d2      	uxtb	r2, r2
 8005658:	701a      	strb	r2, [r3, #0]
}
 800565a:	bf00      	nop
 800565c:	370c      	adds	r7, #12
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr

08005666 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005666:	b480      	push	{r7}
 8005668:	b083      	sub	sp, #12
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
 800566e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	1c5a      	adds	r2, r3, #1
 8005674:	607a      	str	r2, [r7, #4]
 8005676:	683a      	ldr	r2, [r7, #0]
 8005678:	b2d2      	uxtb	r2, r2
 800567a:	701a      	strb	r2, [r3, #0]
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	0a1b      	lsrs	r3, r3, #8
 8005680:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	1c5a      	adds	r2, r3, #1
 8005686:	607a      	str	r2, [r7, #4]
 8005688:	683a      	ldr	r2, [r7, #0]
 800568a:	b2d2      	uxtb	r2, r2
 800568c:	701a      	strb	r2, [r3, #0]
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	0a1b      	lsrs	r3, r3, #8
 8005692:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	1c5a      	adds	r2, r3, #1
 8005698:	607a      	str	r2, [r7, #4]
 800569a:	683a      	ldr	r2, [r7, #0]
 800569c:	b2d2      	uxtb	r2, r2
 800569e:	701a      	strb	r2, [r3, #0]
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	0a1b      	lsrs	r3, r3, #8
 80056a4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	1c5a      	adds	r2, r3, #1
 80056aa:	607a      	str	r2, [r7, #4]
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	b2d2      	uxtb	r2, r2
 80056b0:	701a      	strb	r2, [r3, #0]
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr

080056be <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80056be:	b480      	push	{r7}
 80056c0:	b087      	sub	sp, #28
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	60f8      	str	r0, [r7, #12]
 80056c6:	60b9      	str	r1, [r7, #8]
 80056c8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00d      	beq.n	80056f4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80056d8:	693a      	ldr	r2, [r7, #16]
 80056da:	1c53      	adds	r3, r2, #1
 80056dc:	613b      	str	r3, [r7, #16]
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	1c59      	adds	r1, r3, #1
 80056e2:	6179      	str	r1, [r7, #20]
 80056e4:	7812      	ldrb	r2, [r2, #0]
 80056e6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	3b01      	subs	r3, #1
 80056ec:	607b      	str	r3, [r7, #4]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1f1      	bne.n	80056d8 <mem_cpy+0x1a>
	}
}
 80056f4:	bf00      	nop
 80056f6:	371c      	adds	r7, #28
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005700:	b480      	push	{r7}
 8005702:	b087      	sub	sp, #28
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	1c5a      	adds	r2, r3, #1
 8005714:	617a      	str	r2, [r7, #20]
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	b2d2      	uxtb	r2, r2
 800571a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	3b01      	subs	r3, #1
 8005720:	607b      	str	r3, [r7, #4]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d1f3      	bne.n	8005710 <mem_set+0x10>
}
 8005728:	bf00      	nop
 800572a:	bf00      	nop
 800572c:	371c      	adds	r7, #28
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr

08005736 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005736:	b480      	push	{r7}
 8005738:	b089      	sub	sp, #36	@ 0x24
 800573a:	af00      	add	r7, sp, #0
 800573c:	60f8      	str	r0, [r7, #12]
 800573e:	60b9      	str	r1, [r7, #8]
 8005740:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	61fb      	str	r3, [r7, #28]
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800574a:	2300      	movs	r3, #0
 800574c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	1c5a      	adds	r2, r3, #1
 8005752:	61fa      	str	r2, [r7, #28]
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	4619      	mov	r1, r3
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	1c5a      	adds	r2, r3, #1
 800575c:	61ba      	str	r2, [r7, #24]
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	1acb      	subs	r3, r1, r3
 8005762:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	3b01      	subs	r3, #1
 8005768:	607b      	str	r3, [r7, #4]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d002      	beq.n	8005776 <mem_cmp+0x40>
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d0eb      	beq.n	800574e <mem_cmp+0x18>

	return r;
 8005776:	697b      	ldr	r3, [r7, #20]
}
 8005778:	4618      	mov	r0, r3
 800577a:	3724      	adds	r7, #36	@ 0x24
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800578e:	e002      	b.n	8005796 <chk_chr+0x12>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	3301      	adds	r3, #1
 8005794:	607b      	str	r3, [r7, #4]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d005      	beq.n	80057aa <chk_chr+0x26>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	781b      	ldrb	r3, [r3, #0]
 80057a2:	461a      	mov	r2, r3
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d1f2      	bne.n	8005790 <chk_chr+0xc>
	return *str;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	781b      	ldrb	r3, [r3, #0]
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	370c      	adds	r7, #12
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
	...

080057bc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80057c6:	2300      	movs	r3, #0
 80057c8:	60bb      	str	r3, [r7, #8]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	60fb      	str	r3, [r7, #12]
 80057ce:	e029      	b.n	8005824 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80057d0:	4a27      	ldr	r2, [pc, #156]	@ (8005870 <chk_lock+0xb4>)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	011b      	lsls	r3, r3, #4
 80057d6:	4413      	add	r3, r2
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d01d      	beq.n	800581a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80057de:	4a24      	ldr	r2, [pc, #144]	@ (8005870 <chk_lock+0xb4>)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	011b      	lsls	r3, r3, #4
 80057e4:	4413      	add	r3, r2
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d116      	bne.n	800581e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80057f0:	4a1f      	ldr	r2, [pc, #124]	@ (8005870 <chk_lock+0xb4>)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	011b      	lsls	r3, r3, #4
 80057f6:	4413      	add	r3, r2
 80057f8:	3304      	adds	r3, #4
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005800:	429a      	cmp	r2, r3
 8005802:	d10c      	bne.n	800581e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005804:	4a1a      	ldr	r2, [pc, #104]	@ (8005870 <chk_lock+0xb4>)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	011b      	lsls	r3, r3, #4
 800580a:	4413      	add	r3, r2
 800580c:	3308      	adds	r3, #8
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005814:	429a      	cmp	r2, r3
 8005816:	d102      	bne.n	800581e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005818:	e007      	b.n	800582a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800581a:	2301      	movs	r3, #1
 800581c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	3301      	adds	r3, #1
 8005822:	60fb      	str	r3, [r7, #12]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2b01      	cmp	r3, #1
 8005828:	d9d2      	bls.n	80057d0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2b02      	cmp	r3, #2
 800582e:	d109      	bne.n	8005844 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d102      	bne.n	800583c <chk_lock+0x80>
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	2b02      	cmp	r3, #2
 800583a:	d101      	bne.n	8005840 <chk_lock+0x84>
 800583c:	2300      	movs	r3, #0
 800583e:	e010      	b.n	8005862 <chk_lock+0xa6>
 8005840:	2312      	movs	r3, #18
 8005842:	e00e      	b.n	8005862 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d108      	bne.n	800585c <chk_lock+0xa0>
 800584a:	4a09      	ldr	r2, [pc, #36]	@ (8005870 <chk_lock+0xb4>)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	011b      	lsls	r3, r3, #4
 8005850:	4413      	add	r3, r2
 8005852:	330c      	adds	r3, #12
 8005854:	881b      	ldrh	r3, [r3, #0]
 8005856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800585a:	d101      	bne.n	8005860 <chk_lock+0xa4>
 800585c:	2310      	movs	r3, #16
 800585e:	e000      	b.n	8005862 <chk_lock+0xa6>
 8005860:	2300      	movs	r3, #0
}
 8005862:	4618      	mov	r0, r3
 8005864:	3714      	adds	r7, #20
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr
 800586e:	bf00      	nop
 8005870:	20000318 	.word	0x20000318

08005874 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800587a:	2300      	movs	r3, #0
 800587c:	607b      	str	r3, [r7, #4]
 800587e:	e002      	b.n	8005886 <enq_lock+0x12>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	3301      	adds	r3, #1
 8005884:	607b      	str	r3, [r7, #4]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2b01      	cmp	r3, #1
 800588a:	d806      	bhi.n	800589a <enq_lock+0x26>
 800588c:	4a09      	ldr	r2, [pc, #36]	@ (80058b4 <enq_lock+0x40>)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	011b      	lsls	r3, r3, #4
 8005892:	4413      	add	r3, r2
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1f2      	bne.n	8005880 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2b02      	cmp	r3, #2
 800589e:	bf14      	ite	ne
 80058a0:	2301      	movne	r3, #1
 80058a2:	2300      	moveq	r3, #0
 80058a4:	b2db      	uxtb	r3, r3
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	370c      	adds	r7, #12
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	20000318 	.word	0x20000318

080058b8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80058c2:	2300      	movs	r3, #0
 80058c4:	60fb      	str	r3, [r7, #12]
 80058c6:	e01f      	b.n	8005908 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80058c8:	4a41      	ldr	r2, [pc, #260]	@ (80059d0 <inc_lock+0x118>)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	011b      	lsls	r3, r3, #4
 80058ce:	4413      	add	r3, r2
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d113      	bne.n	8005902 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80058da:	4a3d      	ldr	r2, [pc, #244]	@ (80059d0 <inc_lock+0x118>)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	011b      	lsls	r3, r3, #4
 80058e0:	4413      	add	r3, r2
 80058e2:	3304      	adds	r3, #4
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d109      	bne.n	8005902 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80058ee:	4a38      	ldr	r2, [pc, #224]	@ (80059d0 <inc_lock+0x118>)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	011b      	lsls	r3, r3, #4
 80058f4:	4413      	add	r3, r2
 80058f6:	3308      	adds	r3, #8
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80058fe:	429a      	cmp	r2, r3
 8005900:	d006      	beq.n	8005910 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	3301      	adds	r3, #1
 8005906:	60fb      	str	r3, [r7, #12]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d9dc      	bls.n	80058c8 <inc_lock+0x10>
 800590e:	e000      	b.n	8005912 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005910:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2b02      	cmp	r3, #2
 8005916:	d132      	bne.n	800597e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005918:	2300      	movs	r3, #0
 800591a:	60fb      	str	r3, [r7, #12]
 800591c:	e002      	b.n	8005924 <inc_lock+0x6c>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	3301      	adds	r3, #1
 8005922:	60fb      	str	r3, [r7, #12]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2b01      	cmp	r3, #1
 8005928:	d806      	bhi.n	8005938 <inc_lock+0x80>
 800592a:	4a29      	ldr	r2, [pc, #164]	@ (80059d0 <inc_lock+0x118>)
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	011b      	lsls	r3, r3, #4
 8005930:	4413      	add	r3, r2
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1f2      	bne.n	800591e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2b02      	cmp	r3, #2
 800593c:	d101      	bne.n	8005942 <inc_lock+0x8a>
 800593e:	2300      	movs	r3, #0
 8005940:	e040      	b.n	80059c4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	4922      	ldr	r1, [pc, #136]	@ (80059d0 <inc_lock+0x118>)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	011b      	lsls	r3, r3, #4
 800594c:	440b      	add	r3, r1
 800594e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	689a      	ldr	r2, [r3, #8]
 8005954:	491e      	ldr	r1, [pc, #120]	@ (80059d0 <inc_lock+0x118>)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	011b      	lsls	r3, r3, #4
 800595a:	440b      	add	r3, r1
 800595c:	3304      	adds	r3, #4
 800595e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	695a      	ldr	r2, [r3, #20]
 8005964:	491a      	ldr	r1, [pc, #104]	@ (80059d0 <inc_lock+0x118>)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	011b      	lsls	r3, r3, #4
 800596a:	440b      	add	r3, r1
 800596c:	3308      	adds	r3, #8
 800596e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005970:	4a17      	ldr	r2, [pc, #92]	@ (80059d0 <inc_lock+0x118>)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	011b      	lsls	r3, r3, #4
 8005976:	4413      	add	r3, r2
 8005978:	330c      	adds	r3, #12
 800597a:	2200      	movs	r2, #0
 800597c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d009      	beq.n	8005998 <inc_lock+0xe0>
 8005984:	4a12      	ldr	r2, [pc, #72]	@ (80059d0 <inc_lock+0x118>)
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	011b      	lsls	r3, r3, #4
 800598a:	4413      	add	r3, r2
 800598c:	330c      	adds	r3, #12
 800598e:	881b      	ldrh	r3, [r3, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d001      	beq.n	8005998 <inc_lock+0xe0>
 8005994:	2300      	movs	r3, #0
 8005996:	e015      	b.n	80059c4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d108      	bne.n	80059b0 <inc_lock+0xf8>
 800599e:	4a0c      	ldr	r2, [pc, #48]	@ (80059d0 <inc_lock+0x118>)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	011b      	lsls	r3, r3, #4
 80059a4:	4413      	add	r3, r2
 80059a6:	330c      	adds	r3, #12
 80059a8:	881b      	ldrh	r3, [r3, #0]
 80059aa:	3301      	adds	r3, #1
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	e001      	b.n	80059b4 <inc_lock+0xfc>
 80059b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80059b4:	4906      	ldr	r1, [pc, #24]	@ (80059d0 <inc_lock+0x118>)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	011b      	lsls	r3, r3, #4
 80059ba:	440b      	add	r3, r1
 80059bc:	330c      	adds	r3, #12
 80059be:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	3301      	adds	r3, #1
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3714      	adds	r7, #20
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr
 80059d0:	20000318 	.word	0x20000318

080059d4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b085      	sub	sp, #20
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	3b01      	subs	r3, #1
 80059e0:	607b      	str	r3, [r7, #4]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d825      	bhi.n	8005a34 <dec_lock+0x60>
		n = Files[i].ctr;
 80059e8:	4a17      	ldr	r2, [pc, #92]	@ (8005a48 <dec_lock+0x74>)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	011b      	lsls	r3, r3, #4
 80059ee:	4413      	add	r3, r2
 80059f0:	330c      	adds	r3, #12
 80059f2:	881b      	ldrh	r3, [r3, #0]
 80059f4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80059f6:	89fb      	ldrh	r3, [r7, #14]
 80059f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059fc:	d101      	bne.n	8005a02 <dec_lock+0x2e>
 80059fe:	2300      	movs	r3, #0
 8005a00:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005a02:	89fb      	ldrh	r3, [r7, #14]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d002      	beq.n	8005a0e <dec_lock+0x3a>
 8005a08:	89fb      	ldrh	r3, [r7, #14]
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005a0e:	4a0e      	ldr	r2, [pc, #56]	@ (8005a48 <dec_lock+0x74>)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	011b      	lsls	r3, r3, #4
 8005a14:	4413      	add	r3, r2
 8005a16:	330c      	adds	r3, #12
 8005a18:	89fa      	ldrh	r2, [r7, #14]
 8005a1a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005a1c:	89fb      	ldrh	r3, [r7, #14]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d105      	bne.n	8005a2e <dec_lock+0x5a>
 8005a22:	4a09      	ldr	r2, [pc, #36]	@ (8005a48 <dec_lock+0x74>)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	011b      	lsls	r3, r3, #4
 8005a28:	4413      	add	r3, r2
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	737b      	strb	r3, [r7, #13]
 8005a32:	e001      	b.n	8005a38 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005a34:	2302      	movs	r3, #2
 8005a36:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005a38:	7b7b      	ldrb	r3, [r7, #13]
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3714      	adds	r7, #20
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr
 8005a46:	bf00      	nop
 8005a48:	20000318 	.word	0x20000318

08005a4c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005a54:	2300      	movs	r3, #0
 8005a56:	60fb      	str	r3, [r7, #12]
 8005a58:	e010      	b.n	8005a7c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005a5a:	4a0d      	ldr	r2, [pc, #52]	@ (8005a90 <clear_lock+0x44>)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	011b      	lsls	r3, r3, #4
 8005a60:	4413      	add	r3, r2
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	687a      	ldr	r2, [r7, #4]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d105      	bne.n	8005a76 <clear_lock+0x2a>
 8005a6a:	4a09      	ldr	r2, [pc, #36]	@ (8005a90 <clear_lock+0x44>)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	011b      	lsls	r3, r3, #4
 8005a70:	4413      	add	r3, r2
 8005a72:	2200      	movs	r2, #0
 8005a74:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	3301      	adds	r3, #1
 8005a7a:	60fb      	str	r3, [r7, #12]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d9eb      	bls.n	8005a5a <clear_lock+0xe>
	}
}
 8005a82:	bf00      	nop
 8005a84:	bf00      	nop
 8005a86:	3714      	adds	r7, #20
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr
 8005a90:	20000318 	.word	0x20000318

08005a94 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b086      	sub	sp, #24
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	78db      	ldrb	r3, [r3, #3]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d034      	beq.n	8005b12 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aac:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	7858      	ldrb	r0, [r3, #1]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005ab8:	2301      	movs	r3, #1
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	f7ff fd3e 	bl	800553c <disk_write>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d002      	beq.n	8005acc <sync_window+0x38>
			res = FR_DISK_ERR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	73fb      	strb	r3, [r7, #15]
 8005aca:	e022      	b.n	8005b12 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad6:	697a      	ldr	r2, [r7, #20]
 8005ad8:	1ad2      	subs	r2, r2, r3
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a1b      	ldr	r3, [r3, #32]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d217      	bcs.n	8005b12 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	789b      	ldrb	r3, [r3, #2]
 8005ae6:	613b      	str	r3, [r7, #16]
 8005ae8:	e010      	b.n	8005b0c <sync_window+0x78>
					wsect += fs->fsize;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	4413      	add	r3, r2
 8005af2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	7858      	ldrb	r0, [r3, #1]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005afe:	2301      	movs	r3, #1
 8005b00:	697a      	ldr	r2, [r7, #20]
 8005b02:	f7ff fd1b 	bl	800553c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	3b01      	subs	r3, #1
 8005b0a:	613b      	str	r3, [r7, #16]
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d8eb      	bhi.n	8005aea <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8005b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	3718      	adds	r7, #24
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}

08005b1c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005b26:	2300      	movs	r3, #0
 8005b28:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b2e:	683a      	ldr	r2, [r7, #0]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d01b      	beq.n	8005b6c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f7ff ffad 	bl	8005a94 <sync_window>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005b3e:	7bfb      	ldrb	r3, [r7, #15]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d113      	bne.n	8005b6c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	7858      	ldrb	r0, [r3, #1]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005b4e:	2301      	movs	r3, #1
 8005b50:	683a      	ldr	r2, [r7, #0]
 8005b52:	f7ff fcd3 	bl	80054fc <disk_read>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d004      	beq.n	8005b66 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8005b60:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	683a      	ldr	r2, [r7, #0]
 8005b6a:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8005b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
	...

08005b78 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f7ff ff87 	bl	8005a94 <sync_window>
 8005b86:	4603      	mov	r3, r0
 8005b88:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005b8a:	7bfb      	ldrb	r3, [r7, #15]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d159      	bne.n	8005c44 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	781b      	ldrb	r3, [r3, #0]
 8005b94:	2b03      	cmp	r3, #3
 8005b96:	d149      	bne.n	8005c2c <sync_fs+0xb4>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	791b      	ldrb	r3, [r3, #4]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d145      	bne.n	8005c2c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	899b      	ldrh	r3, [r3, #12]
 8005baa:	461a      	mov	r2, r3
 8005bac:	2100      	movs	r1, #0
 8005bae:	f7ff fda7 	bl	8005700 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	3338      	adds	r3, #56	@ 0x38
 8005bb6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8005bba:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7ff fd36 	bl	8005630 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	3338      	adds	r3, #56	@ 0x38
 8005bc8:	4921      	ldr	r1, [pc, #132]	@ (8005c50 <sync_fs+0xd8>)
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f7ff fd4b 	bl	8005666 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	3338      	adds	r3, #56	@ 0x38
 8005bd4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8005bd8:	491e      	ldr	r1, [pc, #120]	@ (8005c54 <sync_fs+0xdc>)
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7ff fd43 	bl	8005666 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	3338      	adds	r3, #56	@ 0x38
 8005be4:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	4619      	mov	r1, r3
 8005bee:	4610      	mov	r0, r2
 8005bf0:	f7ff fd39 	bl	8005666 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	3338      	adds	r3, #56	@ 0x38
 8005bf8:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	695b      	ldr	r3, [r3, #20]
 8005c00:	4619      	mov	r1, r3
 8005c02:	4610      	mov	r0, r2
 8005c04:	f7ff fd2f 	bl	8005666 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c0c:	1c5a      	adds	r2, r3, #1
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	7858      	ldrb	r0, [r3, #1]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c20:	2301      	movs	r3, #1
 8005c22:	f7ff fc8b 	bl	800553c <disk_write>
			fs->fsi_flag = 0;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	785b      	ldrb	r3, [r3, #1]
 8005c30:	2200      	movs	r2, #0
 8005c32:	2100      	movs	r1, #0
 8005c34:	4618      	mov	r0, r3
 8005c36:	f7ff fca1 	bl	800557c <disk_ioctl>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d001      	beq.n	8005c44 <sync_fs+0xcc>
 8005c40:	2301      	movs	r3, #1
 8005c42:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	41615252 	.word	0x41615252
 8005c54:	61417272 	.word	0x61417272

08005c58 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	3b02      	subs	r3, #2
 8005c66:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	69db      	ldr	r3, [r3, #28]
 8005c6c:	3b02      	subs	r3, #2
 8005c6e:	683a      	ldr	r2, [r7, #0]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d301      	bcc.n	8005c78 <clust2sect+0x20>
 8005c74:	2300      	movs	r3, #0
 8005c76:	e008      	b.n	8005c8a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	895b      	ldrh	r3, [r3, #10]
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	fb03 f202 	mul.w	r2, r3, r2
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c88:	4413      	add	r3, r2
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	370c      	adds	r7, #12
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b086      	sub	sp, #24
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
 8005c9e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d904      	bls.n	8005cb6 <get_fat+0x20>
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	69db      	ldr	r3, [r3, #28]
 8005cb0:	683a      	ldr	r2, [r7, #0]
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d302      	bcc.n	8005cbc <get_fat+0x26>
		val = 1;	/* Internal error */
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	617b      	str	r3, [r7, #20]
 8005cba:	e0ba      	b.n	8005e32 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8005cc0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	781b      	ldrb	r3, [r3, #0]
 8005cc6:	2b03      	cmp	r3, #3
 8005cc8:	f000 8082 	beq.w	8005dd0 <get_fat+0x13a>
 8005ccc:	2b03      	cmp	r3, #3
 8005cce:	f300 80a6 	bgt.w	8005e1e <get_fat+0x188>
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d002      	beq.n	8005cdc <get_fat+0x46>
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d055      	beq.n	8005d86 <get_fat+0xf0>
 8005cda:	e0a0      	b.n	8005e1e <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	60fb      	str	r3, [r7, #12]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	085b      	lsrs	r3, r3, #1
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	899b      	ldrh	r3, [r3, #12]
 8005cf2:	4619      	mov	r1, r3
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005cfa:	4413      	add	r3, r2
 8005cfc:	4619      	mov	r1, r3
 8005cfe:	6938      	ldr	r0, [r7, #16]
 8005d00:	f7ff ff0c 	bl	8005b1c <move_window>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	f040 808c 	bne.w	8005e24 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	1c5a      	adds	r2, r3, #1
 8005d10:	60fa      	str	r2, [r7, #12]
 8005d12:	693a      	ldr	r2, [r7, #16]
 8005d14:	8992      	ldrh	r2, [r2, #12]
 8005d16:	fbb3 f1f2 	udiv	r1, r3, r2
 8005d1a:	fb01 f202 	mul.w	r2, r1, r2
 8005d1e:	1a9b      	subs	r3, r3, r2
 8005d20:	693a      	ldr	r2, [r7, #16]
 8005d22:	4413      	add	r3, r2
 8005d24:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005d28:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	899b      	ldrh	r3, [r3, #12]
 8005d32:	4619      	mov	r1, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d3a:	4413      	add	r3, r2
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	6938      	ldr	r0, [r7, #16]
 8005d40:	f7ff feec 	bl	8005b1c <move_window>
 8005d44:	4603      	mov	r3, r0
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d16e      	bne.n	8005e28 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	899b      	ldrh	r3, [r3, #12]
 8005d4e:	461a      	mov	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	fbb3 f1f2 	udiv	r1, r3, r2
 8005d56:	fb01 f202 	mul.w	r2, r1, r2
 8005d5a:	1a9b      	subs	r3, r3, r2
 8005d5c:	693a      	ldr	r2, [r7, #16]
 8005d5e:	4413      	add	r3, r2
 8005d60:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005d64:	021b      	lsls	r3, r3, #8
 8005d66:	68ba      	ldr	r2, [r7, #8]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	f003 0301 	and.w	r3, r3, #1
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d002      	beq.n	8005d7c <get_fat+0xe6>
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	091b      	lsrs	r3, r3, #4
 8005d7a:	e002      	b.n	8005d82 <get_fat+0xec>
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d82:	617b      	str	r3, [r7, #20]
			break;
 8005d84:	e055      	b.n	8005e32 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	899b      	ldrh	r3, [r3, #12]
 8005d8e:	085b      	lsrs	r3, r3, #1
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	4619      	mov	r1, r3
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d9a:	4413      	add	r3, r2
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	6938      	ldr	r0, [r7, #16]
 8005da0:	f7ff febc 	bl	8005b1c <move_window>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d140      	bne.n	8005e2c <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	8992      	ldrh	r2, [r2, #12]
 8005db8:	fbb3 f0f2 	udiv	r0, r3, r2
 8005dbc:	fb00 f202 	mul.w	r2, r0, r2
 8005dc0:	1a9b      	subs	r3, r3, r2
 8005dc2:	440b      	add	r3, r1
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f7ff fbf7 	bl	80055b8 <ld_word>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	617b      	str	r3, [r7, #20]
			break;
 8005dce:	e030      	b.n	8005e32 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	899b      	ldrh	r3, [r3, #12]
 8005dd8:	089b      	lsrs	r3, r3, #2
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	4619      	mov	r1, r3
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	fbb3 f3f1 	udiv	r3, r3, r1
 8005de4:	4413      	add	r3, r2
 8005de6:	4619      	mov	r1, r3
 8005de8:	6938      	ldr	r0, [r7, #16]
 8005dea:	f7ff fe97 	bl	8005b1c <move_window>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d11d      	bne.n	8005e30 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	8992      	ldrh	r2, [r2, #12]
 8005e02:	fbb3 f0f2 	udiv	r0, r3, r2
 8005e06:	fb00 f202 	mul.w	r2, r0, r2
 8005e0a:	1a9b      	subs	r3, r3, r2
 8005e0c:	440b      	add	r3, r1
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7ff fbeb 	bl	80055ea <ld_dword>
 8005e14:	4603      	mov	r3, r0
 8005e16:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005e1a:	617b      	str	r3, [r7, #20]
			break;
 8005e1c:	e009      	b.n	8005e32 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005e1e:	2301      	movs	r3, #1
 8005e20:	617b      	str	r3, [r7, #20]
 8005e22:	e006      	b.n	8005e32 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e24:	bf00      	nop
 8005e26:	e004      	b.n	8005e32 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e28:	bf00      	nop
 8005e2a:	e002      	b.n	8005e32 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005e2c:	bf00      	nop
 8005e2e:	e000      	b.n	8005e32 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005e30:	bf00      	nop
		}
	}

	return val;
 8005e32:	697b      	ldr	r3, [r7, #20]
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3718      	adds	r7, #24
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005e3c:	b590      	push	{r4, r7, lr}
 8005e3e:	b089      	sub	sp, #36	@ 0x24
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005e48:	2302      	movs	r3, #2
 8005e4a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	f240 8109 	bls.w	8006066 <put_fat+0x22a>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	69db      	ldr	r3, [r3, #28]
 8005e58:	68ba      	ldr	r2, [r7, #8]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	f080 8103 	bcs.w	8006066 <put_fat+0x22a>
		switch (fs->fs_type) {
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	2b03      	cmp	r3, #3
 8005e66:	f000 80b6 	beq.w	8005fd6 <put_fat+0x19a>
 8005e6a:	2b03      	cmp	r3, #3
 8005e6c:	f300 80fb 	bgt.w	8006066 <put_fat+0x22a>
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d003      	beq.n	8005e7c <put_fat+0x40>
 8005e74:	2b02      	cmp	r3, #2
 8005e76:	f000 8083 	beq.w	8005f80 <put_fat+0x144>
 8005e7a:	e0f4      	b.n	8006066 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	61bb      	str	r3, [r7, #24]
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	085b      	lsrs	r3, r3, #1
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	4413      	add	r3, r2
 8005e88:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	899b      	ldrh	r3, [r3, #12]
 8005e92:	4619      	mov	r1, r3
 8005e94:	69bb      	ldr	r3, [r7, #24]
 8005e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e9a:	4413      	add	r3, r2
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	68f8      	ldr	r0, [r7, #12]
 8005ea0:	f7ff fe3c 	bl	8005b1c <move_window>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005ea8:	7ffb      	ldrb	r3, [r7, #31]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	f040 80d4 	bne.w	8006058 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	61ba      	str	r2, [r7, #24]
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	8992      	ldrh	r2, [r2, #12]
 8005ec0:	fbb3 f0f2 	udiv	r0, r3, r2
 8005ec4:	fb00 f202 	mul.w	r2, r0, r2
 8005ec8:	1a9b      	subs	r3, r3, r2
 8005eca:	440b      	add	r3, r1
 8005ecc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	f003 0301 	and.w	r3, r3, #1
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00d      	beq.n	8005ef4 <put_fat+0xb8>
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	b25b      	sxtb	r3, r3
 8005ede:	f003 030f 	and.w	r3, r3, #15
 8005ee2:	b25a      	sxtb	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	b25b      	sxtb	r3, r3
 8005ee8:	011b      	lsls	r3, r3, #4
 8005eea:	b25b      	sxtb	r3, r3
 8005eec:	4313      	orrs	r3, r2
 8005eee:	b25b      	sxtb	r3, r3
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	e001      	b.n	8005ef8 <put_fat+0xbc>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	697a      	ldr	r2, [r7, #20]
 8005efa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2201      	movs	r2, #1
 8005f00:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	899b      	ldrh	r3, [r3, #12]
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f12:	4413      	add	r3, r2
 8005f14:	4619      	mov	r1, r3
 8005f16:	68f8      	ldr	r0, [r7, #12]
 8005f18:	f7ff fe00 	bl	8005b1c <move_window>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005f20:	7ffb      	ldrb	r3, [r7, #31]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	f040 809a 	bne.w	800605c <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	899b      	ldrh	r3, [r3, #12]
 8005f32:	461a      	mov	r2, r3
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	fbb3 f0f2 	udiv	r0, r3, r2
 8005f3a:	fb00 f202 	mul.w	r2, r0, r2
 8005f3e:	1a9b      	subs	r3, r3, r2
 8005f40:	440b      	add	r3, r1
 8005f42:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	f003 0301 	and.w	r3, r3, #1
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d003      	beq.n	8005f56 <put_fat+0x11a>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	091b      	lsrs	r3, r3, #4
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	e00e      	b.n	8005f74 <put_fat+0x138>
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	781b      	ldrb	r3, [r3, #0]
 8005f5a:	b25b      	sxtb	r3, r3
 8005f5c:	f023 030f 	bic.w	r3, r3, #15
 8005f60:	b25a      	sxtb	r2, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	0a1b      	lsrs	r3, r3, #8
 8005f66:	b25b      	sxtb	r3, r3
 8005f68:	f003 030f 	and.w	r3, r3, #15
 8005f6c:	b25b      	sxtb	r3, r3
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	b25b      	sxtb	r3, r3
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	697a      	ldr	r2, [r7, #20]
 8005f76:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	70da      	strb	r2, [r3, #3]
			break;
 8005f7e:	e072      	b.n	8006066 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	899b      	ldrh	r3, [r3, #12]
 8005f88:	085b      	lsrs	r3, r3, #1
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f94:	4413      	add	r3, r2
 8005f96:	4619      	mov	r1, r3
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f7ff fdbf 	bl	8005b1c <move_window>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005fa2:	7ffb      	ldrb	r3, [r7, #31]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d15b      	bne.n	8006060 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	005b      	lsls	r3, r3, #1
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	8992      	ldrh	r2, [r2, #12]
 8005fb6:	fbb3 f0f2 	udiv	r0, r3, r2
 8005fba:	fb00 f202 	mul.w	r2, r0, r2
 8005fbe:	1a9b      	subs	r3, r3, r2
 8005fc0:	440b      	add	r3, r1
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	b292      	uxth	r2, r2
 8005fc6:	4611      	mov	r1, r2
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f7ff fb31 	bl	8005630 <st_word>
			fs->wflag = 1;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	70da      	strb	r2, [r3, #3]
			break;
 8005fd4:	e047      	b.n	8006066 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	899b      	ldrh	r3, [r3, #12]
 8005fde:	089b      	lsrs	r3, r3, #2
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005fea:	4413      	add	r3, r2
 8005fec:	4619      	mov	r1, r3
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f7ff fd94 	bl	8005b1c <move_window>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005ff8:	7ffb      	ldrb	r3, [r7, #31]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d132      	bne.n	8006064 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	8992      	ldrh	r2, [r2, #12]
 8006012:	fbb3 f0f2 	udiv	r0, r3, r2
 8006016:	fb00 f202 	mul.w	r2, r0, r2
 800601a:	1a9b      	subs	r3, r3, r2
 800601c:	440b      	add	r3, r1
 800601e:	4618      	mov	r0, r3
 8006020:	f7ff fae3 	bl	80055ea <ld_dword>
 8006024:	4603      	mov	r3, r0
 8006026:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800602a:	4323      	orrs	r3, r4
 800602c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	68fa      	ldr	r2, [r7, #12]
 800603a:	8992      	ldrh	r2, [r2, #12]
 800603c:	fbb3 f0f2 	udiv	r0, r3, r2
 8006040:	fb00 f202 	mul.w	r2, r0, r2
 8006044:	1a9b      	subs	r3, r3, r2
 8006046:	440b      	add	r3, r1
 8006048:	6879      	ldr	r1, [r7, #4]
 800604a:	4618      	mov	r0, r3
 800604c:	f7ff fb0b 	bl	8005666 <st_dword>
			fs->wflag = 1;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2201      	movs	r2, #1
 8006054:	70da      	strb	r2, [r3, #3]
			break;
 8006056:	e006      	b.n	8006066 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006058:	bf00      	nop
 800605a:	e004      	b.n	8006066 <put_fat+0x22a>
			if (res != FR_OK) break;
 800605c:	bf00      	nop
 800605e:	e002      	b.n	8006066 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006060:	bf00      	nop
 8006062:	e000      	b.n	8006066 <put_fat+0x22a>
			if (res != FR_OK) break;
 8006064:	bf00      	nop
		}
	}
	return res;
 8006066:	7ffb      	ldrb	r3, [r7, #31]
}
 8006068:	4618      	mov	r0, r3
 800606a:	3724      	adds	r7, #36	@ 0x24
 800606c:	46bd      	mov	sp, r7
 800606e:	bd90      	pop	{r4, r7, pc}

08006070 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b088      	sub	sp, #32
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800607c:	2300      	movs	r3, #0
 800607e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d904      	bls.n	8006096 <remove_chain+0x26>
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	69db      	ldr	r3, [r3, #28]
 8006090:	68ba      	ldr	r2, [r7, #8]
 8006092:	429a      	cmp	r2, r3
 8006094:	d301      	bcc.n	800609a <remove_chain+0x2a>
 8006096:	2302      	movs	r3, #2
 8006098:	e04b      	b.n	8006132 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00c      	beq.n	80060ba <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80060a0:	f04f 32ff 	mov.w	r2, #4294967295
 80060a4:	6879      	ldr	r1, [r7, #4]
 80060a6:	69b8      	ldr	r0, [r7, #24]
 80060a8:	f7ff fec8 	bl	8005e3c <put_fat>
 80060ac:	4603      	mov	r3, r0
 80060ae:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80060b0:	7ffb      	ldrb	r3, [r7, #31]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d001      	beq.n	80060ba <remove_chain+0x4a>
 80060b6:	7ffb      	ldrb	r3, [r7, #31]
 80060b8:	e03b      	b.n	8006132 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80060ba:	68b9      	ldr	r1, [r7, #8]
 80060bc:	68f8      	ldr	r0, [r7, #12]
 80060be:	f7ff fdea 	bl	8005c96 <get_fat>
 80060c2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d031      	beq.n	800612e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d101      	bne.n	80060d4 <remove_chain+0x64>
 80060d0:	2302      	movs	r3, #2
 80060d2:	e02e      	b.n	8006132 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060da:	d101      	bne.n	80060e0 <remove_chain+0x70>
 80060dc:	2301      	movs	r3, #1
 80060de:	e028      	b.n	8006132 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80060e0:	2200      	movs	r2, #0
 80060e2:	68b9      	ldr	r1, [r7, #8]
 80060e4:	69b8      	ldr	r0, [r7, #24]
 80060e6:	f7ff fea9 	bl	8005e3c <put_fat>
 80060ea:	4603      	mov	r3, r0
 80060ec:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80060ee:	7ffb      	ldrb	r3, [r7, #31]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d001      	beq.n	80060f8 <remove_chain+0x88>
 80060f4:	7ffb      	ldrb	r3, [r7, #31]
 80060f6:	e01c      	b.n	8006132 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	699a      	ldr	r2, [r3, #24]
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	69db      	ldr	r3, [r3, #28]
 8006100:	3b02      	subs	r3, #2
 8006102:	429a      	cmp	r2, r3
 8006104:	d20b      	bcs.n	800611e <remove_chain+0xae>
			fs->free_clst++;
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	1c5a      	adds	r2, r3, #1
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	791b      	ldrb	r3, [r3, #4]
 8006114:	f043 0301 	orr.w	r3, r3, #1
 8006118:	b2da      	uxtb	r2, r3
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	69db      	ldr	r3, [r3, #28]
 8006126:	68ba      	ldr	r2, [r7, #8]
 8006128:	429a      	cmp	r2, r3
 800612a:	d3c6      	bcc.n	80060ba <remove_chain+0x4a>
 800612c:	e000      	b.n	8006130 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800612e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3720      	adds	r7, #32
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}

0800613a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800613a:	b580      	push	{r7, lr}
 800613c:	b088      	sub	sp, #32
 800613e:	af00      	add	r7, sp, #0
 8006140:	6078      	str	r0, [r7, #4]
 8006142:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d10d      	bne.n	800616c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	695b      	ldr	r3, [r3, #20]
 8006154:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d004      	beq.n	8006166 <create_chain+0x2c>
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	69db      	ldr	r3, [r3, #28]
 8006160:	69ba      	ldr	r2, [r7, #24]
 8006162:	429a      	cmp	r2, r3
 8006164:	d31b      	bcc.n	800619e <create_chain+0x64>
 8006166:	2301      	movs	r3, #1
 8006168:	61bb      	str	r3, [r7, #24]
 800616a:	e018      	b.n	800619e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800616c:	6839      	ldr	r1, [r7, #0]
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f7ff fd91 	bl	8005c96 <get_fat>
 8006174:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2b01      	cmp	r3, #1
 800617a:	d801      	bhi.n	8006180 <create_chain+0x46>
 800617c:	2301      	movs	r3, #1
 800617e:	e070      	b.n	8006262 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006186:	d101      	bne.n	800618c <create_chain+0x52>
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	e06a      	b.n	8006262 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	69db      	ldr	r3, [r3, #28]
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	429a      	cmp	r2, r3
 8006194:	d201      	bcs.n	800619a <create_chain+0x60>
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	e063      	b.n	8006262 <create_chain+0x128>
		scl = clst;
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	3301      	adds	r3, #1
 80061a6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	69db      	ldr	r3, [r3, #28]
 80061ac:	69fa      	ldr	r2, [r7, #28]
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d307      	bcc.n	80061c2 <create_chain+0x88>
				ncl = 2;
 80061b2:	2302      	movs	r3, #2
 80061b4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80061b6:	69fa      	ldr	r2, [r7, #28]
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d901      	bls.n	80061c2 <create_chain+0x88>
 80061be:	2300      	movs	r3, #0
 80061c0:	e04f      	b.n	8006262 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80061c2:	69f9      	ldr	r1, [r7, #28]
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f7ff fd66 	bl	8005c96 <get_fat>
 80061ca:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00e      	beq.n	80061f0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d003      	beq.n	80061e0 <create_chain+0xa6>
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061de:	d101      	bne.n	80061e4 <create_chain+0xaa>
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	e03e      	b.n	8006262 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80061e4:	69fa      	ldr	r2, [r7, #28]
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d1da      	bne.n	80061a2 <create_chain+0x68>
 80061ec:	2300      	movs	r3, #0
 80061ee:	e038      	b.n	8006262 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80061f0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80061f2:	f04f 32ff 	mov.w	r2, #4294967295
 80061f6:	69f9      	ldr	r1, [r7, #28]
 80061f8:	6938      	ldr	r0, [r7, #16]
 80061fa:	f7ff fe1f 	bl	8005e3c <put_fat>
 80061fe:	4603      	mov	r3, r0
 8006200:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8006202:	7dfb      	ldrb	r3, [r7, #23]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d109      	bne.n	800621c <create_chain+0xe2>
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d006      	beq.n	800621c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800620e:	69fa      	ldr	r2, [r7, #28]
 8006210:	6839      	ldr	r1, [r7, #0]
 8006212:	6938      	ldr	r0, [r7, #16]
 8006214:	f7ff fe12 	bl	8005e3c <put_fat>
 8006218:	4603      	mov	r3, r0
 800621a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800621c:	7dfb      	ldrb	r3, [r7, #23]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d116      	bne.n	8006250 <create_chain+0x116>
		fs->last_clst = ncl;
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	69fa      	ldr	r2, [r7, #28]
 8006226:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	699a      	ldr	r2, [r3, #24]
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	69db      	ldr	r3, [r3, #28]
 8006230:	3b02      	subs	r3, #2
 8006232:	429a      	cmp	r2, r3
 8006234:	d804      	bhi.n	8006240 <create_chain+0x106>
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	699b      	ldr	r3, [r3, #24]
 800623a:	1e5a      	subs	r2, r3, #1
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	791b      	ldrb	r3, [r3, #4]
 8006244:	f043 0301 	orr.w	r3, r3, #1
 8006248:	b2da      	uxtb	r2, r3
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	711a      	strb	r2, [r3, #4]
 800624e:	e007      	b.n	8006260 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006250:	7dfb      	ldrb	r3, [r7, #23]
 8006252:	2b01      	cmp	r3, #1
 8006254:	d102      	bne.n	800625c <create_chain+0x122>
 8006256:	f04f 33ff 	mov.w	r3, #4294967295
 800625a:	e000      	b.n	800625e <create_chain+0x124>
 800625c:	2301      	movs	r3, #1
 800625e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006260:	69fb      	ldr	r3, [r7, #28]
}
 8006262:	4618      	mov	r0, r3
 8006264:	3720      	adds	r7, #32
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}

0800626a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800626a:	b480      	push	{r7}
 800626c:	b087      	sub	sp, #28
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
 8006272:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800627e:	3304      	adds	r3, #4
 8006280:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	899b      	ldrh	r3, [r3, #12]
 8006286:	461a      	mov	r2, r3
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	fbb3 f3f2 	udiv	r3, r3, r2
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	8952      	ldrh	r2, [r2, #10]
 8006292:	fbb3 f3f2 	udiv	r3, r3, r2
 8006296:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	1d1a      	adds	r2, r3, #4
 800629c:	613a      	str	r2, [r7, #16]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d101      	bne.n	80062ac <clmt_clust+0x42>
 80062a8:	2300      	movs	r3, #0
 80062aa:	e010      	b.n	80062ce <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d307      	bcc.n	80062c4 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	617b      	str	r3, [r7, #20]
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	3304      	adds	r3, #4
 80062c0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80062c2:	e7e9      	b.n	8006298 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80062c4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	4413      	add	r3, r2
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	371c      	adds	r7, #28
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr

080062da <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80062da:	b580      	push	{r7, lr}
 80062dc:	b086      	sub	sp, #24
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
 80062e2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062f0:	d204      	bcs.n	80062fc <dir_sdi+0x22>
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	f003 031f 	and.w	r3, r3, #31
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d001      	beq.n	8006300 <dir_sdi+0x26>
		return FR_INT_ERR;
 80062fc:	2302      	movs	r3, #2
 80062fe:	e071      	b.n	80063e4 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	683a      	ldr	r2, [r7, #0]
 8006304:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d106      	bne.n	8006320 <dir_sdi+0x46>
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	2b02      	cmp	r3, #2
 8006318:	d902      	bls.n	8006320 <dir_sdi+0x46>
		clst = fs->dirbase;
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800631e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d10c      	bne.n	8006340 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	095b      	lsrs	r3, r3, #5
 800632a:	693a      	ldr	r2, [r7, #16]
 800632c:	8912      	ldrh	r2, [r2, #8]
 800632e:	4293      	cmp	r3, r2
 8006330:	d301      	bcc.n	8006336 <dir_sdi+0x5c>
 8006332:	2302      	movs	r3, #2
 8006334:	e056      	b.n	80063e4 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	61da      	str	r2, [r3, #28]
 800633e:	e02d      	b.n	800639c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	895b      	ldrh	r3, [r3, #10]
 8006344:	461a      	mov	r2, r3
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	899b      	ldrh	r3, [r3, #12]
 800634a:	fb02 f303 	mul.w	r3, r2, r3
 800634e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006350:	e019      	b.n	8006386 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6979      	ldr	r1, [r7, #20]
 8006356:	4618      	mov	r0, r3
 8006358:	f7ff fc9d 	bl	8005c96 <get_fat>
 800635c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006364:	d101      	bne.n	800636a <dir_sdi+0x90>
 8006366:	2301      	movs	r3, #1
 8006368:	e03c      	b.n	80063e4 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	2b01      	cmp	r3, #1
 800636e:	d904      	bls.n	800637a <dir_sdi+0xa0>
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	69db      	ldr	r3, [r3, #28]
 8006374:	697a      	ldr	r2, [r7, #20]
 8006376:	429a      	cmp	r2, r3
 8006378:	d301      	bcc.n	800637e <dir_sdi+0xa4>
 800637a:	2302      	movs	r3, #2
 800637c:	e032      	b.n	80063e4 <dir_sdi+0x10a>
			ofs -= csz;
 800637e:	683a      	ldr	r2, [r7, #0]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	429a      	cmp	r2, r3
 800638c:	d2e1      	bcs.n	8006352 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800638e:	6979      	ldr	r1, [r7, #20]
 8006390:	6938      	ldr	r0, [r7, #16]
 8006392:	f7ff fc61 	bl	8005c58 <clust2sect>
 8006396:	4602      	mov	r2, r0
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	69db      	ldr	r3, [r3, #28]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d101      	bne.n	80063ae <dir_sdi+0xd4>
 80063aa:	2302      	movs	r3, #2
 80063ac:	e01a      	b.n	80063e4 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	69da      	ldr	r2, [r3, #28]
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	899b      	ldrh	r3, [r3, #12]
 80063b6:	4619      	mov	r1, r3
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80063be:	441a      	add	r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	899b      	ldrh	r3, [r3, #12]
 80063ce:	461a      	mov	r2, r3
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80063d6:	fb00 f202 	mul.w	r2, r0, r2
 80063da:	1a9b      	subs	r3, r3, r2
 80063dc:	18ca      	adds	r2, r1, r3
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80063e2:	2300      	movs	r3, #0
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3718      	adds	r7, #24
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}

080063ec <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b086      	sub	sp, #24
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	695b      	ldr	r3, [r3, #20]
 8006400:	3320      	adds	r3, #32
 8006402:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	69db      	ldr	r3, [r3, #28]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d003      	beq.n	8006414 <dir_next+0x28>
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006412:	d301      	bcc.n	8006418 <dir_next+0x2c>
 8006414:	2304      	movs	r3, #4
 8006416:	e0bb      	b.n	8006590 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	899b      	ldrh	r3, [r3, #12]
 800641c:	461a      	mov	r2, r3
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	fbb3 f1f2 	udiv	r1, r3, r2
 8006424:	fb01 f202 	mul.w	r2, r1, r2
 8006428:	1a9b      	subs	r3, r3, r2
 800642a:	2b00      	cmp	r3, #0
 800642c:	f040 809d 	bne.w	800656a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	69db      	ldr	r3, [r3, #28]
 8006434:	1c5a      	adds	r2, r3, #1
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d10b      	bne.n	800645a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	095b      	lsrs	r3, r3, #5
 8006446:	68fa      	ldr	r2, [r7, #12]
 8006448:	8912      	ldrh	r2, [r2, #8]
 800644a:	4293      	cmp	r3, r2
 800644c:	f0c0 808d 	bcc.w	800656a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	61da      	str	r2, [r3, #28]
 8006456:	2304      	movs	r3, #4
 8006458:	e09a      	b.n	8006590 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	899b      	ldrh	r3, [r3, #12]
 800645e:	461a      	mov	r2, r3
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	fbb3 f3f2 	udiv	r3, r3, r2
 8006466:	68fa      	ldr	r2, [r7, #12]
 8006468:	8952      	ldrh	r2, [r2, #10]
 800646a:	3a01      	subs	r2, #1
 800646c:	4013      	ands	r3, r2
 800646e:	2b00      	cmp	r3, #0
 8006470:	d17b      	bne.n	800656a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	699b      	ldr	r3, [r3, #24]
 8006478:	4619      	mov	r1, r3
 800647a:	4610      	mov	r0, r2
 800647c:	f7ff fc0b 	bl	8005c96 <get_fat>
 8006480:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	2b01      	cmp	r3, #1
 8006486:	d801      	bhi.n	800648c <dir_next+0xa0>
 8006488:	2302      	movs	r3, #2
 800648a:	e081      	b.n	8006590 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006492:	d101      	bne.n	8006498 <dir_next+0xac>
 8006494:	2301      	movs	r3, #1
 8006496:	e07b      	b.n	8006590 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	69db      	ldr	r3, [r3, #28]
 800649c:	697a      	ldr	r2, [r7, #20]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d359      	bcc.n	8006556 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d104      	bne.n	80064b2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	61da      	str	r2, [r3, #28]
 80064ae:	2304      	movs	r3, #4
 80064b0:	e06e      	b.n	8006590 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	699b      	ldr	r3, [r3, #24]
 80064b8:	4619      	mov	r1, r3
 80064ba:	4610      	mov	r0, r2
 80064bc:	f7ff fe3d 	bl	800613a <create_chain>
 80064c0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <dir_next+0xe0>
 80064c8:	2307      	movs	r3, #7
 80064ca:	e061      	b.n	8006590 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d101      	bne.n	80064d6 <dir_next+0xea>
 80064d2:	2302      	movs	r3, #2
 80064d4:	e05c      	b.n	8006590 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064dc:	d101      	bne.n	80064e2 <dir_next+0xf6>
 80064de:	2301      	movs	r3, #1
 80064e0:	e056      	b.n	8006590 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80064e2:	68f8      	ldr	r0, [r7, #12]
 80064e4:	f7ff fad6 	bl	8005a94 <sync_window>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d001      	beq.n	80064f2 <dir_next+0x106>
 80064ee:	2301      	movs	r3, #1
 80064f0:	e04e      	b.n	8006590 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	899b      	ldrh	r3, [r3, #12]
 80064fc:	461a      	mov	r2, r3
 80064fe:	2100      	movs	r1, #0
 8006500:	f7ff f8fe 	bl	8005700 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006504:	2300      	movs	r3, #0
 8006506:	613b      	str	r3, [r7, #16]
 8006508:	6979      	ldr	r1, [r7, #20]
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f7ff fba4 	bl	8005c58 <clust2sect>
 8006510:	4602      	mov	r2, r0
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	635a      	str	r2, [r3, #52]	@ 0x34
 8006516:	e012      	b.n	800653e <dir_next+0x152>
						fs->wflag = 1;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2201      	movs	r2, #1
 800651c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	f7ff fab8 	bl	8005a94 <sync_window>
 8006524:	4603      	mov	r3, r0
 8006526:	2b00      	cmp	r3, #0
 8006528:	d001      	beq.n	800652e <dir_next+0x142>
 800652a:	2301      	movs	r3, #1
 800652c:	e030      	b.n	8006590 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	3301      	adds	r3, #1
 8006532:	613b      	str	r3, [r7, #16]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006538:	1c5a      	adds	r2, r3, #1
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	635a      	str	r2, [r3, #52]	@ 0x34
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	895b      	ldrh	r3, [r3, #10]
 8006542:	461a      	mov	r2, r3
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	4293      	cmp	r3, r2
 8006548:	d3e6      	bcc.n	8006518 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	1ad2      	subs	r2, r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	697a      	ldr	r2, [r7, #20]
 800655a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800655c:	6979      	ldr	r1, [r7, #20]
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f7ff fb7a 	bl	8005c58 <clust2sect>
 8006564:	4602      	mov	r2, r0
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	899b      	ldrh	r3, [r3, #12]
 800657a:	461a      	mov	r2, r3
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006582:	fb00 f202 	mul.w	r2, r0, r2
 8006586:	1a9b      	subs	r3, r3, r2
 8006588:	18ca      	adds	r2, r1, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800658e:	2300      	movs	r3, #0
}
 8006590:	4618      	mov	r0, r3
 8006592:	3718      	adds	r7, #24
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}

08006598 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b086      	sub	sp, #24
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80065a8:	2100      	movs	r1, #0
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f7ff fe95 	bl	80062da <dir_sdi>
 80065b0:	4603      	mov	r3, r0
 80065b2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80065b4:	7dfb      	ldrb	r3, [r7, #23]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d12b      	bne.n	8006612 <dir_alloc+0x7a>
		n = 0;
 80065ba:	2300      	movs	r3, #0
 80065bc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	69db      	ldr	r3, [r3, #28]
 80065c2:	4619      	mov	r1, r3
 80065c4:	68f8      	ldr	r0, [r7, #12]
 80065c6:	f7ff faa9 	bl	8005b1c <move_window>
 80065ca:	4603      	mov	r3, r0
 80065cc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80065ce:	7dfb      	ldrb	r3, [r7, #23]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d11d      	bne.n	8006610 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6a1b      	ldr	r3, [r3, #32]
 80065d8:	781b      	ldrb	r3, [r3, #0]
 80065da:	2be5      	cmp	r3, #229	@ 0xe5
 80065dc:	d004      	beq.n	80065e8 <dir_alloc+0x50>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d107      	bne.n	80065f8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	3301      	adds	r3, #1
 80065ec:	613b      	str	r3, [r7, #16]
 80065ee:	693a      	ldr	r2, [r7, #16]
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d102      	bne.n	80065fc <dir_alloc+0x64>
 80065f6:	e00c      	b.n	8006612 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80065f8:	2300      	movs	r3, #0
 80065fa:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80065fc:	2101      	movs	r1, #1
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f7ff fef4 	bl	80063ec <dir_next>
 8006604:	4603      	mov	r3, r0
 8006606:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006608:	7dfb      	ldrb	r3, [r7, #23]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d0d7      	beq.n	80065be <dir_alloc+0x26>
 800660e:	e000      	b.n	8006612 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006610:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006612:	7dfb      	ldrb	r3, [r7, #23]
 8006614:	2b04      	cmp	r3, #4
 8006616:	d101      	bne.n	800661c <dir_alloc+0x84>
 8006618:	2307      	movs	r3, #7
 800661a:	75fb      	strb	r3, [r7, #23]
	return res;
 800661c:	7dfb      	ldrb	r3, [r7, #23]
}
 800661e:	4618      	mov	r0, r3
 8006620:	3718      	adds	r7, #24
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}

08006626 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006626:	b580      	push	{r7, lr}
 8006628:	b084      	sub	sp, #16
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
 800662e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	331a      	adds	r3, #26
 8006634:	4618      	mov	r0, r3
 8006636:	f7fe ffbf 	bl	80055b8 <ld_word>
 800663a:	4603      	mov	r3, r0
 800663c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	781b      	ldrb	r3, [r3, #0]
 8006642:	2b03      	cmp	r3, #3
 8006644:	d109      	bne.n	800665a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	3314      	adds	r3, #20
 800664a:	4618      	mov	r0, r3
 800664c:	f7fe ffb4 	bl	80055b8 <ld_word>
 8006650:	4603      	mov	r3, r0
 8006652:	041b      	lsls	r3, r3, #16
 8006654:	68fa      	ldr	r2, [r7, #12]
 8006656:	4313      	orrs	r3, r2
 8006658:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800665a:	68fb      	ldr	r3, [r7, #12]
}
 800665c:	4618      	mov	r0, r3
 800665e:	3710      	adds	r7, #16
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	60b9      	str	r1, [r7, #8]
 800666e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	331a      	adds	r3, #26
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	b292      	uxth	r2, r2
 8006678:	4611      	mov	r1, r2
 800667a:	4618      	mov	r0, r3
 800667c:	f7fe ffd8 	bl	8005630 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	2b03      	cmp	r3, #3
 8006686:	d109      	bne.n	800669c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f103 0214 	add.w	r2, r3, #20
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	0c1b      	lsrs	r3, r3, #16
 8006692:	b29b      	uxth	r3, r3
 8006694:	4619      	mov	r1, r3
 8006696:	4610      	mov	r0, r2
 8006698:	f7fe ffca 	bl	8005630 <st_word>
	}
}
 800669c:	bf00      	nop
 800669e:	3710      	adds	r7, #16
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80066a4:	b590      	push	{r4, r7, lr}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	331a      	adds	r3, #26
 80066b2:	4618      	mov	r0, r3
 80066b4:	f7fe ff80 	bl	80055b8 <ld_word>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d001      	beq.n	80066c2 <cmp_lfn+0x1e>
 80066be:	2300      	movs	r3, #0
 80066c0:	e059      	b.n	8006776 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066ca:	1e5a      	subs	r2, r3, #1
 80066cc:	4613      	mov	r3, r2
 80066ce:	005b      	lsls	r3, r3, #1
 80066d0:	4413      	add	r3, r2
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	4413      	add	r3, r2
 80066d6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80066d8:	2301      	movs	r3, #1
 80066da:	81fb      	strh	r3, [r7, #14]
 80066dc:	2300      	movs	r3, #0
 80066de:	613b      	str	r3, [r7, #16]
 80066e0:	e033      	b.n	800674a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80066e2:	4a27      	ldr	r2, [pc, #156]	@ (8006780 <cmp_lfn+0xdc>)
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	4413      	add	r3, r2
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	461a      	mov	r2, r3
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	4413      	add	r3, r2
 80066f0:	4618      	mov	r0, r3
 80066f2:	f7fe ff61 	bl	80055b8 <ld_word>
 80066f6:	4603      	mov	r3, r0
 80066f8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80066fa:	89fb      	ldrh	r3, [r7, #14]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d01a      	beq.n	8006736 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	2bfe      	cmp	r3, #254	@ 0xfe
 8006704:	d812      	bhi.n	800672c <cmp_lfn+0x88>
 8006706:	89bb      	ldrh	r3, [r7, #12]
 8006708:	4618      	mov	r0, r3
 800670a:	f001 fed1 	bl	80084b0 <ff_wtoupper>
 800670e:	4603      	mov	r3, r0
 8006710:	461c      	mov	r4, r3
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	1c5a      	adds	r2, r3, #1
 8006716:	617a      	str	r2, [r7, #20]
 8006718:	005b      	lsls	r3, r3, #1
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	4413      	add	r3, r2
 800671e:	881b      	ldrh	r3, [r3, #0]
 8006720:	4618      	mov	r0, r3
 8006722:	f001 fec5 	bl	80084b0 <ff_wtoupper>
 8006726:	4603      	mov	r3, r0
 8006728:	429c      	cmp	r4, r3
 800672a:	d001      	beq.n	8006730 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800672c:	2300      	movs	r3, #0
 800672e:	e022      	b.n	8006776 <cmp_lfn+0xd2>
			}
			wc = uc;
 8006730:	89bb      	ldrh	r3, [r7, #12]
 8006732:	81fb      	strh	r3, [r7, #14]
 8006734:	e006      	b.n	8006744 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8006736:	89bb      	ldrh	r3, [r7, #12]
 8006738:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800673c:	4293      	cmp	r3, r2
 800673e:	d001      	beq.n	8006744 <cmp_lfn+0xa0>
 8006740:	2300      	movs	r3, #0
 8006742:	e018      	b.n	8006776 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	3301      	adds	r3, #1
 8006748:	613b      	str	r3, [r7, #16]
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	2b0c      	cmp	r3, #12
 800674e:	d9c8      	bls.n	80066e2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006758:	2b00      	cmp	r3, #0
 800675a:	d00b      	beq.n	8006774 <cmp_lfn+0xd0>
 800675c:	89fb      	ldrh	r3, [r7, #14]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d008      	beq.n	8006774 <cmp_lfn+0xd0>
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	005b      	lsls	r3, r3, #1
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	4413      	add	r3, r2
 800676a:	881b      	ldrh	r3, [r3, #0]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d001      	beq.n	8006774 <cmp_lfn+0xd0>
 8006770:	2300      	movs	r3, #0
 8006772:	e000      	b.n	8006776 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8006774:	2301      	movs	r3, #1
}
 8006776:	4618      	mov	r0, r3
 8006778:	371c      	adds	r7, #28
 800677a:	46bd      	mov	sp, r7
 800677c:	bd90      	pop	{r4, r7, pc}
 800677e:	bf00      	nop
 8006780:	0800bedc 	.word	0x0800bedc

08006784 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b088      	sub	sp, #32
 8006788:	af00      	add	r7, sp, #0
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	60b9      	str	r1, [r7, #8]
 800678e:	4611      	mov	r1, r2
 8006790:	461a      	mov	r2, r3
 8006792:	460b      	mov	r3, r1
 8006794:	71fb      	strb	r3, [r7, #7]
 8006796:	4613      	mov	r3, r2
 8006798:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	330d      	adds	r3, #13
 800679e:	79ba      	ldrb	r2, [r7, #6]
 80067a0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	330b      	adds	r3, #11
 80067a6:	220f      	movs	r2, #15
 80067a8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	330c      	adds	r3, #12
 80067ae:	2200      	movs	r2, #0
 80067b0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	331a      	adds	r3, #26
 80067b6:	2100      	movs	r1, #0
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7fe ff39 	bl	8005630 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80067be:	79fb      	ldrb	r3, [r7, #7]
 80067c0:	1e5a      	subs	r2, r3, #1
 80067c2:	4613      	mov	r3, r2
 80067c4:	005b      	lsls	r3, r3, #1
 80067c6:	4413      	add	r3, r2
 80067c8:	009b      	lsls	r3, r3, #2
 80067ca:	4413      	add	r3, r2
 80067cc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80067ce:	2300      	movs	r3, #0
 80067d0:	82fb      	strh	r3, [r7, #22]
 80067d2:	2300      	movs	r3, #0
 80067d4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80067d6:	8afb      	ldrh	r3, [r7, #22]
 80067d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80067dc:	4293      	cmp	r3, r2
 80067de:	d007      	beq.n	80067f0 <put_lfn+0x6c>
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	1c5a      	adds	r2, r3, #1
 80067e4:	61fa      	str	r2, [r7, #28]
 80067e6:	005b      	lsls	r3, r3, #1
 80067e8:	68fa      	ldr	r2, [r7, #12]
 80067ea:	4413      	add	r3, r2
 80067ec:	881b      	ldrh	r3, [r3, #0]
 80067ee:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80067f0:	4a17      	ldr	r2, [pc, #92]	@ (8006850 <put_lfn+0xcc>)
 80067f2:	69bb      	ldr	r3, [r7, #24]
 80067f4:	4413      	add	r3, r2
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	461a      	mov	r2, r3
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	4413      	add	r3, r2
 80067fe:	8afa      	ldrh	r2, [r7, #22]
 8006800:	4611      	mov	r1, r2
 8006802:	4618      	mov	r0, r3
 8006804:	f7fe ff14 	bl	8005630 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8006808:	8afb      	ldrh	r3, [r7, #22]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d102      	bne.n	8006814 <put_lfn+0x90>
 800680e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006812:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	3301      	adds	r3, #1
 8006818:	61bb      	str	r3, [r7, #24]
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	2b0c      	cmp	r3, #12
 800681e:	d9da      	bls.n	80067d6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8006820:	8afb      	ldrh	r3, [r7, #22]
 8006822:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006826:	4293      	cmp	r3, r2
 8006828:	d006      	beq.n	8006838 <put_lfn+0xb4>
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	005b      	lsls	r3, r3, #1
 800682e:	68fa      	ldr	r2, [r7, #12]
 8006830:	4413      	add	r3, r2
 8006832:	881b      	ldrh	r3, [r3, #0]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d103      	bne.n	8006840 <put_lfn+0xbc>
 8006838:	79fb      	ldrb	r3, [r7, #7]
 800683a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800683e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	79fa      	ldrb	r2, [r7, #7]
 8006844:	701a      	strb	r2, [r3, #0]
}
 8006846:	bf00      	nop
 8006848:	3720      	adds	r7, #32
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	0800bedc 	.word	0x0800bedc

08006854 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b08c      	sub	sp, #48	@ 0x30
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
 8006860:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8006862:	220b      	movs	r2, #11
 8006864:	68b9      	ldr	r1, [r7, #8]
 8006866:	68f8      	ldr	r0, [r7, #12]
 8006868:	f7fe ff29 	bl	80056be <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	2b05      	cmp	r3, #5
 8006870:	d92b      	bls.n	80068ca <gen_numname+0x76>
		sr = seq;
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8006876:	e022      	b.n	80068be <gen_numname+0x6a>
			wc = *lfn++;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	1c9a      	adds	r2, r3, #2
 800687c:	607a      	str	r2, [r7, #4]
 800687e:	881b      	ldrh	r3, [r3, #0]
 8006880:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8006882:	2300      	movs	r3, #0
 8006884:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006886:	e017      	b.n	80068b8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	005a      	lsls	r2, r3, #1
 800688c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800688e:	f003 0301 	and.w	r3, r3, #1
 8006892:	4413      	add	r3, r2
 8006894:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8006896:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006898:	085b      	lsrs	r3, r3, #1
 800689a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d005      	beq.n	80068b2 <gen_numname+0x5e>
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80068ac:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80068b0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80068b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b4:	3301      	adds	r3, #1
 80068b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ba:	2b0f      	cmp	r3, #15
 80068bc:	d9e4      	bls.n	8006888 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	881b      	ldrh	r3, [r3, #0]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d1d8      	bne.n	8006878 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80068ca:	2307      	movs	r3, #7
 80068cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	f003 030f 	and.w	r3, r3, #15
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	3330      	adds	r3, #48	@ 0x30
 80068da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 80068de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80068e2:	2b39      	cmp	r3, #57	@ 0x39
 80068e4:	d904      	bls.n	80068f0 <gen_numname+0x9c>
 80068e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80068ea:	3307      	adds	r3, #7
 80068ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 80068f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f2:	1e5a      	subs	r2, r3, #1
 80068f4:	62ba      	str	r2, [r7, #40]	@ 0x28
 80068f6:	3330      	adds	r3, #48	@ 0x30
 80068f8:	443b      	add	r3, r7
 80068fa:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80068fe:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	091b      	lsrs	r3, r3, #4
 8006906:	603b      	str	r3, [r7, #0]
	} while (seq);
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1df      	bne.n	80068ce <gen_numname+0x7a>
	ns[i] = '~';
 800690e:	f107 0214 	add.w	r2, r7, #20
 8006912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006914:	4413      	add	r3, r2
 8006916:	227e      	movs	r2, #126	@ 0x7e
 8006918:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800691a:	2300      	movs	r3, #0
 800691c:	627b      	str	r3, [r7, #36]	@ 0x24
 800691e:	e002      	b.n	8006926 <gen_numname+0xd2>
 8006920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006922:	3301      	adds	r3, #1
 8006924:	627b      	str	r3, [r7, #36]	@ 0x24
 8006926:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800692a:	429a      	cmp	r2, r3
 800692c:	d205      	bcs.n	800693a <gen_numname+0xe6>
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006932:	4413      	add	r3, r2
 8006934:	781b      	ldrb	r3, [r3, #0]
 8006936:	2b20      	cmp	r3, #32
 8006938:	d1f2      	bne.n	8006920 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800693a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800693c:	2b07      	cmp	r3, #7
 800693e:	d807      	bhi.n	8006950 <gen_numname+0xfc>
 8006940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006942:	1c5a      	adds	r2, r3, #1
 8006944:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006946:	3330      	adds	r3, #48	@ 0x30
 8006948:	443b      	add	r3, r7
 800694a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800694e:	e000      	b.n	8006952 <gen_numname+0xfe>
 8006950:	2120      	movs	r1, #32
 8006952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006954:	1c5a      	adds	r2, r3, #1
 8006956:	627a      	str	r2, [r7, #36]	@ 0x24
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	4413      	add	r3, r2
 800695c:	460a      	mov	r2, r1
 800695e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8006960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006962:	2b07      	cmp	r3, #7
 8006964:	d9e9      	bls.n	800693a <gen_numname+0xe6>
}
 8006966:	bf00      	nop
 8006968:	bf00      	nop
 800696a:	3730      	adds	r7, #48	@ 0x30
 800696c:	46bd      	mov	sp, r7
 800696e:	bd80      	pop	{r7, pc}

08006970 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8006970:	b480      	push	{r7}
 8006972:	b085      	sub	sp, #20
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006978:	2300      	movs	r3, #0
 800697a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800697c:	230b      	movs	r3, #11
 800697e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8006980:	7bfb      	ldrb	r3, [r7, #15]
 8006982:	b2da      	uxtb	r2, r3
 8006984:	0852      	lsrs	r2, r2, #1
 8006986:	01db      	lsls	r3, r3, #7
 8006988:	4313      	orrs	r3, r2
 800698a:	b2da      	uxtb	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	1c59      	adds	r1, r3, #1
 8006990:	6079      	str	r1, [r7, #4]
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	4413      	add	r3, r2
 8006996:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	3b01      	subs	r3, #1
 800699c:	60bb      	str	r3, [r7, #8]
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d1ed      	bne.n	8006980 <sum_sfn+0x10>
	return sum;
 80069a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	3714      	adds	r7, #20
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr

080069b2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b086      	sub	sp, #24
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80069c0:	2100      	movs	r1, #0
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f7ff fc89 	bl	80062da <dir_sdi>
 80069c8:	4603      	mov	r3, r0
 80069ca:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80069cc:	7dfb      	ldrb	r3, [r7, #23]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d001      	beq.n	80069d6 <dir_find+0x24>
 80069d2:	7dfb      	ldrb	r3, [r7, #23]
 80069d4:	e0a9      	b.n	8006b2a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80069d6:	23ff      	movs	r3, #255	@ 0xff
 80069d8:	753b      	strb	r3, [r7, #20]
 80069da:	7d3b      	ldrb	r3, [r7, #20]
 80069dc:	757b      	strb	r3, [r7, #21]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f04f 32ff 	mov.w	r2, #4294967295
 80069e4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	69db      	ldr	r3, [r3, #28]
 80069ea:	4619      	mov	r1, r3
 80069ec:	6938      	ldr	r0, [r7, #16]
 80069ee:	f7ff f895 	bl	8005b1c <move_window>
 80069f2:	4603      	mov	r3, r0
 80069f4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80069f6:	7dfb      	ldrb	r3, [r7, #23]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	f040 8090 	bne.w	8006b1e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a1b      	ldr	r3, [r3, #32]
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006a06:	7dbb      	ldrb	r3, [r7, #22]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d102      	bne.n	8006a12 <dir_find+0x60>
 8006a0c:	2304      	movs	r3, #4
 8006a0e:	75fb      	strb	r3, [r7, #23]
 8006a10:	e08a      	b.n	8006b28 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a1b      	ldr	r3, [r3, #32]
 8006a16:	330b      	adds	r3, #11
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a1e:	73fb      	strb	r3, [r7, #15]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	7bfa      	ldrb	r2, [r7, #15]
 8006a24:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006a26:	7dbb      	ldrb	r3, [r7, #22]
 8006a28:	2be5      	cmp	r3, #229	@ 0xe5
 8006a2a:	d007      	beq.n	8006a3c <dir_find+0x8a>
 8006a2c:	7bfb      	ldrb	r3, [r7, #15]
 8006a2e:	f003 0308 	and.w	r3, r3, #8
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d009      	beq.n	8006a4a <dir_find+0x98>
 8006a36:	7bfb      	ldrb	r3, [r7, #15]
 8006a38:	2b0f      	cmp	r3, #15
 8006a3a:	d006      	beq.n	8006a4a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006a3c:	23ff      	movs	r3, #255	@ 0xff
 8006a3e:	757b      	strb	r3, [r7, #21]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f04f 32ff 	mov.w	r2, #4294967295
 8006a46:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a48:	e05e      	b.n	8006b08 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006a4a:	7bfb      	ldrb	r3, [r7, #15]
 8006a4c:	2b0f      	cmp	r3, #15
 8006a4e:	d136      	bne.n	8006abe <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006a56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d154      	bne.n	8006b08 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8006a5e:	7dbb      	ldrb	r3, [r7, #22]
 8006a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d00d      	beq.n	8006a84 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
 8006a6c:	7b5b      	ldrb	r3, [r3, #13]
 8006a6e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8006a70:	7dbb      	ldrb	r3, [r7, #22]
 8006a72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a76:	75bb      	strb	r3, [r7, #22]
 8006a78:	7dbb      	ldrb	r3, [r7, #22]
 8006a7a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	695a      	ldr	r2, [r3, #20]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006a84:	7dba      	ldrb	r2, [r7, #22]
 8006a86:	7d7b      	ldrb	r3, [r7, #21]
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d115      	bne.n	8006ab8 <dir_find+0x106>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a1b      	ldr	r3, [r3, #32]
 8006a90:	330d      	adds	r3, #13
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	7d3a      	ldrb	r2, [r7, #20]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d10e      	bne.n	8006ab8 <dir_find+0x106>
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	691a      	ldr	r2, [r3, #16]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	4610      	mov	r0, r2
 8006aa6:	f7ff fdfd 	bl	80066a4 <cmp_lfn>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d003      	beq.n	8006ab8 <dir_find+0x106>
 8006ab0:	7d7b      	ldrb	r3, [r7, #21]
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	e000      	b.n	8006aba <dir_find+0x108>
 8006ab8:	23ff      	movs	r3, #255	@ 0xff
 8006aba:	757b      	strb	r3, [r7, #21]
 8006abc:	e024      	b.n	8006b08 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006abe:	7d7b      	ldrb	r3, [r7, #21]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d109      	bne.n	8006ad8 <dir_find+0x126>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6a1b      	ldr	r3, [r3, #32]
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f7ff ff51 	bl	8006970 <sum_sfn>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	7d3b      	ldrb	r3, [r7, #20]
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d024      	beq.n	8006b22 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006ade:	f003 0301 	and.w	r3, r3, #1
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d10a      	bne.n	8006afc <dir_find+0x14a>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a18      	ldr	r0, [r3, #32]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	3324      	adds	r3, #36	@ 0x24
 8006aee:	220b      	movs	r2, #11
 8006af0:	4619      	mov	r1, r3
 8006af2:	f7fe fe20 	bl	8005736 <mem_cmp>
 8006af6:	4603      	mov	r3, r0
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d014      	beq.n	8006b26 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006afc:	23ff      	movs	r3, #255	@ 0xff
 8006afe:	757b      	strb	r3, [r7, #21]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f04f 32ff 	mov.w	r2, #4294967295
 8006b06:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006b08:	2100      	movs	r1, #0
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f7ff fc6e 	bl	80063ec <dir_next>
 8006b10:	4603      	mov	r3, r0
 8006b12:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006b14:	7dfb      	ldrb	r3, [r7, #23]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	f43f af65 	beq.w	80069e6 <dir_find+0x34>
 8006b1c:	e004      	b.n	8006b28 <dir_find+0x176>
		if (res != FR_OK) break;
 8006b1e:	bf00      	nop
 8006b20:	e002      	b.n	8006b28 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006b22:	bf00      	nop
 8006b24:	e000      	b.n	8006b28 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006b26:	bf00      	nop

	return res;
 8006b28:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3718      	adds	r7, #24
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
	...

08006b34 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b08c      	sub	sp, #48	@ 0x30
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006b48:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d001      	beq.n	8006b54 <dir_register+0x20>
 8006b50:	2306      	movs	r3, #6
 8006b52:	e0e0      	b.n	8006d16 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8006b54:	2300      	movs	r3, #0
 8006b56:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b58:	e002      	b.n	8006b60 <dir_register+0x2c>
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5c:	3301      	adds	r3, #1
 8006b5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	691a      	ldr	r2, [r3, #16]
 8006b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b66:	005b      	lsls	r3, r3, #1
 8006b68:	4413      	add	r3, r2
 8006b6a:	881b      	ldrh	r3, [r3, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d1f4      	bne.n	8006b5a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8006b76:	f107 030c 	add.w	r3, r7, #12
 8006b7a:	220c      	movs	r2, #12
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f7fe fd9e 	bl	80056be <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8006b82:	7dfb      	ldrb	r3, [r7, #23]
 8006b84:	f003 0301 	and.w	r3, r3, #1
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d032      	beq.n	8006bf2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2240      	movs	r2, #64	@ 0x40
 8006b90:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8006b94:	2301      	movs	r3, #1
 8006b96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b98:	e016      	b.n	8006bc8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8006ba0:	69fb      	ldr	r3, [r7, #28]
 8006ba2:	691a      	ldr	r2, [r3, #16]
 8006ba4:	f107 010c 	add.w	r1, r7, #12
 8006ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006baa:	f7ff fe53 	bl	8006854 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f7ff feff 	bl	80069b2 <dir_find>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8006bba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d106      	bne.n	8006bd0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8006bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc4:	3301      	adds	r3, #1
 8006bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bca:	2b63      	cmp	r3, #99	@ 0x63
 8006bcc:	d9e5      	bls.n	8006b9a <dir_register+0x66>
 8006bce:	e000      	b.n	8006bd2 <dir_register+0x9e>
			if (res != FR_OK) break;
 8006bd0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8006bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd4:	2b64      	cmp	r3, #100	@ 0x64
 8006bd6:	d101      	bne.n	8006bdc <dir_register+0xa8>
 8006bd8:	2307      	movs	r3, #7
 8006bda:	e09c      	b.n	8006d16 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8006bdc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006be0:	2b04      	cmp	r3, #4
 8006be2:	d002      	beq.n	8006bea <dir_register+0xb6>
 8006be4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006be8:	e095      	b.n	8006d16 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8006bea:	7dfa      	ldrb	r2, [r7, #23]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8006bf2:	7dfb      	ldrb	r3, [r7, #23]
 8006bf4:	f003 0302 	and.w	r3, r3, #2
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d007      	beq.n	8006c0c <dir_register+0xd8>
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfe:	330c      	adds	r3, #12
 8006c00:	4a47      	ldr	r2, [pc, #284]	@ (8006d20 <dir_register+0x1ec>)
 8006c02:	fba2 2303 	umull	r2, r3, r2, r3
 8006c06:	089b      	lsrs	r3, r3, #2
 8006c08:	3301      	adds	r3, #1
 8006c0a:	e000      	b.n	8006c0e <dir_register+0xda>
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8006c10:	6a39      	ldr	r1, [r7, #32]
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f7ff fcc0 	bl	8006598 <dir_alloc>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8006c1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d148      	bne.n	8006cb8 <dir_register+0x184>
 8006c26:	6a3b      	ldr	r3, [r7, #32]
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	623b      	str	r3, [r7, #32]
 8006c2c:	6a3b      	ldr	r3, [r7, #32]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d042      	beq.n	8006cb8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	695a      	ldr	r2, [r3, #20]
 8006c36:	6a3b      	ldr	r3, [r7, #32]
 8006c38:	015b      	lsls	r3, r3, #5
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	6878      	ldr	r0, [r7, #4]
 8006c40:	f7ff fb4b 	bl	80062da <dir_sdi>
 8006c44:	4603      	mov	r3, r0
 8006c46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8006c4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d132      	bne.n	8006cb8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	3324      	adds	r3, #36	@ 0x24
 8006c56:	4618      	mov	r0, r3
 8006c58:	f7ff fe8a 	bl	8006970 <sum_sfn>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	69db      	ldr	r3, [r3, #28]
 8006c64:	4619      	mov	r1, r3
 8006c66:	69f8      	ldr	r0, [r7, #28]
 8006c68:	f7fe ff58 	bl	8005b1c <move_window>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8006c72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d11d      	bne.n	8006cb6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8006c7a:	69fb      	ldr	r3, [r7, #28]
 8006c7c:	6918      	ldr	r0, [r3, #16]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6a19      	ldr	r1, [r3, #32]
 8006c82:	6a3b      	ldr	r3, [r7, #32]
 8006c84:	b2da      	uxtb	r2, r3
 8006c86:	7efb      	ldrb	r3, [r7, #27]
 8006c88:	f7ff fd7c 	bl	8006784 <put_lfn>
				fs->wflag = 1;
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8006c92:	2100      	movs	r1, #0
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f7ff fba9 	bl	80063ec <dir_next>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8006ca0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d107      	bne.n	8006cb8 <dir_register+0x184>
 8006ca8:	6a3b      	ldr	r3, [r7, #32]
 8006caa:	3b01      	subs	r3, #1
 8006cac:	623b      	str	r3, [r7, #32]
 8006cae:	6a3b      	ldr	r3, [r7, #32]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1d5      	bne.n	8006c60 <dir_register+0x12c>
 8006cb4:	e000      	b.n	8006cb8 <dir_register+0x184>
				if (res != FR_OK) break;
 8006cb6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006cb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d128      	bne.n	8006d12 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	69db      	ldr	r3, [r3, #28]
 8006cc4:	4619      	mov	r1, r3
 8006cc6:	69f8      	ldr	r0, [r7, #28]
 8006cc8:	f7fe ff28 	bl	8005b1c <move_window>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8006cd2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d11b      	bne.n	8006d12 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a1b      	ldr	r3, [r3, #32]
 8006cde:	2220      	movs	r2, #32
 8006ce0:	2100      	movs	r1, #0
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f7fe fd0c 	bl	8005700 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6a18      	ldr	r0, [r3, #32]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	3324      	adds	r3, #36	@ 0x24
 8006cf0:	220b      	movs	r2, #11
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	f7fe fce3 	bl	80056be <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a1b      	ldr	r3, [r3, #32]
 8006d02:	330c      	adds	r3, #12
 8006d04:	f002 0218 	and.w	r2, r2, #24
 8006d08:	b2d2      	uxtb	r2, r2
 8006d0a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006d12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3730      	adds	r7, #48	@ 0x30
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	bf00      	nop
 8006d20:	4ec4ec4f 	.word	0x4ec4ec4f

08006d24 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b08a      	sub	sp, #40	@ 0x28
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	613b      	str	r3, [r7, #16]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	691b      	ldr	r3, [r3, #16]
 8006d3a:	60fb      	str	r3, [r7, #12]
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	617b      	str	r3, [r7, #20]
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8006d44:	69bb      	ldr	r3, [r7, #24]
 8006d46:	1c5a      	adds	r2, r3, #1
 8006d48:	61ba      	str	r2, [r7, #24]
 8006d4a:	693a      	ldr	r2, [r7, #16]
 8006d4c:	4413      	add	r3, r2
 8006d4e:	781b      	ldrb	r3, [r3, #0]
 8006d50:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8006d52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006d54:	2b1f      	cmp	r3, #31
 8006d56:	d940      	bls.n	8006dda <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8006d58:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006d5a:	2b2f      	cmp	r3, #47	@ 0x2f
 8006d5c:	d006      	beq.n	8006d6c <create_name+0x48>
 8006d5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006d60:	2b5c      	cmp	r3, #92	@ 0x5c
 8006d62:	d110      	bne.n	8006d86 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006d64:	e002      	b.n	8006d6c <create_name+0x48>
 8006d66:	69bb      	ldr	r3, [r7, #24]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	61bb      	str	r3, [r7, #24]
 8006d6c:	693a      	ldr	r2, [r7, #16]
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	4413      	add	r3, r2
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	2b2f      	cmp	r3, #47	@ 0x2f
 8006d76:	d0f6      	beq.n	8006d66 <create_name+0x42>
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	4413      	add	r3, r2
 8006d7e:	781b      	ldrb	r3, [r3, #0]
 8006d80:	2b5c      	cmp	r3, #92	@ 0x5c
 8006d82:	d0f0      	beq.n	8006d66 <create_name+0x42>
			break;
 8006d84:	e02a      	b.n	8006ddc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	2bfe      	cmp	r3, #254	@ 0xfe
 8006d8a:	d901      	bls.n	8006d90 <create_name+0x6c>
 8006d8c:	2306      	movs	r3, #6
 8006d8e:	e17d      	b.n	800708c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8006d90:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8006d96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006d98:	2101      	movs	r1, #1
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f001 fb4c 	bl	8008438 <ff_convert>
 8006da0:	4603      	mov	r3, r0
 8006da2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006da4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d101      	bne.n	8006dae <create_name+0x8a>
 8006daa:	2306      	movs	r3, #6
 8006dac:	e16e      	b.n	800708c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8006dae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006db0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006db2:	d809      	bhi.n	8006dc8 <create_name+0xa4>
 8006db4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006db6:	4619      	mov	r1, r3
 8006db8:	488d      	ldr	r0, [pc, #564]	@ (8006ff0 <create_name+0x2cc>)
 8006dba:	f7fe fce3 	bl	8005784 <chk_chr>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d001      	beq.n	8006dc8 <create_name+0xa4>
 8006dc4:	2306      	movs	r3, #6
 8006dc6:	e161      	b.n	800708c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	1c5a      	adds	r2, r3, #1
 8006dcc:	617a      	str	r2, [r7, #20]
 8006dce:	005b      	lsls	r3, r3, #1
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006dd6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006dd8:	e7b4      	b.n	8006d44 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8006dda:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	441a      	add	r2, r3
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006de6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006de8:	2b1f      	cmp	r3, #31
 8006dea:	d801      	bhi.n	8006df0 <create_name+0xcc>
 8006dec:	2304      	movs	r3, #4
 8006dee:	e000      	b.n	8006df2 <create_name+0xce>
 8006df0:	2300      	movs	r3, #0
 8006df2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006df6:	e011      	b.n	8006e1c <create_name+0xf8>
		w = lfn[di - 1];
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	005b      	lsls	r3, r3, #1
 8006e02:	68fa      	ldr	r2, [r7, #12]
 8006e04:	4413      	add	r3, r2
 8006e06:	881b      	ldrh	r3, [r3, #0]
 8006e08:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8006e0a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e0c:	2b20      	cmp	r3, #32
 8006e0e:	d002      	beq.n	8006e16 <create_name+0xf2>
 8006e10:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006e12:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e14:	d106      	bne.n	8006e24 <create_name+0x100>
		di--;
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	3b01      	subs	r3, #1
 8006e1a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1ea      	bne.n	8006df8 <create_name+0xd4>
 8006e22:	e000      	b.n	8006e26 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8006e24:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	005b      	lsls	r3, r3, #1
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	2200      	movs	r2, #0
 8006e30:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d101      	bne.n	8006e3c <create_name+0x118>
 8006e38:	2306      	movs	r3, #6
 8006e3a:	e127      	b.n	800708c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	3324      	adds	r3, #36	@ 0x24
 8006e40:	220b      	movs	r2, #11
 8006e42:	2120      	movs	r1, #32
 8006e44:	4618      	mov	r0, r3
 8006e46:	f7fe fc5b 	bl	8005700 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	61bb      	str	r3, [r7, #24]
 8006e4e:	e002      	b.n	8006e56 <create_name+0x132>
 8006e50:	69bb      	ldr	r3, [r7, #24]
 8006e52:	3301      	adds	r3, #1
 8006e54:	61bb      	str	r3, [r7, #24]
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	005b      	lsls	r3, r3, #1
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	4413      	add	r3, r2
 8006e5e:	881b      	ldrh	r3, [r3, #0]
 8006e60:	2b20      	cmp	r3, #32
 8006e62:	d0f5      	beq.n	8006e50 <create_name+0x12c>
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	005b      	lsls	r3, r3, #1
 8006e68:	68fa      	ldr	r2, [r7, #12]
 8006e6a:	4413      	add	r3, r2
 8006e6c:	881b      	ldrh	r3, [r3, #0]
 8006e6e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e70:	d0ee      	beq.n	8006e50 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d009      	beq.n	8006e8c <create_name+0x168>
 8006e78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e7c:	f043 0303 	orr.w	r3, r3, #3
 8006e80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8006e84:	e002      	b.n	8006e8c <create_name+0x168>
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	3b01      	subs	r3, #1
 8006e8a:	617b      	str	r3, [r7, #20]
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d009      	beq.n	8006ea6 <create_name+0x182>
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006e98:	3b01      	subs	r3, #1
 8006e9a:	005b      	lsls	r3, r3, #1
 8006e9c:	68fa      	ldr	r2, [r7, #12]
 8006e9e:	4413      	add	r3, r2
 8006ea0:	881b      	ldrh	r3, [r3, #0]
 8006ea2:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ea4:	d1ef      	bne.n	8006e86 <create_name+0x162>

	i = b = 0; ni = 8;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006eac:	2300      	movs	r3, #0
 8006eae:	623b      	str	r3, [r7, #32]
 8006eb0:	2308      	movs	r3, #8
 8006eb2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	1c5a      	adds	r2, r3, #1
 8006eb8:	61ba      	str	r2, [r7, #24]
 8006eba:	005b      	lsls	r3, r3, #1
 8006ebc:	68fa      	ldr	r2, [r7, #12]
 8006ebe:	4413      	add	r3, r2
 8006ec0:	881b      	ldrh	r3, [r3, #0]
 8006ec2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006ec4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	f000 8090 	beq.w	8006fec <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006ecc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ece:	2b20      	cmp	r3, #32
 8006ed0:	d006      	beq.n	8006ee0 <create_name+0x1bc>
 8006ed2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ed4:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ed6:	d10a      	bne.n	8006eee <create_name+0x1ca>
 8006ed8:	69ba      	ldr	r2, [r7, #24]
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d006      	beq.n	8006eee <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8006ee0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ee4:	f043 0303 	orr.w	r3, r3, #3
 8006ee8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006eec:	e07d      	b.n	8006fea <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006eee:	6a3a      	ldr	r2, [r7, #32]
 8006ef0:	69fb      	ldr	r3, [r7, #28]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d203      	bcs.n	8006efe <create_name+0x1da>
 8006ef6:	69ba      	ldr	r2, [r7, #24]
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	429a      	cmp	r2, r3
 8006efc:	d123      	bne.n	8006f46 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	2b0b      	cmp	r3, #11
 8006f02:	d106      	bne.n	8006f12 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006f04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f08:	f043 0303 	orr.w	r3, r3, #3
 8006f0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006f10:	e075      	b.n	8006ffe <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8006f12:	69ba      	ldr	r2, [r7, #24]
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d005      	beq.n	8006f26 <create_name+0x202>
 8006f1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f1e:	f043 0303 	orr.w	r3, r3, #3
 8006f22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8006f26:	69ba      	ldr	r2, [r7, #24]
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d866      	bhi.n	8006ffc <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	61bb      	str	r3, [r7, #24]
 8006f32:	2308      	movs	r3, #8
 8006f34:	623b      	str	r3, [r7, #32]
 8006f36:	230b      	movs	r3, #11
 8006f38:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8006f3a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006f44:	e051      	b.n	8006fea <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8006f46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006f48:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f4a:	d914      	bls.n	8006f76 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8006f4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006f4e:	2100      	movs	r1, #0
 8006f50:	4618      	mov	r0, r3
 8006f52:	f001 fa71 	bl	8008438 <ff_convert>
 8006f56:	4603      	mov	r3, r0
 8006f58:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8006f5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d004      	beq.n	8006f6a <create_name+0x246>
 8006f60:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006f62:	3b80      	subs	r3, #128	@ 0x80
 8006f64:	4a23      	ldr	r2, [pc, #140]	@ (8006ff4 <create_name+0x2d0>)
 8006f66:	5cd3      	ldrb	r3, [r2, r3]
 8006f68:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8006f6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f6e:	f043 0302 	orr.w	r3, r3, #2
 8006f72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8006f76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d007      	beq.n	8006f8c <create_name+0x268>
 8006f7c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006f7e:	4619      	mov	r1, r3
 8006f80:	481d      	ldr	r0, [pc, #116]	@ (8006ff8 <create_name+0x2d4>)
 8006f82:	f7fe fbff 	bl	8005784 <chk_chr>
 8006f86:	4603      	mov	r3, r0
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d008      	beq.n	8006f9e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006f8c:	235f      	movs	r3, #95	@ 0x5f
 8006f8e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006f90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f94:	f043 0303 	orr.w	r3, r3, #3
 8006f98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006f9c:	e01b      	b.n	8006fd6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8006f9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fa0:	2b40      	cmp	r3, #64	@ 0x40
 8006fa2:	d909      	bls.n	8006fb8 <create_name+0x294>
 8006fa4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fa6:	2b5a      	cmp	r3, #90	@ 0x5a
 8006fa8:	d806      	bhi.n	8006fb8 <create_name+0x294>
					b |= 2;
 8006faa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006fae:	f043 0302 	orr.w	r3, r3, #2
 8006fb2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006fb6:	e00e      	b.n	8006fd6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006fb8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fba:	2b60      	cmp	r3, #96	@ 0x60
 8006fbc:	d90b      	bls.n	8006fd6 <create_name+0x2b2>
 8006fbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fc0:	2b7a      	cmp	r3, #122	@ 0x7a
 8006fc2:	d808      	bhi.n	8006fd6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8006fc4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006fc8:	f043 0301 	orr.w	r3, r3, #1
 8006fcc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006fd0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fd2:	3b20      	subs	r3, #32
 8006fd4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8006fd6:	6a3b      	ldr	r3, [r7, #32]
 8006fd8:	1c5a      	adds	r2, r3, #1
 8006fda:	623a      	str	r2, [r7, #32]
 8006fdc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006fde:	b2d1      	uxtb	r1, r2
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	4413      	add	r3, r2
 8006fe4:	460a      	mov	r2, r1
 8006fe6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8006fea:	e763      	b.n	8006eb4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8006fec:	bf00      	nop
 8006fee:	e006      	b.n	8006ffe <create_name+0x2da>
 8006ff0:	0800bd78 	.word	0x0800bd78
 8006ff4:	0800be5c 	.word	0x0800be5c
 8006ff8:	0800bd84 	.word	0x0800bd84
			if (si > di) break;			/* No extension */
 8006ffc:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007004:	2be5      	cmp	r3, #229	@ 0xe5
 8007006:	d103      	bne.n	8007010 <create_name+0x2ec>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2205      	movs	r2, #5
 800700c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8007010:	69fb      	ldr	r3, [r7, #28]
 8007012:	2b08      	cmp	r3, #8
 8007014:	d104      	bne.n	8007020 <create_name+0x2fc>
 8007016:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8007020:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007024:	f003 030c 	and.w	r3, r3, #12
 8007028:	2b0c      	cmp	r3, #12
 800702a:	d005      	beq.n	8007038 <create_name+0x314>
 800702c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007030:	f003 0303 	and.w	r3, r3, #3
 8007034:	2b03      	cmp	r3, #3
 8007036:	d105      	bne.n	8007044 <create_name+0x320>
 8007038:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800703c:	f043 0302 	orr.w	r3, r3, #2
 8007040:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8007044:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007048:	f003 0302 	and.w	r3, r3, #2
 800704c:	2b00      	cmp	r3, #0
 800704e:	d117      	bne.n	8007080 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8007050:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007054:	f003 0303 	and.w	r3, r3, #3
 8007058:	2b01      	cmp	r3, #1
 800705a:	d105      	bne.n	8007068 <create_name+0x344>
 800705c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007060:	f043 0310 	orr.w	r3, r3, #16
 8007064:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8007068:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800706c:	f003 030c 	and.w	r3, r3, #12
 8007070:	2b04      	cmp	r3, #4
 8007072:	d105      	bne.n	8007080 <create_name+0x35c>
 8007074:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007078:	f043 0308 	orr.w	r3, r3, #8
 800707c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8007086:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800708a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800708c:	4618      	mov	r0, r3
 800708e:	3728      	adds	r7, #40	@ 0x28
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b086      	sub	sp, #24
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80070a8:	e002      	b.n	80070b0 <follow_path+0x1c>
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	3301      	adds	r3, #1
 80070ae:	603b      	str	r3, [r7, #0]
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	2b2f      	cmp	r3, #47	@ 0x2f
 80070b6:	d0f8      	beq.n	80070aa <follow_path+0x16>
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	2b5c      	cmp	r3, #92	@ 0x5c
 80070be:	d0f4      	beq.n	80070aa <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	2200      	movs	r2, #0
 80070c4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	2b1f      	cmp	r3, #31
 80070cc:	d80a      	bhi.n	80070e4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2280      	movs	r2, #128	@ 0x80
 80070d2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80070d6:	2100      	movs	r1, #0
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f7ff f8fe 	bl	80062da <dir_sdi>
 80070de:	4603      	mov	r3, r0
 80070e0:	75fb      	strb	r3, [r7, #23]
 80070e2:	e048      	b.n	8007176 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80070e4:	463b      	mov	r3, r7
 80070e6:	4619      	mov	r1, r3
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f7ff fe1b 	bl	8006d24 <create_name>
 80070ee:	4603      	mov	r3, r0
 80070f0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80070f2:	7dfb      	ldrb	r3, [r7, #23]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d139      	bne.n	800716c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f7ff fc5a 	bl	80069b2 <dir_find>
 80070fe:	4603      	mov	r3, r0
 8007100:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007108:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800710a:	7dfb      	ldrb	r3, [r7, #23]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d00a      	beq.n	8007126 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007110:	7dfb      	ldrb	r3, [r7, #23]
 8007112:	2b04      	cmp	r3, #4
 8007114:	d12c      	bne.n	8007170 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007116:	7afb      	ldrb	r3, [r7, #11]
 8007118:	f003 0304 	and.w	r3, r3, #4
 800711c:	2b00      	cmp	r3, #0
 800711e:	d127      	bne.n	8007170 <follow_path+0xdc>
 8007120:	2305      	movs	r3, #5
 8007122:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007124:	e024      	b.n	8007170 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007126:	7afb      	ldrb	r3, [r7, #11]
 8007128:	f003 0304 	and.w	r3, r3, #4
 800712c:	2b00      	cmp	r3, #0
 800712e:	d121      	bne.n	8007174 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	799b      	ldrb	r3, [r3, #6]
 8007134:	f003 0310 	and.w	r3, r3, #16
 8007138:	2b00      	cmp	r3, #0
 800713a:	d102      	bne.n	8007142 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800713c:	2305      	movs	r3, #5
 800713e:	75fb      	strb	r3, [r7, #23]
 8007140:	e019      	b.n	8007176 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	695b      	ldr	r3, [r3, #20]
 800714c:	68fa      	ldr	r2, [r7, #12]
 800714e:	8992      	ldrh	r2, [r2, #12]
 8007150:	fbb3 f0f2 	udiv	r0, r3, r2
 8007154:	fb00 f202 	mul.w	r2, r0, r2
 8007158:	1a9b      	subs	r3, r3, r2
 800715a:	440b      	add	r3, r1
 800715c:	4619      	mov	r1, r3
 800715e:	68f8      	ldr	r0, [r7, #12]
 8007160:	f7ff fa61 	bl	8006626 <ld_clust>
 8007164:	4602      	mov	r2, r0
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800716a:	e7bb      	b.n	80070e4 <follow_path+0x50>
			if (res != FR_OK) break;
 800716c:	bf00      	nop
 800716e:	e002      	b.n	8007176 <follow_path+0xe2>
				break;
 8007170:	bf00      	nop
 8007172:	e000      	b.n	8007176 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007174:	bf00      	nop
			}
		}
	}

	return res;
 8007176:	7dfb      	ldrb	r3, [r7, #23]
}
 8007178:	4618      	mov	r0, r3
 800717a:	3718      	adds	r7, #24
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}

08007180 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007180:	b480      	push	{r7}
 8007182:	b087      	sub	sp, #28
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007188:	f04f 33ff 	mov.w	r3, #4294967295
 800718c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d031      	beq.n	80071fa <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	617b      	str	r3, [r7, #20]
 800719c:	e002      	b.n	80071a4 <get_ldnumber+0x24>
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	3301      	adds	r3, #1
 80071a2:	617b      	str	r3, [r7, #20]
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	2b1f      	cmp	r3, #31
 80071aa:	d903      	bls.n	80071b4 <get_ldnumber+0x34>
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	781b      	ldrb	r3, [r3, #0]
 80071b0:	2b3a      	cmp	r3, #58	@ 0x3a
 80071b2:	d1f4      	bne.n	800719e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	781b      	ldrb	r3, [r3, #0]
 80071b8:	2b3a      	cmp	r3, #58	@ 0x3a
 80071ba:	d11c      	bne.n	80071f6 <get_ldnumber+0x76>
			tp = *path;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	1c5a      	adds	r2, r3, #1
 80071c6:	60fa      	str	r2, [r7, #12]
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	3b30      	subs	r3, #48	@ 0x30
 80071cc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	2b09      	cmp	r3, #9
 80071d2:	d80e      	bhi.n	80071f2 <get_ldnumber+0x72>
 80071d4:	68fa      	ldr	r2, [r7, #12]
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	429a      	cmp	r2, r3
 80071da:	d10a      	bne.n	80071f2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d107      	bne.n	80071f2 <get_ldnumber+0x72>
					vol = (int)i;
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	3301      	adds	r3, #1
 80071ea:	617b      	str	r3, [r7, #20]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	697a      	ldr	r2, [r7, #20]
 80071f0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	e002      	b.n	80071fc <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80071f6:	2300      	movs	r3, #0
 80071f8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80071fa:	693b      	ldr	r3, [r7, #16]
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	371c      	adds	r7, #28
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b082      	sub	sp, #8
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	70da      	strb	r2, [r3, #3]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f04f 32ff 	mov.w	r2, #4294967295
 800721e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007220:	6839      	ldr	r1, [r7, #0]
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f7fe fc7a 	bl	8005b1c <move_window>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d001      	beq.n	8007232 <check_fs+0x2a>
 800722e:	2304      	movs	r3, #4
 8007230:	e038      	b.n	80072a4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	3338      	adds	r3, #56	@ 0x38
 8007236:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800723a:	4618      	mov	r0, r3
 800723c:	f7fe f9bc 	bl	80055b8 <ld_word>
 8007240:	4603      	mov	r3, r0
 8007242:	461a      	mov	r2, r3
 8007244:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8007248:	429a      	cmp	r2, r3
 800724a:	d001      	beq.n	8007250 <check_fs+0x48>
 800724c:	2303      	movs	r3, #3
 800724e:	e029      	b.n	80072a4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007256:	2be9      	cmp	r3, #233	@ 0xe9
 8007258:	d009      	beq.n	800726e <check_fs+0x66>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007260:	2beb      	cmp	r3, #235	@ 0xeb
 8007262:	d11e      	bne.n	80072a2 <check_fs+0x9a>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800726a:	2b90      	cmp	r3, #144	@ 0x90
 800726c:	d119      	bne.n	80072a2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	3338      	adds	r3, #56	@ 0x38
 8007272:	3336      	adds	r3, #54	@ 0x36
 8007274:	4618      	mov	r0, r3
 8007276:	f7fe f9b8 	bl	80055ea <ld_dword>
 800727a:	4603      	mov	r3, r0
 800727c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007280:	4a0a      	ldr	r2, [pc, #40]	@ (80072ac <check_fs+0xa4>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d101      	bne.n	800728a <check_fs+0x82>
 8007286:	2300      	movs	r3, #0
 8007288:	e00c      	b.n	80072a4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	3338      	adds	r3, #56	@ 0x38
 800728e:	3352      	adds	r3, #82	@ 0x52
 8007290:	4618      	mov	r0, r3
 8007292:	f7fe f9aa 	bl	80055ea <ld_dword>
 8007296:	4603      	mov	r3, r0
 8007298:	4a05      	ldr	r2, [pc, #20]	@ (80072b0 <check_fs+0xa8>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d101      	bne.n	80072a2 <check_fs+0x9a>
 800729e:	2300      	movs	r3, #0
 80072a0:	e000      	b.n	80072a4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80072a2:	2302      	movs	r3, #2
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3708      	adds	r7, #8
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}
 80072ac:	00544146 	.word	0x00544146
 80072b0:	33544146 	.word	0x33544146

080072b4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b096      	sub	sp, #88	@ 0x58
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	60b9      	str	r1, [r7, #8]
 80072be:	4613      	mov	r3, r2
 80072c0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	2200      	movs	r2, #0
 80072c6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80072c8:	68f8      	ldr	r0, [r7, #12]
 80072ca:	f7ff ff59 	bl	8007180 <get_ldnumber>
 80072ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80072d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	da01      	bge.n	80072da <find_volume+0x26>
 80072d6:	230b      	movs	r3, #11
 80072d8:	e265      	b.n	80077a6 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80072da:	4a9f      	ldr	r2, [pc, #636]	@ (8007558 <find_volume+0x2a4>)
 80072dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072e2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80072e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d101      	bne.n	80072ee <find_volume+0x3a>
 80072ea:	230c      	movs	r3, #12
 80072ec:	e25b      	b.n	80077a6 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80072f2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80072f4:	79fb      	ldrb	r3, [r7, #7]
 80072f6:	f023 0301 	bic.w	r3, r3, #1
 80072fa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80072fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072fe:	781b      	ldrb	r3, [r3, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d01a      	beq.n	800733a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8007304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007306:	785b      	ldrb	r3, [r3, #1]
 8007308:	4618      	mov	r0, r3
 800730a:	f7fe f8b7 	bl	800547c <disk_status>
 800730e:	4603      	mov	r3, r0
 8007310:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007314:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007318:	f003 0301 	and.w	r3, r3, #1
 800731c:	2b00      	cmp	r3, #0
 800731e:	d10c      	bne.n	800733a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007320:	79fb      	ldrb	r3, [r7, #7]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d007      	beq.n	8007336 <find_volume+0x82>
 8007326:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800732a:	f003 0304 	and.w	r3, r3, #4
 800732e:	2b00      	cmp	r3, #0
 8007330:	d001      	beq.n	8007336 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8007332:	230a      	movs	r3, #10
 8007334:	e237      	b.n	80077a6 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8007336:	2300      	movs	r3, #0
 8007338:	e235      	b.n	80077a6 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800733a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800733c:	2200      	movs	r2, #0
 800733e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007342:	b2da      	uxtb	r2, r3
 8007344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007346:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800734a:	785b      	ldrb	r3, [r3, #1]
 800734c:	4618      	mov	r0, r3
 800734e:	f7fe f8af 	bl	80054b0 <disk_initialize>
 8007352:	4603      	mov	r3, r0
 8007354:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007358:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800735c:	f003 0301 	and.w	r3, r3, #1
 8007360:	2b00      	cmp	r3, #0
 8007362:	d001      	beq.n	8007368 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007364:	2303      	movs	r3, #3
 8007366:	e21e      	b.n	80077a6 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007368:	79fb      	ldrb	r3, [r7, #7]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d007      	beq.n	800737e <find_volume+0xca>
 800736e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007372:	f003 0304 	and.w	r3, r3, #4
 8007376:	2b00      	cmp	r3, #0
 8007378:	d001      	beq.n	800737e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800737a:	230a      	movs	r3, #10
 800737c:	e213      	b.n	80077a6 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800737e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007380:	7858      	ldrb	r0, [r3, #1]
 8007382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007384:	330c      	adds	r3, #12
 8007386:	461a      	mov	r2, r3
 8007388:	2102      	movs	r1, #2
 800738a:	f7fe f8f7 	bl	800557c <disk_ioctl>
 800738e:	4603      	mov	r3, r0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d001      	beq.n	8007398 <find_volume+0xe4>
 8007394:	2301      	movs	r3, #1
 8007396:	e206      	b.n	80077a6 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8007398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800739a:	899b      	ldrh	r3, [r3, #12]
 800739c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073a0:	d80d      	bhi.n	80073be <find_volume+0x10a>
 80073a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a4:	899b      	ldrh	r3, [r3, #12]
 80073a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073aa:	d308      	bcc.n	80073be <find_volume+0x10a>
 80073ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ae:	899b      	ldrh	r3, [r3, #12]
 80073b0:	461a      	mov	r2, r3
 80073b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073b4:	899b      	ldrh	r3, [r3, #12]
 80073b6:	3b01      	subs	r3, #1
 80073b8:	4013      	ands	r3, r2
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d001      	beq.n	80073c2 <find_volume+0x10e>
 80073be:	2301      	movs	r3, #1
 80073c0:	e1f1      	b.n	80077a6 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80073c2:	2300      	movs	r3, #0
 80073c4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80073c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80073c8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80073ca:	f7ff ff1d 	bl	8007208 <check_fs>
 80073ce:	4603      	mov	r3, r0
 80073d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80073d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80073d8:	2b02      	cmp	r3, #2
 80073da:	d149      	bne.n	8007470 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80073dc:	2300      	movs	r3, #0
 80073de:	643b      	str	r3, [r7, #64]	@ 0x40
 80073e0:	e01e      	b.n	8007420 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80073e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e4:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80073e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073ea:	011b      	lsls	r3, r3, #4
 80073ec:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80073f0:	4413      	add	r3, r2
 80073f2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80073f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f6:	3304      	adds	r3, #4
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d006      	beq.n	800740c <find_volume+0x158>
 80073fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007400:	3308      	adds	r3, #8
 8007402:	4618      	mov	r0, r3
 8007404:	f7fe f8f1 	bl	80055ea <ld_dword>
 8007408:	4602      	mov	r2, r0
 800740a:	e000      	b.n	800740e <find_volume+0x15a>
 800740c:	2200      	movs	r2, #0
 800740e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	3358      	adds	r3, #88	@ 0x58
 8007414:	443b      	add	r3, r7
 8007416:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800741a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800741c:	3301      	adds	r3, #1
 800741e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007422:	2b03      	cmp	r3, #3
 8007424:	d9dd      	bls.n	80073e2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007426:	2300      	movs	r3, #0
 8007428:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800742a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800742c:	2b00      	cmp	r3, #0
 800742e:	d002      	beq.n	8007436 <find_volume+0x182>
 8007430:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007432:	3b01      	subs	r3, #1
 8007434:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8007436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	3358      	adds	r3, #88	@ 0x58
 800743c:	443b      	add	r3, r7
 800743e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007442:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007444:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007446:	2b00      	cmp	r3, #0
 8007448:	d005      	beq.n	8007456 <find_volume+0x1a2>
 800744a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800744c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800744e:	f7ff fedb 	bl	8007208 <check_fs>
 8007452:	4603      	mov	r3, r0
 8007454:	e000      	b.n	8007458 <find_volume+0x1a4>
 8007456:	2303      	movs	r3, #3
 8007458:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800745c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007460:	2b01      	cmp	r3, #1
 8007462:	d905      	bls.n	8007470 <find_volume+0x1bc>
 8007464:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007466:	3301      	adds	r3, #1
 8007468:	643b      	str	r3, [r7, #64]	@ 0x40
 800746a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800746c:	2b03      	cmp	r3, #3
 800746e:	d9e2      	bls.n	8007436 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007470:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007474:	2b04      	cmp	r3, #4
 8007476:	d101      	bne.n	800747c <find_volume+0x1c8>
 8007478:	2301      	movs	r3, #1
 800747a:	e194      	b.n	80077a6 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800747c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007480:	2b01      	cmp	r3, #1
 8007482:	d901      	bls.n	8007488 <find_volume+0x1d4>
 8007484:	230d      	movs	r3, #13
 8007486:	e18e      	b.n	80077a6 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800748a:	3338      	adds	r3, #56	@ 0x38
 800748c:	330b      	adds	r3, #11
 800748e:	4618      	mov	r0, r3
 8007490:	f7fe f892 	bl	80055b8 <ld_word>
 8007494:	4603      	mov	r3, r0
 8007496:	461a      	mov	r2, r3
 8007498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800749a:	899b      	ldrh	r3, [r3, #12]
 800749c:	429a      	cmp	r2, r3
 800749e:	d001      	beq.n	80074a4 <find_volume+0x1f0>
 80074a0:	230d      	movs	r3, #13
 80074a2:	e180      	b.n	80077a6 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80074a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074a6:	3338      	adds	r3, #56	@ 0x38
 80074a8:	3316      	adds	r3, #22
 80074aa:	4618      	mov	r0, r3
 80074ac:	f7fe f884 	bl	80055b8 <ld_word>
 80074b0:	4603      	mov	r3, r0
 80074b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80074b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d106      	bne.n	80074c8 <find_volume+0x214>
 80074ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074bc:	3338      	adds	r3, #56	@ 0x38
 80074be:	3324      	adds	r3, #36	@ 0x24
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7fe f892 	bl	80055ea <ld_dword>
 80074c6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80074c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80074cc:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80074ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80074d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80074d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074da:	789b      	ldrb	r3, [r3, #2]
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d005      	beq.n	80074ec <find_volume+0x238>
 80074e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e2:	789b      	ldrb	r3, [r3, #2]
 80074e4:	2b02      	cmp	r3, #2
 80074e6:	d001      	beq.n	80074ec <find_volume+0x238>
 80074e8:	230d      	movs	r3, #13
 80074ea:	e15c      	b.n	80077a6 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80074ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ee:	789b      	ldrb	r3, [r3, #2]
 80074f0:	461a      	mov	r2, r3
 80074f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074f4:	fb02 f303 	mul.w	r3, r2, r3
 80074f8:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80074fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007500:	461a      	mov	r2, r3
 8007502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007504:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8007506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007508:	895b      	ldrh	r3, [r3, #10]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d008      	beq.n	8007520 <find_volume+0x26c>
 800750e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007510:	895b      	ldrh	r3, [r3, #10]
 8007512:	461a      	mov	r2, r3
 8007514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007516:	895b      	ldrh	r3, [r3, #10]
 8007518:	3b01      	subs	r3, #1
 800751a:	4013      	ands	r3, r2
 800751c:	2b00      	cmp	r3, #0
 800751e:	d001      	beq.n	8007524 <find_volume+0x270>
 8007520:	230d      	movs	r3, #13
 8007522:	e140      	b.n	80077a6 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007526:	3338      	adds	r3, #56	@ 0x38
 8007528:	3311      	adds	r3, #17
 800752a:	4618      	mov	r0, r3
 800752c:	f7fe f844 	bl	80055b8 <ld_word>
 8007530:	4603      	mov	r3, r0
 8007532:	461a      	mov	r2, r3
 8007534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007536:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800753a:	891b      	ldrh	r3, [r3, #8]
 800753c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800753e:	8992      	ldrh	r2, [r2, #12]
 8007540:	0952      	lsrs	r2, r2, #5
 8007542:	b292      	uxth	r2, r2
 8007544:	fbb3 f1f2 	udiv	r1, r3, r2
 8007548:	fb01 f202 	mul.w	r2, r1, r2
 800754c:	1a9b      	subs	r3, r3, r2
 800754e:	b29b      	uxth	r3, r3
 8007550:	2b00      	cmp	r3, #0
 8007552:	d003      	beq.n	800755c <find_volume+0x2a8>
 8007554:	230d      	movs	r3, #13
 8007556:	e126      	b.n	80077a6 <find_volume+0x4f2>
 8007558:	20000310 	.word	0x20000310

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800755c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800755e:	3338      	adds	r3, #56	@ 0x38
 8007560:	3313      	adds	r3, #19
 8007562:	4618      	mov	r0, r3
 8007564:	f7fe f828 	bl	80055b8 <ld_word>
 8007568:	4603      	mov	r3, r0
 800756a:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800756c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800756e:	2b00      	cmp	r3, #0
 8007570:	d106      	bne.n	8007580 <find_volume+0x2cc>
 8007572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007574:	3338      	adds	r3, #56	@ 0x38
 8007576:	3320      	adds	r3, #32
 8007578:	4618      	mov	r0, r3
 800757a:	f7fe f836 	bl	80055ea <ld_dword>
 800757e:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8007580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007582:	3338      	adds	r3, #56	@ 0x38
 8007584:	330e      	adds	r3, #14
 8007586:	4618      	mov	r0, r3
 8007588:	f7fe f816 	bl	80055b8 <ld_word>
 800758c:	4603      	mov	r3, r0
 800758e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8007590:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007592:	2b00      	cmp	r3, #0
 8007594:	d101      	bne.n	800759a <find_volume+0x2e6>
 8007596:	230d      	movs	r3, #13
 8007598:	e105      	b.n	80077a6 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800759a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800759c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800759e:	4413      	add	r3, r2
 80075a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075a2:	8911      	ldrh	r1, [r2, #8]
 80075a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075a6:	8992      	ldrh	r2, [r2, #12]
 80075a8:	0952      	lsrs	r2, r2, #5
 80075aa:	b292      	uxth	r2, r2
 80075ac:	fbb1 f2f2 	udiv	r2, r1, r2
 80075b0:	b292      	uxth	r2, r2
 80075b2:	4413      	add	r3, r2
 80075b4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80075b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d201      	bcs.n	80075c2 <find_volume+0x30e>
 80075be:	230d      	movs	r3, #13
 80075c0:	e0f1      	b.n	80077a6 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80075c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c6:	1ad3      	subs	r3, r2, r3
 80075c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075ca:	8952      	ldrh	r2, [r2, #10]
 80075cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80075d0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80075d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d101      	bne.n	80075dc <find_volume+0x328>
 80075d8:	230d      	movs	r3, #13
 80075da:	e0e4      	b.n	80077a6 <find_volume+0x4f2>
		fmt = FS_FAT32;
 80075dc:	2303      	movs	r3, #3
 80075de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80075e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e4:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d802      	bhi.n	80075f2 <find_volume+0x33e>
 80075ec:	2302      	movs	r3, #2
 80075ee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80075f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f4:	f640 72f5 	movw	r2, #4085	@ 0xff5
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d802      	bhi.n	8007602 <find_volume+0x34e>
 80075fc:	2301      	movs	r3, #1
 80075fe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007604:	1c9a      	adds	r2, r3, #2
 8007606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007608:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800760a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800760c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800760e:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007610:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007612:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007614:	441a      	add	r2, r3
 8007616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007618:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800761a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800761c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800761e:	441a      	add	r2, r3
 8007620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007622:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8007624:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007628:	2b03      	cmp	r3, #3
 800762a:	d11e      	bne.n	800766a <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800762c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762e:	3338      	adds	r3, #56	@ 0x38
 8007630:	332a      	adds	r3, #42	@ 0x2a
 8007632:	4618      	mov	r0, r3
 8007634:	f7fd ffc0 	bl	80055b8 <ld_word>
 8007638:	4603      	mov	r3, r0
 800763a:	2b00      	cmp	r3, #0
 800763c:	d001      	beq.n	8007642 <find_volume+0x38e>
 800763e:	230d      	movs	r3, #13
 8007640:	e0b1      	b.n	80077a6 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8007642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007644:	891b      	ldrh	r3, [r3, #8]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d001      	beq.n	800764e <find_volume+0x39a>
 800764a:	230d      	movs	r3, #13
 800764c:	e0ab      	b.n	80077a6 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800764e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007650:	3338      	adds	r3, #56	@ 0x38
 8007652:	332c      	adds	r3, #44	@ 0x2c
 8007654:	4618      	mov	r0, r3
 8007656:	f7fd ffc8 	bl	80055ea <ld_dword>
 800765a:	4602      	mov	r2, r0
 800765c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800765e:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8007660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007662:	69db      	ldr	r3, [r3, #28]
 8007664:	009b      	lsls	r3, r3, #2
 8007666:	647b      	str	r3, [r7, #68]	@ 0x44
 8007668:	e01f      	b.n	80076aa <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800766a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800766c:	891b      	ldrh	r3, [r3, #8]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d101      	bne.n	8007676 <find_volume+0x3c2>
 8007672:	230d      	movs	r3, #13
 8007674:	e097      	b.n	80077a6 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007678:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800767a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800767c:	441a      	add	r2, r3
 800767e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007680:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8007682:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007686:	2b02      	cmp	r3, #2
 8007688:	d103      	bne.n	8007692 <find_volume+0x3de>
 800768a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800768c:	69db      	ldr	r3, [r3, #28]
 800768e:	005b      	lsls	r3, r3, #1
 8007690:	e00a      	b.n	80076a8 <find_volume+0x3f4>
 8007692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007694:	69da      	ldr	r2, [r3, #28]
 8007696:	4613      	mov	r3, r2
 8007698:	005b      	lsls	r3, r3, #1
 800769a:	4413      	add	r3, r2
 800769c:	085a      	lsrs	r2, r3, #1
 800769e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076a0:	69db      	ldr	r3, [r3, #28]
 80076a2:	f003 0301 	and.w	r3, r3, #1
 80076a6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80076a8:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80076aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ac:	6a1a      	ldr	r2, [r3, #32]
 80076ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b0:	899b      	ldrh	r3, [r3, #12]
 80076b2:	4619      	mov	r1, r3
 80076b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076b6:	440b      	add	r3, r1
 80076b8:	3b01      	subs	r3, #1
 80076ba:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80076bc:	8989      	ldrh	r1, [r1, #12]
 80076be:	fbb3 f3f1 	udiv	r3, r3, r1
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d201      	bcs.n	80076ca <find_volume+0x416>
 80076c6:	230d      	movs	r3, #13
 80076c8:	e06d      	b.n	80077a6 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80076ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076cc:	f04f 32ff 	mov.w	r2, #4294967295
 80076d0:	619a      	str	r2, [r3, #24]
 80076d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d4:	699a      	ldr	r2, [r3, #24]
 80076d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80076da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076dc:	2280      	movs	r2, #128	@ 0x80
 80076de:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80076e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80076e4:	2b03      	cmp	r3, #3
 80076e6:	d149      	bne.n	800777c <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80076e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ea:	3338      	adds	r3, #56	@ 0x38
 80076ec:	3330      	adds	r3, #48	@ 0x30
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7fd ff62 	bl	80055b8 <ld_word>
 80076f4:	4603      	mov	r3, r0
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	d140      	bne.n	800777c <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 80076fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076fc:	3301      	adds	r3, #1
 80076fe:	4619      	mov	r1, r3
 8007700:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007702:	f7fe fa0b 	bl	8005b1c <move_window>
 8007706:	4603      	mov	r3, r0
 8007708:	2b00      	cmp	r3, #0
 800770a:	d137      	bne.n	800777c <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800770c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800770e:	2200      	movs	r2, #0
 8007710:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007714:	3338      	adds	r3, #56	@ 0x38
 8007716:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800771a:	4618      	mov	r0, r3
 800771c:	f7fd ff4c 	bl	80055b8 <ld_word>
 8007720:	4603      	mov	r3, r0
 8007722:	461a      	mov	r2, r3
 8007724:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8007728:	429a      	cmp	r2, r3
 800772a:	d127      	bne.n	800777c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800772c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800772e:	3338      	adds	r3, #56	@ 0x38
 8007730:	4618      	mov	r0, r3
 8007732:	f7fd ff5a 	bl	80055ea <ld_dword>
 8007736:	4603      	mov	r3, r0
 8007738:	4a1d      	ldr	r2, [pc, #116]	@ (80077b0 <find_volume+0x4fc>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d11e      	bne.n	800777c <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800773e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007740:	3338      	adds	r3, #56	@ 0x38
 8007742:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007746:	4618      	mov	r0, r3
 8007748:	f7fd ff4f 	bl	80055ea <ld_dword>
 800774c:	4603      	mov	r3, r0
 800774e:	4a19      	ldr	r2, [pc, #100]	@ (80077b4 <find_volume+0x500>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d113      	bne.n	800777c <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007756:	3338      	adds	r3, #56	@ 0x38
 8007758:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800775c:	4618      	mov	r0, r3
 800775e:	f7fd ff44 	bl	80055ea <ld_dword>
 8007762:	4602      	mov	r2, r0
 8007764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007766:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800776a:	3338      	adds	r3, #56	@ 0x38
 800776c:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8007770:	4618      	mov	r0, r3
 8007772:	f7fd ff3a 	bl	80055ea <ld_dword>
 8007776:	4602      	mov	r2, r0
 8007778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800777a:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800777c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800777e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8007782:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007784:	4b0c      	ldr	r3, [pc, #48]	@ (80077b8 <find_volume+0x504>)
 8007786:	881b      	ldrh	r3, [r3, #0]
 8007788:	3301      	adds	r3, #1
 800778a:	b29a      	uxth	r2, r3
 800778c:	4b0a      	ldr	r3, [pc, #40]	@ (80077b8 <find_volume+0x504>)
 800778e:	801a      	strh	r2, [r3, #0]
 8007790:	4b09      	ldr	r3, [pc, #36]	@ (80077b8 <find_volume+0x504>)
 8007792:	881a      	ldrh	r2, [r3, #0]
 8007794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007796:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8007798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800779a:	4a08      	ldr	r2, [pc, #32]	@ (80077bc <find_volume+0x508>)
 800779c:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800779e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80077a0:	f7fe f954 	bl	8005a4c <clear_lock>
#endif
	return FR_OK;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3758      	adds	r7, #88	@ 0x58
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
 80077ae:	bf00      	nop
 80077b0:	41615252 	.word	0x41615252
 80077b4:	61417272 	.word	0x61417272
 80077b8:	20000314 	.word	0x20000314
 80077bc:	20000338 	.word	0x20000338

080077c0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b084      	sub	sp, #16
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80077ca:	2309      	movs	r3, #9
 80077cc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d01c      	beq.n	800780e <validate+0x4e>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d018      	beq.n	800780e <validate+0x4e>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d013      	beq.n	800780e <validate+0x4e>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	889a      	ldrh	r2, [r3, #4]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	88db      	ldrh	r3, [r3, #6]
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d10c      	bne.n	800780e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	785b      	ldrb	r3, [r3, #1]
 80077fa:	4618      	mov	r0, r3
 80077fc:	f7fd fe3e 	bl	800547c <disk_status>
 8007800:	4603      	mov	r3, r0
 8007802:	f003 0301 	and.w	r3, r3, #1
 8007806:	2b00      	cmp	r3, #0
 8007808:	d101      	bne.n	800780e <validate+0x4e>
			res = FR_OK;
 800780a:	2300      	movs	r3, #0
 800780c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800780e:	7bfb      	ldrb	r3, [r7, #15]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d102      	bne.n	800781a <validate+0x5a>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	e000      	b.n	800781c <validate+0x5c>
 800781a:	2300      	movs	r3, #0
 800781c:	683a      	ldr	r2, [r7, #0]
 800781e:	6013      	str	r3, [r2, #0]
	return res;
 8007820:	7bfb      	ldrb	r3, [r7, #15]
}
 8007822:	4618      	mov	r0, r3
 8007824:	3710      	adds	r7, #16
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
	...

0800782c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b088      	sub	sp, #32
 8007830:	af00      	add	r7, sp, #0
 8007832:	60f8      	str	r0, [r7, #12]
 8007834:	60b9      	str	r1, [r7, #8]
 8007836:	4613      	mov	r3, r2
 8007838:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800783e:	f107 0310 	add.w	r3, r7, #16
 8007842:	4618      	mov	r0, r3
 8007844:	f7ff fc9c 	bl	8007180 <get_ldnumber>
 8007848:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	2b00      	cmp	r3, #0
 800784e:	da01      	bge.n	8007854 <f_mount+0x28>
 8007850:	230b      	movs	r3, #11
 8007852:	e02b      	b.n	80078ac <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007854:	4a17      	ldr	r2, [pc, #92]	@ (80078b4 <f_mount+0x88>)
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800785c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d005      	beq.n	8007870 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007864:	69b8      	ldr	r0, [r7, #24]
 8007866:	f7fe f8f1 	bl	8005a4c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800786a:	69bb      	ldr	r3, [r7, #24]
 800786c:	2200      	movs	r2, #0
 800786e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d002      	beq.n	800787c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2200      	movs	r2, #0
 800787a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800787c:	68fa      	ldr	r2, [r7, #12]
 800787e:	490d      	ldr	r1, [pc, #52]	@ (80078b4 <f_mount+0x88>)
 8007880:	69fb      	ldr	r3, [r7, #28]
 8007882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d002      	beq.n	8007892 <f_mount+0x66>
 800788c:	79fb      	ldrb	r3, [r7, #7]
 800788e:	2b01      	cmp	r3, #1
 8007890:	d001      	beq.n	8007896 <f_mount+0x6a>
 8007892:	2300      	movs	r3, #0
 8007894:	e00a      	b.n	80078ac <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007896:	f107 010c 	add.w	r1, r7, #12
 800789a:	f107 0308 	add.w	r3, r7, #8
 800789e:	2200      	movs	r2, #0
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7ff fd07 	bl	80072b4 <find_volume>
 80078a6:	4603      	mov	r3, r0
 80078a8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80078aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3720      	adds	r7, #32
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	20000310 	.word	0x20000310

080078b8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b09a      	sub	sp, #104	@ 0x68
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	4613      	mov	r3, r2
 80078c4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d101      	bne.n	80078d0 <f_open+0x18>
 80078cc:	2309      	movs	r3, #9
 80078ce:	e1b7      	b.n	8007c40 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80078d0:	79fb      	ldrb	r3, [r7, #7]
 80078d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80078d6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80078d8:	79fa      	ldrb	r2, [r7, #7]
 80078da:	f107 0114 	add.w	r1, r7, #20
 80078de:	f107 0308 	add.w	r3, r7, #8
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7ff fce6 	bl	80072b4 <find_volume>
 80078e8:	4603      	mov	r3, r0
 80078ea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80078ee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	f040 819b 	bne.w	8007c2e <f_open+0x376>
		dj.obj.fs = fs;
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80078fc:	68ba      	ldr	r2, [r7, #8]
 80078fe:	f107 0318 	add.w	r3, r7, #24
 8007902:	4611      	mov	r1, r2
 8007904:	4618      	mov	r0, r3
 8007906:	f7ff fbc5 	bl	8007094 <follow_path>
 800790a:	4603      	mov	r3, r0
 800790c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007910:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007914:	2b00      	cmp	r3, #0
 8007916:	d118      	bne.n	800794a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007918:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800791c:	b25b      	sxtb	r3, r3
 800791e:	2b00      	cmp	r3, #0
 8007920:	da03      	bge.n	800792a <f_open+0x72>
				res = FR_INVALID_NAME;
 8007922:	2306      	movs	r3, #6
 8007924:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007928:	e00f      	b.n	800794a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800792a:	79fb      	ldrb	r3, [r7, #7]
 800792c:	2b01      	cmp	r3, #1
 800792e:	bf8c      	ite	hi
 8007930:	2301      	movhi	r3, #1
 8007932:	2300      	movls	r3, #0
 8007934:	b2db      	uxtb	r3, r3
 8007936:	461a      	mov	r2, r3
 8007938:	f107 0318 	add.w	r3, r7, #24
 800793c:	4611      	mov	r1, r2
 800793e:	4618      	mov	r0, r3
 8007940:	f7fd ff3c 	bl	80057bc <chk_lock>
 8007944:	4603      	mov	r3, r0
 8007946:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800794a:	79fb      	ldrb	r3, [r7, #7]
 800794c:	f003 031c 	and.w	r3, r3, #28
 8007950:	2b00      	cmp	r3, #0
 8007952:	d07f      	beq.n	8007a54 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8007954:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007958:	2b00      	cmp	r3, #0
 800795a:	d017      	beq.n	800798c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800795c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007960:	2b04      	cmp	r3, #4
 8007962:	d10e      	bne.n	8007982 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007964:	f7fd ff86 	bl	8005874 <enq_lock>
 8007968:	4603      	mov	r3, r0
 800796a:	2b00      	cmp	r3, #0
 800796c:	d006      	beq.n	800797c <f_open+0xc4>
 800796e:	f107 0318 	add.w	r3, r7, #24
 8007972:	4618      	mov	r0, r3
 8007974:	f7ff f8de 	bl	8006b34 <dir_register>
 8007978:	4603      	mov	r3, r0
 800797a:	e000      	b.n	800797e <f_open+0xc6>
 800797c:	2312      	movs	r3, #18
 800797e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007982:	79fb      	ldrb	r3, [r7, #7]
 8007984:	f043 0308 	orr.w	r3, r3, #8
 8007988:	71fb      	strb	r3, [r7, #7]
 800798a:	e010      	b.n	80079ae <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800798c:	7fbb      	ldrb	r3, [r7, #30]
 800798e:	f003 0311 	and.w	r3, r3, #17
 8007992:	2b00      	cmp	r3, #0
 8007994:	d003      	beq.n	800799e <f_open+0xe6>
					res = FR_DENIED;
 8007996:	2307      	movs	r3, #7
 8007998:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800799c:	e007      	b.n	80079ae <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800799e:	79fb      	ldrb	r3, [r7, #7]
 80079a0:	f003 0304 	and.w	r3, r3, #4
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d002      	beq.n	80079ae <f_open+0xf6>
 80079a8:	2308      	movs	r3, #8
 80079aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80079ae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d168      	bne.n	8007a88 <f_open+0x1d0>
 80079b6:	79fb      	ldrb	r3, [r7, #7]
 80079b8:	f003 0308 	and.w	r3, r3, #8
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d063      	beq.n	8007a88 <f_open+0x1d0>
				dw = GET_FATTIME();
 80079c0:	f7fd fcfc 	bl	80053bc <get_fattime>
 80079c4:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80079c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c8:	330e      	adds	r3, #14
 80079ca:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80079cc:	4618      	mov	r0, r3
 80079ce:	f7fd fe4a 	bl	8005666 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80079d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079d4:	3316      	adds	r3, #22
 80079d6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80079d8:	4618      	mov	r0, r3
 80079da:	f7fd fe44 	bl	8005666 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80079de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079e0:	330b      	adds	r3, #11
 80079e2:	2220      	movs	r2, #32
 80079e4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80079ea:	4611      	mov	r1, r2
 80079ec:	4618      	mov	r0, r3
 80079ee:	f7fe fe1a 	bl	8006626 <ld_clust>
 80079f2:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80079f8:	2200      	movs	r2, #0
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7fe fe32 	bl	8006664 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8007a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a02:	331c      	adds	r3, #28
 8007a04:	2100      	movs	r1, #0
 8007a06:	4618      	mov	r0, r3
 8007a08:	f7fd fe2d 	bl	8005666 <st_dword>
					fs->wflag = 1;
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007a12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d037      	beq.n	8007a88 <f_open+0x1d0>
						dw = fs->winsect;
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a1c:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8007a1e:	f107 0318 	add.w	r3, r7, #24
 8007a22:	2200      	movs	r2, #0
 8007a24:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7fe fb22 	bl	8006070 <remove_chain>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8007a32:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d126      	bne.n	8007a88 <f_open+0x1d0>
							res = move_window(fs, dw);
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7fe f86c 	bl	8005b1c <move_window>
 8007a44:	4603      	mov	r3, r0
 8007a46:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007a4e:	3a01      	subs	r2, #1
 8007a50:	615a      	str	r2, [r3, #20]
 8007a52:	e019      	b.n	8007a88 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007a54:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d115      	bne.n	8007a88 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007a5c:	7fbb      	ldrb	r3, [r7, #30]
 8007a5e:	f003 0310 	and.w	r3, r3, #16
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d003      	beq.n	8007a6e <f_open+0x1b6>
					res = FR_NO_FILE;
 8007a66:	2304      	movs	r3, #4
 8007a68:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007a6c:	e00c      	b.n	8007a88 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007a6e:	79fb      	ldrb	r3, [r7, #7]
 8007a70:	f003 0302 	and.w	r3, r3, #2
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d007      	beq.n	8007a88 <f_open+0x1d0>
 8007a78:	7fbb      	ldrb	r3, [r7, #30]
 8007a7a:	f003 0301 	and.w	r3, r3, #1
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d002      	beq.n	8007a88 <f_open+0x1d0>
						res = FR_DENIED;
 8007a82:	2307      	movs	r3, #7
 8007a84:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8007a88:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d126      	bne.n	8007ade <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007a90:	79fb      	ldrb	r3, [r7, #7]
 8007a92:	f003 0308 	and.w	r3, r3, #8
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d003      	beq.n	8007aa2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8007a9a:	79fb      	ldrb	r3, [r7, #7]
 8007a9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aa0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8007aaa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007ab0:	79fb      	ldrb	r3, [r7, #7]
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	bf8c      	ite	hi
 8007ab6:	2301      	movhi	r3, #1
 8007ab8:	2300      	movls	r3, #0
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	461a      	mov	r2, r3
 8007abe:	f107 0318 	add.w	r3, r7, #24
 8007ac2:	4611      	mov	r1, r2
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f7fd fef7 	bl	80058b8 <inc_lock>
 8007aca:	4602      	mov	r2, r0
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	691b      	ldr	r3, [r3, #16]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d102      	bne.n	8007ade <f_open+0x226>
 8007ad8:	2302      	movs	r3, #2
 8007ada:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007ade:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f040 80a3 	bne.w	8007c2e <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007aec:	4611      	mov	r1, r2
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7fe fd99 	bl	8006626 <ld_clust>
 8007af4:	4602      	mov	r2, r0
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007afc:	331c      	adds	r3, #28
 8007afe:	4618      	mov	r0, r3
 8007b00:	f7fd fd73 	bl	80055ea <ld_dword>
 8007b04:	4602      	mov	r2, r0
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007b10:	697a      	ldr	r2, [r7, #20]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	88da      	ldrh	r2, [r3, #6]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	79fa      	ldrb	r2, [r7, #7]
 8007b22:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2200      	movs	r2, #0
 8007b28:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2200      	movs	r2, #0
 8007b34:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	3330      	adds	r3, #48	@ 0x30
 8007b3a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007b3e:	2100      	movs	r1, #0
 8007b40:	4618      	mov	r0, r3
 8007b42:	f7fd fddd 	bl	8005700 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007b46:	79fb      	ldrb	r3, [r7, #7]
 8007b48:	f003 0320 	and.w	r3, r3, #32
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d06e      	beq.n	8007c2e <f_open+0x376>
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	68db      	ldr	r3, [r3, #12]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d06a      	beq.n	8007c2e <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	68da      	ldr	r2, [r3, #12]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	895b      	ldrh	r3, [r3, #10]
 8007b64:	461a      	mov	r2, r3
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	899b      	ldrh	r3, [r3, #12]
 8007b6a:	fb02 f303 	mul.w	r3, r2, r3
 8007b6e:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b7c:	e016      	b.n	8007bac <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007b82:	4618      	mov	r0, r3
 8007b84:	f7fe f887 	bl	8005c96 <get_fat>
 8007b88:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8007b8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d802      	bhi.n	8007b96 <f_open+0x2de>
 8007b90:	2302      	movs	r3, #2
 8007b92:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007b96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b9c:	d102      	bne.n	8007ba4 <f_open+0x2ec>
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007ba4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007ba6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ba8:	1ad3      	subs	r3, r2, r3
 8007baa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bac:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d103      	bne.n	8007bbc <f_open+0x304>
 8007bb4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007bb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d8e0      	bhi.n	8007b7e <f_open+0x2c6>
				}
				fp->clust = clst;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007bc0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007bc2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d131      	bne.n	8007c2e <f_open+0x376>
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	899b      	ldrh	r3, [r3, #12]
 8007bce:	461a      	mov	r2, r3
 8007bd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bd2:	fbb3 f1f2 	udiv	r1, r3, r2
 8007bd6:	fb01 f202 	mul.w	r2, r1, r2
 8007bda:	1a9b      	subs	r3, r3, r2
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d026      	beq.n	8007c2e <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007be4:	4618      	mov	r0, r3
 8007be6:	f7fe f837 	bl	8005c58 <clust2sect>
 8007bea:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8007bec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d103      	bne.n	8007bfa <f_open+0x342>
						res = FR_INT_ERR;
 8007bf2:	2302      	movs	r3, #2
 8007bf4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007bf8:	e019      	b.n	8007c2e <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	899b      	ldrh	r3, [r3, #12]
 8007bfe:	461a      	mov	r2, r3
 8007c00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c02:	fbb3 f2f2 	udiv	r2, r3, r2
 8007c06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c08:	441a      	add	r2, r3
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	7858      	ldrb	r0, [r3, #1]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6a1a      	ldr	r2, [r3, #32]
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	f7fd fc6d 	bl	80054fc <disk_read>
 8007c22:	4603      	mov	r3, r0
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d002      	beq.n	8007c2e <f_open+0x376>
 8007c28:	2301      	movs	r3, #1
 8007c2a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007c2e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d002      	beq.n	8007c3c <f_open+0x384>
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007c3c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3768      	adds	r7, #104	@ 0x68
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b08e      	sub	sp, #56	@ 0x38
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	607a      	str	r2, [r7, #4]
 8007c54:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f107 0214 	add.w	r2, r7, #20
 8007c66:	4611      	mov	r1, r2
 8007c68:	4618      	mov	r0, r3
 8007c6a:	f7ff fda9 	bl	80077c0 <validate>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007c74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d107      	bne.n	8007c8c <f_read+0x44>
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	7d5b      	ldrb	r3, [r3, #21]
 8007c80:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8007c84:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d002      	beq.n	8007c92 <f_read+0x4a>
 8007c8c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007c90:	e135      	b.n	8007efe <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	7d1b      	ldrb	r3, [r3, #20]
 8007c96:	f003 0301 	and.w	r3, r3, #1
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d101      	bne.n	8007ca2 <f_read+0x5a>
 8007c9e:	2307      	movs	r3, #7
 8007ca0:	e12d      	b.n	8007efe <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	68da      	ldr	r2, [r3, #12]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	699b      	ldr	r3, [r3, #24]
 8007caa:	1ad3      	subs	r3, r2, r3
 8007cac:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	6a3b      	ldr	r3, [r7, #32]
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	f240 811e 	bls.w	8007ef4 <f_read+0x2ac>
 8007cb8:	6a3b      	ldr	r3, [r7, #32]
 8007cba:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8007cbc:	e11a      	b.n	8007ef4 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	699b      	ldr	r3, [r3, #24]
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	8992      	ldrh	r2, [r2, #12]
 8007cc6:	fbb3 f1f2 	udiv	r1, r3, r2
 8007cca:	fb01 f202 	mul.w	r2, r1, r2
 8007cce:	1a9b      	subs	r3, r3, r2
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f040 80d5 	bne.w	8007e80 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	699b      	ldr	r3, [r3, #24]
 8007cda:	697a      	ldr	r2, [r7, #20]
 8007cdc:	8992      	ldrh	r2, [r2, #12]
 8007cde:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ce2:	697a      	ldr	r2, [r7, #20]
 8007ce4:	8952      	ldrh	r2, [r2, #10]
 8007ce6:	3a01      	subs	r2, #1
 8007ce8:	4013      	ands	r3, r2
 8007cea:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8007cec:	69fb      	ldr	r3, [r7, #28]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d12f      	bne.n	8007d52 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	699b      	ldr	r3, [r3, #24]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d103      	bne.n	8007d02 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d00:	e013      	b.n	8007d2a <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d007      	beq.n	8007d1a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	699b      	ldr	r3, [r3, #24]
 8007d0e:	4619      	mov	r1, r3
 8007d10:	68f8      	ldr	r0, [r7, #12]
 8007d12:	f7fe faaa 	bl	800626a <clmt_clust>
 8007d16:	6338      	str	r0, [r7, #48]	@ 0x30
 8007d18:	e007      	b.n	8007d2a <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	69db      	ldr	r3, [r3, #28]
 8007d20:	4619      	mov	r1, r3
 8007d22:	4610      	mov	r0, r2
 8007d24:	f7fd ffb7 	bl	8005c96 <get_fat>
 8007d28:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8007d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d804      	bhi.n	8007d3a <f_read+0xf2>
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2202      	movs	r2, #2
 8007d34:	755a      	strb	r2, [r3, #21]
 8007d36:	2302      	movs	r3, #2
 8007d38:	e0e1      	b.n	8007efe <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d40:	d104      	bne.n	8007d4c <f_read+0x104>
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2201      	movs	r2, #1
 8007d46:	755a      	strb	r2, [r3, #21]
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e0d8      	b.n	8007efe <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d50:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007d52:	697a      	ldr	r2, [r7, #20]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	69db      	ldr	r3, [r3, #28]
 8007d58:	4619      	mov	r1, r3
 8007d5a:	4610      	mov	r0, r2
 8007d5c:	f7fd ff7c 	bl	8005c58 <clust2sect>
 8007d60:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007d62:	69bb      	ldr	r3, [r7, #24]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d104      	bne.n	8007d72 <f_read+0x12a>
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2202      	movs	r2, #2
 8007d6c:	755a      	strb	r2, [r3, #21]
 8007d6e:	2302      	movs	r3, #2
 8007d70:	e0c5      	b.n	8007efe <f_read+0x2b6>
			sect += csect;
 8007d72:	69ba      	ldr	r2, [r7, #24]
 8007d74:	69fb      	ldr	r3, [r7, #28]
 8007d76:	4413      	add	r3, r2
 8007d78:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	899b      	ldrh	r3, [r3, #12]
 8007d7e:	461a      	mov	r2, r3
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d86:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d041      	beq.n	8007e12 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007d8e:	69fa      	ldr	r2, [r7, #28]
 8007d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d92:	4413      	add	r3, r2
 8007d94:	697a      	ldr	r2, [r7, #20]
 8007d96:	8952      	ldrh	r2, [r2, #10]
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d905      	bls.n	8007da8 <f_read+0x160>
					cc = fs->csize - csect;
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	895b      	ldrh	r3, [r3, #10]
 8007da0:	461a      	mov	r2, r3
 8007da2:	69fb      	ldr	r3, [r7, #28]
 8007da4:	1ad3      	subs	r3, r2, r3
 8007da6:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	7858      	ldrb	r0, [r3, #1]
 8007dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dae:	69ba      	ldr	r2, [r7, #24]
 8007db0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007db2:	f7fd fba3 	bl	80054fc <disk_read>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d004      	beq.n	8007dc6 <f_read+0x17e>
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	755a      	strb	r2, [r3, #21]
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	e09b      	b.n	8007efe <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	7d1b      	ldrb	r3, [r3, #20]
 8007dca:	b25b      	sxtb	r3, r3
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	da18      	bge.n	8007e02 <f_read+0x1ba>
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	6a1a      	ldr	r2, [r3, #32]
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	1ad3      	subs	r3, r2, r3
 8007dd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d911      	bls.n	8007e02 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6a1a      	ldr	r2, [r3, #32]
 8007de2:	69bb      	ldr	r3, [r7, #24]
 8007de4:	1ad3      	subs	r3, r2, r3
 8007de6:	697a      	ldr	r2, [r7, #20]
 8007de8:	8992      	ldrh	r2, [r2, #12]
 8007dea:	fb02 f303 	mul.w	r3, r2, r3
 8007dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007df0:	18d0      	adds	r0, r2, r3
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	899b      	ldrh	r3, [r3, #12]
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	f7fd fc5e 	bl	80056be <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	899b      	ldrh	r3, [r3, #12]
 8007e06:	461a      	mov	r2, r3
 8007e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e0a:	fb02 f303 	mul.w	r3, r2, r3
 8007e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8007e10:	e05c      	b.n	8007ecc <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	6a1b      	ldr	r3, [r3, #32]
 8007e16:	69ba      	ldr	r2, [r7, #24]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d02e      	beq.n	8007e7a <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	7d1b      	ldrb	r3, [r3, #20]
 8007e20:	b25b      	sxtb	r3, r3
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	da18      	bge.n	8007e58 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	7858      	ldrb	r0, [r3, #1]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	6a1a      	ldr	r2, [r3, #32]
 8007e34:	2301      	movs	r3, #1
 8007e36:	f7fd fb81 	bl	800553c <disk_write>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d004      	beq.n	8007e4a <f_read+0x202>
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2201      	movs	r2, #1
 8007e44:	755a      	strb	r2, [r3, #21]
 8007e46:	2301      	movs	r3, #1
 8007e48:	e059      	b.n	8007efe <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	7d1b      	ldrb	r3, [r3, #20]
 8007e4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e52:	b2da      	uxtb	r2, r3
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	7858      	ldrb	r0, [r3, #1]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007e62:	2301      	movs	r3, #1
 8007e64:	69ba      	ldr	r2, [r7, #24]
 8007e66:	f7fd fb49 	bl	80054fc <disk_read>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d004      	beq.n	8007e7a <f_read+0x232>
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2201      	movs	r2, #1
 8007e74:	755a      	strb	r2, [r3, #21]
 8007e76:	2301      	movs	r3, #1
 8007e78:	e041      	b.n	8007efe <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	69ba      	ldr	r2, [r7, #24]
 8007e7e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	899b      	ldrh	r3, [r3, #12]
 8007e84:	4618      	mov	r0, r3
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	699b      	ldr	r3, [r3, #24]
 8007e8a:	697a      	ldr	r2, [r7, #20]
 8007e8c:	8992      	ldrh	r2, [r2, #12]
 8007e8e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007e92:	fb01 f202 	mul.w	r2, r1, r2
 8007e96:	1a9b      	subs	r3, r3, r2
 8007e98:	1ac3      	subs	r3, r0, r3
 8007e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8007e9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	429a      	cmp	r2, r3
 8007ea2:	d901      	bls.n	8007ea8 <f_read+0x260>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	699b      	ldr	r3, [r3, #24]
 8007eb2:	697a      	ldr	r2, [r7, #20]
 8007eb4:	8992      	ldrh	r2, [r2, #12]
 8007eb6:	fbb3 f0f2 	udiv	r0, r3, r2
 8007eba:	fb00 f202 	mul.w	r2, r0, r2
 8007ebe:	1a9b      	subs	r3, r3, r2
 8007ec0:	440b      	add	r3, r1
 8007ec2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007ec8:	f7fd fbf9 	bl	80056be <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ed0:	4413      	add	r3, r2
 8007ed2:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	699a      	ldr	r2, [r3, #24]
 8007ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eda:	441a      	add	r2, r3
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	619a      	str	r2, [r3, #24]
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ee6:	441a      	add	r2, r3
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	601a      	str	r2, [r3, #0]
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef0:	1ad3      	subs	r3, r2, r3
 8007ef2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	f47f aee1 	bne.w	8007cbe <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8007efc:	2300      	movs	r3, #0
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3738      	adds	r7, #56	@ 0x38
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}

08007f06 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007f06:	b580      	push	{r7, lr}
 8007f08:	b08c      	sub	sp, #48	@ 0x30
 8007f0a:	af00      	add	r7, sp, #0
 8007f0c:	60f8      	str	r0, [r7, #12]
 8007f0e:	60b9      	str	r1, [r7, #8]
 8007f10:	607a      	str	r2, [r7, #4]
 8007f12:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f107 0210 	add.w	r2, r7, #16
 8007f24:	4611      	mov	r1, r2
 8007f26:	4618      	mov	r0, r3
 8007f28:	f7ff fc4a 	bl	80077c0 <validate>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007f32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d107      	bne.n	8007f4a <f_write+0x44>
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	7d5b      	ldrb	r3, [r3, #21]
 8007f3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007f42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d002      	beq.n	8007f50 <f_write+0x4a>
 8007f4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f4e:	e16a      	b.n	8008226 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	7d1b      	ldrb	r3, [r3, #20]
 8007f54:	f003 0302 	and.w	r3, r3, #2
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d101      	bne.n	8007f60 <f_write+0x5a>
 8007f5c:	2307      	movs	r3, #7
 8007f5e:	e162      	b.n	8008226 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	699a      	ldr	r2, [r3, #24]
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	441a      	add	r2, r3
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	699b      	ldr	r3, [r3, #24]
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	f080 814c 	bcs.w	800820a <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	699b      	ldr	r3, [r3, #24]
 8007f76:	43db      	mvns	r3, r3
 8007f78:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007f7a:	e146      	b.n	800820a <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	699b      	ldr	r3, [r3, #24]
 8007f80:	693a      	ldr	r2, [r7, #16]
 8007f82:	8992      	ldrh	r2, [r2, #12]
 8007f84:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f88:	fb01 f202 	mul.w	r2, r1, r2
 8007f8c:	1a9b      	subs	r3, r3, r2
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	f040 80f1 	bne.w	8008176 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	699b      	ldr	r3, [r3, #24]
 8007f98:	693a      	ldr	r2, [r7, #16]
 8007f9a:	8992      	ldrh	r2, [r2, #12]
 8007f9c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fa0:	693a      	ldr	r2, [r7, #16]
 8007fa2:	8952      	ldrh	r2, [r2, #10]
 8007fa4:	3a01      	subs	r2, #1
 8007fa6:	4013      	ands	r3, r2
 8007fa8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007faa:	69bb      	ldr	r3, [r7, #24]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d143      	bne.n	8008038 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	699b      	ldr	r3, [r3, #24]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d10c      	bne.n	8007fd2 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d11a      	bne.n	8007ffa <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2100      	movs	r1, #0
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f7fe f8b6 	bl	800613a <create_chain>
 8007fce:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007fd0:	e013      	b.n	8007ffa <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d007      	beq.n	8007fea <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	699b      	ldr	r3, [r3, #24]
 8007fde:	4619      	mov	r1, r3
 8007fe0:	68f8      	ldr	r0, [r7, #12]
 8007fe2:	f7fe f942 	bl	800626a <clmt_clust>
 8007fe6:	62b8      	str	r0, [r7, #40]	@ 0x28
 8007fe8:	e007      	b.n	8007ffa <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007fea:	68fa      	ldr	r2, [r7, #12]
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	69db      	ldr	r3, [r3, #28]
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	4610      	mov	r0, r2
 8007ff4:	f7fe f8a1 	bl	800613a <create_chain>
 8007ff8:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	f000 8109 	beq.w	8008214 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008004:	2b01      	cmp	r3, #1
 8008006:	d104      	bne.n	8008012 <f_write+0x10c>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2202      	movs	r2, #2
 800800c:	755a      	strb	r2, [r3, #21]
 800800e:	2302      	movs	r3, #2
 8008010:	e109      	b.n	8008226 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008018:	d104      	bne.n	8008024 <f_write+0x11e>
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2201      	movs	r2, #1
 800801e:	755a      	strb	r2, [r3, #21]
 8008020:	2301      	movs	r3, #1
 8008022:	e100      	b.n	8008226 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008028:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d102      	bne.n	8008038 <f_write+0x132>
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008036:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	7d1b      	ldrb	r3, [r3, #20]
 800803c:	b25b      	sxtb	r3, r3
 800803e:	2b00      	cmp	r3, #0
 8008040:	da18      	bge.n	8008074 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	7858      	ldrb	r0, [r3, #1]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6a1a      	ldr	r2, [r3, #32]
 8008050:	2301      	movs	r3, #1
 8008052:	f7fd fa73 	bl	800553c <disk_write>
 8008056:	4603      	mov	r3, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	d004      	beq.n	8008066 <f_write+0x160>
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	2201      	movs	r2, #1
 8008060:	755a      	strb	r2, [r3, #21]
 8008062:	2301      	movs	r3, #1
 8008064:	e0df      	b.n	8008226 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	7d1b      	ldrb	r3, [r3, #20]
 800806a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800806e:	b2da      	uxtb	r2, r3
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008074:	693a      	ldr	r2, [r7, #16]
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	69db      	ldr	r3, [r3, #28]
 800807a:	4619      	mov	r1, r3
 800807c:	4610      	mov	r0, r2
 800807e:	f7fd fdeb 	bl	8005c58 <clust2sect>
 8008082:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d104      	bne.n	8008094 <f_write+0x18e>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2202      	movs	r2, #2
 800808e:	755a      	strb	r2, [r3, #21]
 8008090:	2302      	movs	r3, #2
 8008092:	e0c8      	b.n	8008226 <f_write+0x320>
			sect += csect;
 8008094:	697a      	ldr	r2, [r7, #20]
 8008096:	69bb      	ldr	r3, [r7, #24]
 8008098:	4413      	add	r3, r2
 800809a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	899b      	ldrh	r3, [r3, #12]
 80080a0:	461a      	mov	r2, r3
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80080a8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80080aa:	6a3b      	ldr	r3, [r7, #32]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d043      	beq.n	8008138 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80080b0:	69ba      	ldr	r2, [r7, #24]
 80080b2:	6a3b      	ldr	r3, [r7, #32]
 80080b4:	4413      	add	r3, r2
 80080b6:	693a      	ldr	r2, [r7, #16]
 80080b8:	8952      	ldrh	r2, [r2, #10]
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d905      	bls.n	80080ca <f_write+0x1c4>
					cc = fs->csize - csect;
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	895b      	ldrh	r3, [r3, #10]
 80080c2:	461a      	mov	r2, r3
 80080c4:	69bb      	ldr	r3, [r7, #24]
 80080c6:	1ad3      	subs	r3, r2, r3
 80080c8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	7858      	ldrb	r0, [r3, #1]
 80080ce:	6a3b      	ldr	r3, [r7, #32]
 80080d0:	697a      	ldr	r2, [r7, #20]
 80080d2:	69f9      	ldr	r1, [r7, #28]
 80080d4:	f7fd fa32 	bl	800553c <disk_write>
 80080d8:	4603      	mov	r3, r0
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d004      	beq.n	80080e8 <f_write+0x1e2>
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2201      	movs	r2, #1
 80080e2:	755a      	strb	r2, [r3, #21]
 80080e4:	2301      	movs	r3, #1
 80080e6:	e09e      	b.n	8008226 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	6a1a      	ldr	r2, [r3, #32]
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	1ad3      	subs	r3, r2, r3
 80080f0:	6a3a      	ldr	r2, [r7, #32]
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d918      	bls.n	8008128 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	6a1a      	ldr	r2, [r3, #32]
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	1ad3      	subs	r3, r2, r3
 8008104:	693a      	ldr	r2, [r7, #16]
 8008106:	8992      	ldrh	r2, [r2, #12]
 8008108:	fb02 f303 	mul.w	r3, r2, r3
 800810c:	69fa      	ldr	r2, [r7, #28]
 800810e:	18d1      	adds	r1, r2, r3
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	899b      	ldrh	r3, [r3, #12]
 8008114:	461a      	mov	r2, r3
 8008116:	f7fd fad2 	bl	80056be <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	7d1b      	ldrb	r3, [r3, #20]
 800811e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008122:	b2da      	uxtb	r2, r3
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	899b      	ldrh	r3, [r3, #12]
 800812c:	461a      	mov	r2, r3
 800812e:	6a3b      	ldr	r3, [r7, #32]
 8008130:	fb02 f303 	mul.w	r3, r2, r3
 8008134:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8008136:	e04b      	b.n	80081d0 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6a1b      	ldr	r3, [r3, #32]
 800813c:	697a      	ldr	r2, [r7, #20]
 800813e:	429a      	cmp	r2, r3
 8008140:	d016      	beq.n	8008170 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	699a      	ldr	r2, [r3, #24]
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800814a:	429a      	cmp	r2, r3
 800814c:	d210      	bcs.n	8008170 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	7858      	ldrb	r0, [r3, #1]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008158:	2301      	movs	r3, #1
 800815a:	697a      	ldr	r2, [r7, #20]
 800815c:	f7fd f9ce 	bl	80054fc <disk_read>
 8008160:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8008162:	2b00      	cmp	r3, #0
 8008164:	d004      	beq.n	8008170 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2201      	movs	r2, #1
 800816a:	755a      	strb	r2, [r3, #21]
 800816c:	2301      	movs	r3, #1
 800816e:	e05a      	b.n	8008226 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	697a      	ldr	r2, [r7, #20]
 8008174:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	899b      	ldrh	r3, [r3, #12]
 800817a:	4618      	mov	r0, r3
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	699b      	ldr	r3, [r3, #24]
 8008180:	693a      	ldr	r2, [r7, #16]
 8008182:	8992      	ldrh	r2, [r2, #12]
 8008184:	fbb3 f1f2 	udiv	r1, r3, r2
 8008188:	fb01 f202 	mul.w	r2, r1, r2
 800818c:	1a9b      	subs	r3, r3, r2
 800818e:	1ac3      	subs	r3, r0, r3
 8008190:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8008192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	429a      	cmp	r2, r3
 8008198:	d901      	bls.n	800819e <f_write+0x298>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	699b      	ldr	r3, [r3, #24]
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	8992      	ldrh	r2, [r2, #12]
 80081ac:	fbb3 f0f2 	udiv	r0, r3, r2
 80081b0:	fb00 f202 	mul.w	r2, r0, r2
 80081b4:	1a9b      	subs	r3, r3, r2
 80081b6:	440b      	add	r3, r1
 80081b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081ba:	69f9      	ldr	r1, [r7, #28]
 80081bc:	4618      	mov	r0, r3
 80081be:	f7fd fa7e 	bl	80056be <mem_cpy>
		fp->flag |= FA_DIRTY;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	7d1b      	ldrb	r3, [r3, #20]
 80081c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80081ca:	b2da      	uxtb	r2, r3
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80081d0:	69fa      	ldr	r2, [r7, #28]
 80081d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081d4:	4413      	add	r3, r2
 80081d6:	61fb      	str	r3, [r7, #28]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	699a      	ldr	r2, [r3, #24]
 80081dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081de:	441a      	add	r2, r3
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	619a      	str	r2, [r3, #24]
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	68da      	ldr	r2, [r3, #12]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	699b      	ldr	r3, [r3, #24]
 80081ec:	429a      	cmp	r2, r3
 80081ee:	bf38      	it	cc
 80081f0:	461a      	movcc	r2, r3
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	60da      	str	r2, [r3, #12]
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	681a      	ldr	r2, [r3, #0]
 80081fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fc:	441a      	add	r2, r3
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	601a      	str	r2, [r3, #0]
 8008202:	687a      	ldr	r2, [r7, #4]
 8008204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008206:	1ad3      	subs	r3, r2, r3
 8008208:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2b00      	cmp	r3, #0
 800820e:	f47f aeb5 	bne.w	8007f7c <f_write+0x76>
 8008212:	e000      	b.n	8008216 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008214:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	7d1b      	ldrb	r3, [r3, #20]
 800821a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800821e:	b2da      	uxtb	r2, r3
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8008224:	2300      	movs	r3, #0
}
 8008226:	4618      	mov	r0, r3
 8008228:	3730      	adds	r7, #48	@ 0x30
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}

0800822e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800822e:	b580      	push	{r7, lr}
 8008230:	b086      	sub	sp, #24
 8008232:	af00      	add	r7, sp, #0
 8008234:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f107 0208 	add.w	r2, r7, #8
 800823c:	4611      	mov	r1, r2
 800823e:	4618      	mov	r0, r3
 8008240:	f7ff fabe 	bl	80077c0 <validate>
 8008244:	4603      	mov	r3, r0
 8008246:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008248:	7dfb      	ldrb	r3, [r7, #23]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d168      	bne.n	8008320 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	7d1b      	ldrb	r3, [r3, #20]
 8008252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008256:	2b00      	cmp	r3, #0
 8008258:	d062      	beq.n	8008320 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	7d1b      	ldrb	r3, [r3, #20]
 800825e:	b25b      	sxtb	r3, r3
 8008260:	2b00      	cmp	r3, #0
 8008262:	da15      	bge.n	8008290 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	7858      	ldrb	r0, [r3, #1]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a1a      	ldr	r2, [r3, #32]
 8008272:	2301      	movs	r3, #1
 8008274:	f7fd f962 	bl	800553c <disk_write>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	d001      	beq.n	8008282 <f_sync+0x54>
 800827e:	2301      	movs	r3, #1
 8008280:	e04f      	b.n	8008322 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	7d1b      	ldrb	r3, [r3, #20]
 8008286:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800828a:	b2da      	uxtb	r2, r3
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008290:	f7fd f894 	bl	80053bc <get_fattime>
 8008294:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008296:	68ba      	ldr	r2, [r7, #8]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800829c:	4619      	mov	r1, r3
 800829e:	4610      	mov	r0, r2
 80082a0:	f7fd fc3c 	bl	8005b1c <move_window>
 80082a4:	4603      	mov	r3, r0
 80082a6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80082a8:	7dfb      	ldrb	r3, [r7, #23]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d138      	bne.n	8008320 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	330b      	adds	r3, #11
 80082b8:	781a      	ldrb	r2, [r3, #0]
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	330b      	adds	r3, #11
 80082be:	f042 0220 	orr.w	r2, r2, #32
 80082c2:	b2d2      	uxtb	r2, r2
 80082c4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6818      	ldr	r0, [r3, #0]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	461a      	mov	r2, r3
 80082d0:	68f9      	ldr	r1, [r7, #12]
 80082d2:	f7fe f9c7 	bl	8006664 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f103 021c 	add.w	r2, r3, #28
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	4619      	mov	r1, r3
 80082e2:	4610      	mov	r0, r2
 80082e4:	f7fd f9bf 	bl	8005666 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	3316      	adds	r3, #22
 80082ec:	6939      	ldr	r1, [r7, #16]
 80082ee:	4618      	mov	r0, r3
 80082f0:	f7fd f9b9 	bl	8005666 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	3312      	adds	r3, #18
 80082f8:	2100      	movs	r1, #0
 80082fa:	4618      	mov	r0, r3
 80082fc:	f7fd f998 	bl	8005630 <st_word>
					fs->wflag = 1;
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	2201      	movs	r2, #1
 8008304:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	4618      	mov	r0, r3
 800830a:	f7fd fc35 	bl	8005b78 <sync_fs>
 800830e:	4603      	mov	r3, r0
 8008310:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	7d1b      	ldrb	r3, [r3, #20]
 8008316:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800831a:	b2da      	uxtb	r2, r3
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008320:	7dfb      	ldrb	r3, [r7, #23]
}
 8008322:	4618      	mov	r0, r3
 8008324:	3718      	adds	r7, #24
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b084      	sub	sp, #16
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f7ff ff7b 	bl	800822e <f_sync>
 8008338:	4603      	mov	r3, r0
 800833a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800833c:	7bfb      	ldrb	r3, [r7, #15]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d118      	bne.n	8008374 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f107 0208 	add.w	r2, r7, #8
 8008348:	4611      	mov	r1, r2
 800834a:	4618      	mov	r0, r3
 800834c:	f7ff fa38 	bl	80077c0 <validate>
 8008350:	4603      	mov	r3, r0
 8008352:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008354:	7bfb      	ldrb	r3, [r7, #15]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d10c      	bne.n	8008374 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	691b      	ldr	r3, [r3, #16]
 800835e:	4618      	mov	r0, r3
 8008360:	f7fd fb38 	bl	80059d4 <dec_lock>
 8008364:	4603      	mov	r3, r0
 8008366:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008368:	7bfb      	ldrb	r3, [r7, #15]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d102      	bne.n	8008374 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008374:	7bfb      	ldrb	r3, [r7, #15]
}
 8008376:	4618      	mov	r0, r3
 8008378:	3710      	adds	r7, #16
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
	...

08008380 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008380:	b480      	push	{r7}
 8008382:	b087      	sub	sp, #28
 8008384:	af00      	add	r7, sp, #0
 8008386:	60f8      	str	r0, [r7, #12]
 8008388:	60b9      	str	r1, [r7, #8]
 800838a:	4613      	mov	r3, r2
 800838c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800838e:	2301      	movs	r3, #1
 8008390:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008392:	2300      	movs	r3, #0
 8008394:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008396:	4b1f      	ldr	r3, [pc, #124]	@ (8008414 <FATFS_LinkDriverEx+0x94>)
 8008398:	7a5b      	ldrb	r3, [r3, #9]
 800839a:	b2db      	uxtb	r3, r3
 800839c:	2b00      	cmp	r3, #0
 800839e:	d131      	bne.n	8008404 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80083a0:	4b1c      	ldr	r3, [pc, #112]	@ (8008414 <FATFS_LinkDriverEx+0x94>)
 80083a2:	7a5b      	ldrb	r3, [r3, #9]
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	461a      	mov	r2, r3
 80083a8:	4b1a      	ldr	r3, [pc, #104]	@ (8008414 <FATFS_LinkDriverEx+0x94>)
 80083aa:	2100      	movs	r1, #0
 80083ac:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80083ae:	4b19      	ldr	r3, [pc, #100]	@ (8008414 <FATFS_LinkDriverEx+0x94>)
 80083b0:	7a5b      	ldrb	r3, [r3, #9]
 80083b2:	b2db      	uxtb	r3, r3
 80083b4:	4a17      	ldr	r2, [pc, #92]	@ (8008414 <FATFS_LinkDriverEx+0x94>)
 80083b6:	009b      	lsls	r3, r3, #2
 80083b8:	4413      	add	r3, r2
 80083ba:	68fa      	ldr	r2, [r7, #12]
 80083bc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80083be:	4b15      	ldr	r3, [pc, #84]	@ (8008414 <FATFS_LinkDriverEx+0x94>)
 80083c0:	7a5b      	ldrb	r3, [r3, #9]
 80083c2:	b2db      	uxtb	r3, r3
 80083c4:	461a      	mov	r2, r3
 80083c6:	4b13      	ldr	r3, [pc, #76]	@ (8008414 <FATFS_LinkDriverEx+0x94>)
 80083c8:	4413      	add	r3, r2
 80083ca:	79fa      	ldrb	r2, [r7, #7]
 80083cc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80083ce:	4b11      	ldr	r3, [pc, #68]	@ (8008414 <FATFS_LinkDriverEx+0x94>)
 80083d0:	7a5b      	ldrb	r3, [r3, #9]
 80083d2:	b2db      	uxtb	r3, r3
 80083d4:	1c5a      	adds	r2, r3, #1
 80083d6:	b2d1      	uxtb	r1, r2
 80083d8:	4a0e      	ldr	r2, [pc, #56]	@ (8008414 <FATFS_LinkDriverEx+0x94>)
 80083da:	7251      	strb	r1, [r2, #9]
 80083dc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80083de:	7dbb      	ldrb	r3, [r7, #22]
 80083e0:	3330      	adds	r3, #48	@ 0x30
 80083e2:	b2da      	uxtb	r2, r3
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	3301      	adds	r3, #1
 80083ec:	223a      	movs	r2, #58	@ 0x3a
 80083ee:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	3302      	adds	r3, #2
 80083f4:	222f      	movs	r2, #47	@ 0x2f
 80083f6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	3303      	adds	r3, #3
 80083fc:	2200      	movs	r2, #0
 80083fe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008400:	2300      	movs	r3, #0
 8008402:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008404:	7dfb      	ldrb	r3, [r7, #23]
}
 8008406:	4618      	mov	r0, r3
 8008408:	371c      	adds	r7, #28
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	20000538 	.word	0x20000538

08008418 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b082      	sub	sp, #8
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008422:	2200      	movs	r2, #0
 8008424:	6839      	ldr	r1, [r7, #0]
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f7ff ffaa 	bl	8008380 <FATFS_LinkDriverEx>
 800842c:	4603      	mov	r3, r0
}
 800842e:	4618      	mov	r0, r3
 8008430:	3708      	adds	r7, #8
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}
	...

08008438 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8008438:	b480      	push	{r7}
 800843a:	b085      	sub	sp, #20
 800843c:	af00      	add	r7, sp, #0
 800843e:	4603      	mov	r3, r0
 8008440:	6039      	str	r1, [r7, #0]
 8008442:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8008444:	88fb      	ldrh	r3, [r7, #6]
 8008446:	2b7f      	cmp	r3, #127	@ 0x7f
 8008448:	d802      	bhi.n	8008450 <ff_convert+0x18>
		c = chr;
 800844a:	88fb      	ldrh	r3, [r7, #6]
 800844c:	81fb      	strh	r3, [r7, #14]
 800844e:	e025      	b.n	800849c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00b      	beq.n	800846e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8008456:	88fb      	ldrh	r3, [r7, #6]
 8008458:	2bff      	cmp	r3, #255	@ 0xff
 800845a:	d805      	bhi.n	8008468 <ff_convert+0x30>
 800845c:	88fb      	ldrh	r3, [r7, #6]
 800845e:	3b80      	subs	r3, #128	@ 0x80
 8008460:	4a12      	ldr	r2, [pc, #72]	@ (80084ac <ff_convert+0x74>)
 8008462:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008466:	e000      	b.n	800846a <ff_convert+0x32>
 8008468:	2300      	movs	r3, #0
 800846a:	81fb      	strh	r3, [r7, #14]
 800846c:	e016      	b.n	800849c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800846e:	2300      	movs	r3, #0
 8008470:	81fb      	strh	r3, [r7, #14]
 8008472:	e009      	b.n	8008488 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8008474:	89fb      	ldrh	r3, [r7, #14]
 8008476:	4a0d      	ldr	r2, [pc, #52]	@ (80084ac <ff_convert+0x74>)
 8008478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800847c:	88fa      	ldrh	r2, [r7, #6]
 800847e:	429a      	cmp	r2, r3
 8008480:	d006      	beq.n	8008490 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8008482:	89fb      	ldrh	r3, [r7, #14]
 8008484:	3301      	adds	r3, #1
 8008486:	81fb      	strh	r3, [r7, #14]
 8008488:	89fb      	ldrh	r3, [r7, #14]
 800848a:	2b7f      	cmp	r3, #127	@ 0x7f
 800848c:	d9f2      	bls.n	8008474 <ff_convert+0x3c>
 800848e:	e000      	b.n	8008492 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8008490:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8008492:	89fb      	ldrh	r3, [r7, #14]
 8008494:	3380      	adds	r3, #128	@ 0x80
 8008496:	b29b      	uxth	r3, r3
 8008498:	b2db      	uxtb	r3, r3
 800849a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800849c:	89fb      	ldrh	r3, [r7, #14]
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3714      	adds	r7, #20
 80084a2:	46bd      	mov	sp, r7
 80084a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a8:	4770      	bx	lr
 80084aa:	bf00      	nop
 80084ac:	0800beec 	.word	0x0800beec

080084b0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b087      	sub	sp, #28
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	4603      	mov	r3, r0
 80084b8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80084ba:	88fb      	ldrh	r3, [r7, #6]
 80084bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084c0:	d201      	bcs.n	80084c6 <ff_wtoupper+0x16>
 80084c2:	4b3e      	ldr	r3, [pc, #248]	@ (80085bc <ff_wtoupper+0x10c>)
 80084c4:	e000      	b.n	80084c8 <ff_wtoupper+0x18>
 80084c6:	4b3e      	ldr	r3, [pc, #248]	@ (80085c0 <ff_wtoupper+0x110>)
 80084c8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	1c9a      	adds	r2, r3, #2
 80084ce:	617a      	str	r2, [r7, #20]
 80084d0:	881b      	ldrh	r3, [r3, #0]
 80084d2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80084d4:	8a7b      	ldrh	r3, [r7, #18]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d068      	beq.n	80085ac <ff_wtoupper+0xfc>
 80084da:	88fa      	ldrh	r2, [r7, #6]
 80084dc:	8a7b      	ldrh	r3, [r7, #18]
 80084de:	429a      	cmp	r2, r3
 80084e0:	d364      	bcc.n	80085ac <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	1c9a      	adds	r2, r3, #2
 80084e6:	617a      	str	r2, [r7, #20]
 80084e8:	881b      	ldrh	r3, [r3, #0]
 80084ea:	823b      	strh	r3, [r7, #16]
 80084ec:	8a3b      	ldrh	r3, [r7, #16]
 80084ee:	0a1b      	lsrs	r3, r3, #8
 80084f0:	81fb      	strh	r3, [r7, #14]
 80084f2:	8a3b      	ldrh	r3, [r7, #16]
 80084f4:	b2db      	uxtb	r3, r3
 80084f6:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80084f8:	88fa      	ldrh	r2, [r7, #6]
 80084fa:	8a79      	ldrh	r1, [r7, #18]
 80084fc:	8a3b      	ldrh	r3, [r7, #16]
 80084fe:	440b      	add	r3, r1
 8008500:	429a      	cmp	r2, r3
 8008502:	da49      	bge.n	8008598 <ff_wtoupper+0xe8>
			switch (cmd) {
 8008504:	89fb      	ldrh	r3, [r7, #14]
 8008506:	2b08      	cmp	r3, #8
 8008508:	d84f      	bhi.n	80085aa <ff_wtoupper+0xfa>
 800850a:	a201      	add	r2, pc, #4	@ (adr r2, 8008510 <ff_wtoupper+0x60>)
 800850c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008510:	08008535 	.word	0x08008535
 8008514:	08008547 	.word	0x08008547
 8008518:	0800855d 	.word	0x0800855d
 800851c:	08008565 	.word	0x08008565
 8008520:	0800856d 	.word	0x0800856d
 8008524:	08008575 	.word	0x08008575
 8008528:	0800857d 	.word	0x0800857d
 800852c:	08008585 	.word	0x08008585
 8008530:	0800858d 	.word	0x0800858d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8008534:	88fa      	ldrh	r2, [r7, #6]
 8008536:	8a7b      	ldrh	r3, [r7, #18]
 8008538:	1ad3      	subs	r3, r2, r3
 800853a:	005b      	lsls	r3, r3, #1
 800853c:	697a      	ldr	r2, [r7, #20]
 800853e:	4413      	add	r3, r2
 8008540:	881b      	ldrh	r3, [r3, #0]
 8008542:	80fb      	strh	r3, [r7, #6]
 8008544:	e027      	b.n	8008596 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8008546:	88fa      	ldrh	r2, [r7, #6]
 8008548:	8a7b      	ldrh	r3, [r7, #18]
 800854a:	1ad3      	subs	r3, r2, r3
 800854c:	b29b      	uxth	r3, r3
 800854e:	f003 0301 	and.w	r3, r3, #1
 8008552:	b29b      	uxth	r3, r3
 8008554:	88fa      	ldrh	r2, [r7, #6]
 8008556:	1ad3      	subs	r3, r2, r3
 8008558:	80fb      	strh	r3, [r7, #6]
 800855a:	e01c      	b.n	8008596 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800855c:	88fb      	ldrh	r3, [r7, #6]
 800855e:	3b10      	subs	r3, #16
 8008560:	80fb      	strh	r3, [r7, #6]
 8008562:	e018      	b.n	8008596 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8008564:	88fb      	ldrh	r3, [r7, #6]
 8008566:	3b20      	subs	r3, #32
 8008568:	80fb      	strh	r3, [r7, #6]
 800856a:	e014      	b.n	8008596 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800856c:	88fb      	ldrh	r3, [r7, #6]
 800856e:	3b30      	subs	r3, #48	@ 0x30
 8008570:	80fb      	strh	r3, [r7, #6]
 8008572:	e010      	b.n	8008596 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8008574:	88fb      	ldrh	r3, [r7, #6]
 8008576:	3b1a      	subs	r3, #26
 8008578:	80fb      	strh	r3, [r7, #6]
 800857a:	e00c      	b.n	8008596 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800857c:	88fb      	ldrh	r3, [r7, #6]
 800857e:	3308      	adds	r3, #8
 8008580:	80fb      	strh	r3, [r7, #6]
 8008582:	e008      	b.n	8008596 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8008584:	88fb      	ldrh	r3, [r7, #6]
 8008586:	3b50      	subs	r3, #80	@ 0x50
 8008588:	80fb      	strh	r3, [r7, #6]
 800858a:	e004      	b.n	8008596 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800858c:	88fb      	ldrh	r3, [r7, #6]
 800858e:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8008592:	80fb      	strh	r3, [r7, #6]
 8008594:	bf00      	nop
			}
			break;
 8008596:	e008      	b.n	80085aa <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8008598:	89fb      	ldrh	r3, [r7, #14]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d195      	bne.n	80084ca <ff_wtoupper+0x1a>
 800859e:	8a3b      	ldrh	r3, [r7, #16]
 80085a0:	005b      	lsls	r3, r3, #1
 80085a2:	697a      	ldr	r2, [r7, #20]
 80085a4:	4413      	add	r3, r2
 80085a6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80085a8:	e78f      	b.n	80084ca <ff_wtoupper+0x1a>
			break;
 80085aa:	bf00      	nop
	}

	return chr;
 80085ac:	88fb      	ldrh	r3, [r7, #6]
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	371c      	adds	r7, #28
 80085b2:	46bd      	mov	sp, r7
 80085b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b8:	4770      	bx	lr
 80085ba:	bf00      	nop
 80085bc:	0800bfec 	.word	0x0800bfec
 80085c0:	0800c1e0 	.word	0x0800c1e0
 80085c4:	00000000 	.word	0x00000000

080085c8 <getDelayScale>:
int runListLength = 0;
int currentRunId = 0;
#define MAX_RUN_LIST 16
struct Run RunList[MAX_RUN_LIST];
uint64_t getDelayScale()
{
 80085c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80085cc:	b08a      	sub	sp, #40	@ 0x28
 80085ce:	af00      	add	r7, sp, #0
	// 80 MHz core -> derive how many TIM2 updates make 1ms
	uint64_t psc = (uint64_t)TIM2->PSC + 1U;
 80085d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80085d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085d6:	2200      	movs	r2, #0
 80085d8:	613b      	str	r3, [r7, #16]
 80085da:	617a      	str	r2, [r7, #20]
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	3301      	adds	r3, #1
 80085e0:	60bb      	str	r3, [r7, #8]
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	f143 0300 	adc.w	r3, r3, #0
 80085e8:	60fb      	str	r3, [r7, #12]
 80085ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80085ee:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t arr = (uint64_t)TIM2->ARR + 1U;
 80085f2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80085f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085f8:	2200      	movs	r2, #0
 80085fa:	4618      	mov	r0, r3
 80085fc:	4611      	mov	r1, r2
 80085fe:	1c43      	adds	r3, r0, #1
 8008600:	603b      	str	r3, [r7, #0]
 8008602:	f141 0300 	adc.w	r3, r1, #0
 8008606:	607b      	str	r3, [r7, #4]
 8008608:	e9d7 2300 	ldrd	r2, r3, [r7]
 800860c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	return 80000000UL / (1000UL * psc * arr);
 8008610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008612:	69ba      	ldr	r2, [r7, #24]
 8008614:	fb03 f202 	mul.w	r2, r3, r2
 8008618:	69fb      	ldr	r3, [r7, #28]
 800861a:	6a39      	ldr	r1, [r7, #32]
 800861c:	fb01 f303 	mul.w	r3, r1, r3
 8008620:	4413      	add	r3, r2
 8008622:	6a39      	ldr	r1, [r7, #32]
 8008624:	69ba      	ldr	r2, [r7, #24]
 8008626:	fba1 4502 	umull	r4, r5, r1, r2
 800862a:	442b      	add	r3, r5
 800862c:	461d      	mov	r5, r3
 800862e:	4622      	mov	r2, r4
 8008630:	462b      	mov	r3, r5
 8008632:	f04f 0000 	mov.w	r0, #0
 8008636:	f04f 0100 	mov.w	r1, #0
 800863a:	0159      	lsls	r1, r3, #5
 800863c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008640:	0150      	lsls	r0, r2, #5
 8008642:	4602      	mov	r2, r0
 8008644:	460b      	mov	r3, r1
 8008646:	ebb2 0804 	subs.w	r8, r2, r4
 800864a:	eb63 0905 	sbc.w	r9, r3, r5
 800864e:	f04f 0200 	mov.w	r2, #0
 8008652:	f04f 0300 	mov.w	r3, #0
 8008656:	ea4f 0389 	mov.w	r3, r9, lsl #2
 800865a:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 800865e:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8008662:	4690      	mov	r8, r2
 8008664:	4699      	mov	r9, r3
 8008666:	eb18 0a04 	adds.w	sl, r8, r4
 800866a:	eb49 0b05 	adc.w	fp, r9, r5
 800866e:	f04f 0200 	mov.w	r2, #0
 8008672:	f04f 0300 	mov.w	r3, #0
 8008676:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800867a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800867e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008682:	4692      	mov	sl, r2
 8008684:	469b      	mov	fp, r3
 8008686:	4652      	mov	r2, sl
 8008688:	465b      	mov	r3, fp
 800868a:	a107      	add	r1, pc, #28	@ (adr r1, 80086a8 <getDelayScale+0xe0>)
 800868c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008690:	f7f8 fa82 	bl	8000b98 <__aeabi_uldivmod>
 8008694:	4602      	mov	r2, r0
 8008696:	460b      	mov	r3, r1
}
 8008698:	4610      	mov	r0, r2
 800869a:	4619      	mov	r1, r3
 800869c:	3728      	adds	r7, #40	@ 0x28
 800869e:	46bd      	mov	sp, r7
 80086a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80086a4:	f3af 8000 	nop.w
 80086a8:	04c4b400 	.word	0x04c4b400
 80086ac:	00000000 	.word	0x00000000

080086b0 <timeoutCallback>:
bool timeoutCallback()
{
 80086b0:	b480      	push	{r7}
 80086b2:	af00      	add	r7, sp, #0
	return true;
 80086b4:	2301      	movs	r3, #1
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <Delay_TIM_2_Callback>:
uint32_t time = 0;
void Delay_TIM_2_Callback()
{
 80086c0:	b5b0      	push	{r4, r5, r7, lr}
 80086c2:	b082      	sub	sp, #8
 80086c4:	af00      	add	r7, sp, #0
	if (++time < getDelayScale())
 80086c6:	4b29      	ldr	r3, [pc, #164]	@ (800876c <Delay_TIM_2_Callback+0xac>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	3301      	adds	r3, #1
 80086cc:	4a27      	ldr	r2, [pc, #156]	@ (800876c <Delay_TIM_2_Callback+0xac>)
 80086ce:	6013      	str	r3, [r2, #0]
 80086d0:	4b26      	ldr	r3, [pc, #152]	@ (800876c <Delay_TIM_2_Callback+0xac>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2200      	movs	r2, #0
 80086d6:	461c      	mov	r4, r3
 80086d8:	4615      	mov	r5, r2
 80086da:	f7ff ff75 	bl	80085c8 <getDelayScale>
 80086de:	4602      	mov	r2, r0
 80086e0:	460b      	mov	r3, r1
 80086e2:	4294      	cmp	r4, r2
 80086e4:	eb75 0303 	sbcs.w	r3, r5, r3
 80086e8:	d33c      	bcc.n	8008764 <Delay_TIM_2_Callback+0xa4>
		return;
	// LCD_WriteData('a');
	time = 0;
 80086ea:	4b20      	ldr	r3, [pc, #128]	@ (800876c <Delay_TIM_2_Callback+0xac>)
 80086ec:	2200      	movs	r2, #0
 80086ee:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < runListLength;)
 80086f0:	2300      	movs	r3, #0
 80086f2:	607b      	str	r3, [r7, #4]
 80086f4:	e030      	b.n	8008758 <Delay_TIM_2_Callback+0x98>
	{
		struct Run *run = &RunList[i];
 80086f6:	687a      	ldr	r2, [r7, #4]
 80086f8:	4613      	mov	r3, r2
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	4413      	add	r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	4a1b      	ldr	r2, [pc, #108]	@ (8008770 <Delay_TIM_2_Callback+0xb0>)
 8008702:	4413      	add	r3, r2
 8008704:	603b      	str	r3, [r7, #0]
		if (--run->_delayLeft <= 0)
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	1e5a      	subs	r2, r3, #1
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	609a      	str	r2, [r3, #8]
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	2b00      	cmp	r3, #0
 8008716:	dc1c      	bgt.n	8008752 <Delay_TIM_2_Callback+0x92>
		{
			run->_delayLeft = run->delay;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	461a      	mov	r2, r3
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	609a      	str	r2, [r3, #8]
			if (run->callback != NULL)
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	68db      	ldr	r3, [r3, #12]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d002      	beq.n	8008730 <Delay_TIM_2_Callback+0x70>
				run->callback();
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	68db      	ldr	r3, [r3, #12]
 800872e:	4798      	blx	r3
			if (run->UntilCheckCallback != NULL && run->UntilCheckCallback())
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	691b      	ldr	r3, [r3, #16]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d00c      	beq.n	8008752 <Delay_TIM_2_Callback+0x92>
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	691b      	ldr	r3, [r3, #16]
 800873c:	4798      	blx	r3
 800873e:	4603      	mov	r3, r0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d006      	beq.n	8008752 <Delay_TIM_2_Callback+0x92>
			{
				removeRunFromList(run->id, i);
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	6879      	ldr	r1, [r7, #4]
 800874a:	4618      	mov	r0, r3
 800874c:	f000 f852 	bl	80087f4 <removeRunFromList>
				continue;
 8008750:	e002      	b.n	8008758 <Delay_TIM_2_Callback+0x98>
			}
		}
		++i;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	3301      	adds	r3, #1
 8008756:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < runListLength;)
 8008758:	4b06      	ldr	r3, [pc, #24]	@ (8008774 <Delay_TIM_2_Callback+0xb4>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	687a      	ldr	r2, [r7, #4]
 800875e:	429a      	cmp	r2, r3
 8008760:	dbc9      	blt.n	80086f6 <Delay_TIM_2_Callback+0x36>
 8008762:	e000      	b.n	8008766 <Delay_TIM_2_Callback+0xa6>
		return;
 8008764:	bf00      	nop
	}
}
 8008766:	3708      	adds	r7, #8
 8008768:	46bd      	mov	sp, r7
 800876a:	bdb0      	pop	{r4, r5, r7, pc}
 800876c:	2000068c 	.word	0x2000068c
 8008770:	2000054c 	.word	0x2000054c
 8008774:	20000544 	.word	0x20000544

08008778 <runInterval>:
int runInterval(OnTimeCallback callback, uint32_t delay)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b082      	sub	sp, #8
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
 8008780:	6039      	str	r1, [r7, #0]
	return queueRun(callback, delay, NULL);
 8008782:	2200      	movs	r2, #0
 8008784:	6839      	ldr	r1, [r7, #0]
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f000 f898 	bl	80088bc <queueRun>
 800878c:	4603      	mov	r3, r0
}
 800878e:	4618      	mov	r0, r3
 8008790:	3708      	adds	r7, #8
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}
	...

08008798 <runTimeout>:
int runTimeout(OnTimeCallback callback, uint32_t delay)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b082      	sub	sp, #8
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
 80087a0:	6039      	str	r1, [r7, #0]
	return queueRun(callback, delay, timeoutCallback);
 80087a2:	4a05      	ldr	r2, [pc, #20]	@ (80087b8 <runTimeout+0x20>)
 80087a4:	6839      	ldr	r1, [r7, #0]
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 f888 	bl	80088bc <queueRun>
 80087ac:	4603      	mov	r3, r0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3708      	adds	r7, #8
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}
 80087b6:	bf00      	nop
 80087b8:	080086b1 	.word	0x080086b1

080087bc <getNullRun>:
int runIntervalUntil(UntilCheckCallback UntilCheckCallback, OnTimeCallback callback, uint32_t delay)
{
	return queueRun(callback, delay, UntilCheckCallback);
}
struct Run getNullRun()
{
 80087bc:	b4b0      	push	{r4, r5, r7}
 80087be:	b089      	sub	sp, #36	@ 0x24
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
	struct Run run;
	run.callback = NULL;
 80087c4:	2300      	movs	r3, #0
 80087c6:	61bb      	str	r3, [r7, #24]
	run.UntilCheckCallback = NULL;
 80087c8:	2300      	movs	r3, #0
 80087ca:	61fb      	str	r3, [r7, #28]
	run.delay = 0;
 80087cc:	2300      	movs	r3, #0
 80087ce:	613b      	str	r3, [r7, #16]
	run._delayLeft = 0;
 80087d0:	2300      	movs	r3, #0
 80087d2:	617b      	str	r3, [r7, #20]
	run.id = -1;
 80087d4:	f04f 33ff 	mov.w	r3, #4294967295
 80087d8:	60fb      	str	r3, [r7, #12]
	return run;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	461d      	mov	r5, r3
 80087de:	f107 040c 	add.w	r4, r7, #12
 80087e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80087e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80087e6:	6823      	ldr	r3, [r4, #0]
 80087e8:	602b      	str	r3, [r5, #0]
}
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	3724      	adds	r7, #36	@ 0x24
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bcb0      	pop	{r4, r5, r7}
 80087f2:	4770      	bx	lr

080087f4 <removeRunFromList>:
		return false;
	removeRunFromList(runId, index);
	return true;
}
void removeRunFromList(int runIdFound, int index)
{
 80087f4:	b5b0      	push	{r4, r5, r7, lr}
 80087f6:	b08a      	sub	sp, #40	@ 0x28
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	61f8      	str	r0, [r7, #28]
 80087fc:	61b9      	str	r1, [r7, #24]
	if (runIdFound == -1)
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008804:	d04e      	beq.n	80088a4 <removeRunFromList+0xb0>
		return;
	if (index < 0 || index >= runListLength)
 8008806:	69bb      	ldr	r3, [r7, #24]
 8008808:	2b00      	cmp	r3, #0
 800880a:	db4d      	blt.n	80088a8 <removeRunFromList+0xb4>
 800880c:	4b29      	ldr	r3, [pc, #164]	@ (80088b4 <removeRunFromList+0xc0>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	69ba      	ldr	r2, [r7, #24]
 8008812:	429a      	cmp	r2, r3
 8008814:	da48      	bge.n	80088a8 <removeRunFromList+0xb4>
		return;
	if (RunList[index].id != runIdFound)
 8008816:	4928      	ldr	r1, [pc, #160]	@ (80088b8 <removeRunFromList+0xc4>)
 8008818:	69ba      	ldr	r2, [r7, #24]
 800881a:	4613      	mov	r3, r2
 800881c:	009b      	lsls	r3, r3, #2
 800881e:	4413      	add	r3, r2
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	440b      	add	r3, r1
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	69fa      	ldr	r2, [r7, #28]
 8008828:	429a      	cmp	r2, r3
 800882a:	d13f      	bne.n	80088ac <removeRunFromList+0xb8>
  __ASM volatile ("cpsid i" : : : "memory");
 800882c:	b672      	cpsid	i
}
 800882e:	bf00      	nop
		return;
	__disable_irq();
	for (int i = index + 1; i < runListLength; i++)
 8008830:	69bb      	ldr	r3, [r7, #24]
 8008832:	3301      	adds	r3, #1
 8008834:	627b      	str	r3, [r7, #36]	@ 0x24
 8008836:	e017      	b.n	8008868 <removeRunFromList+0x74>
	{
		RunList[i - 1] = RunList[i];
 8008838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800883a:	1e5a      	subs	r2, r3, #1
 800883c:	491e      	ldr	r1, [pc, #120]	@ (80088b8 <removeRunFromList+0xc4>)
 800883e:	4613      	mov	r3, r2
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	4413      	add	r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	18c8      	adds	r0, r1, r3
 8008848:	491b      	ldr	r1, [pc, #108]	@ (80088b8 <removeRunFromList+0xc4>)
 800884a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800884c:	4613      	mov	r3, r2
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	4413      	add	r3, r2
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	440b      	add	r3, r1
 8008856:	4604      	mov	r4, r0
 8008858:	461d      	mov	r5, r3
 800885a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800885c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800885e:	682b      	ldr	r3, [r5, #0]
 8008860:	6023      	str	r3, [r4, #0]
	for (int i = index + 1; i < runListLength; i++)
 8008862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008864:	3301      	adds	r3, #1
 8008866:	627b      	str	r3, [r7, #36]	@ 0x24
 8008868:	4b12      	ldr	r3, [pc, #72]	@ (80088b4 <removeRunFromList+0xc0>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800886e:	429a      	cmp	r2, r3
 8008870:	dbe2      	blt.n	8008838 <removeRunFromList+0x44>
	}
	runListLength--;
 8008872:	4b10      	ldr	r3, [pc, #64]	@ (80088b4 <removeRunFromList+0xc0>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	3b01      	subs	r3, #1
 8008878:	4a0e      	ldr	r2, [pc, #56]	@ (80088b4 <removeRunFromList+0xc0>)
 800887a:	6013      	str	r3, [r2, #0]
	RunList[runListLength] = getNullRun();
 800887c:	4b0d      	ldr	r3, [pc, #52]	@ (80088b4 <removeRunFromList+0xc0>)
 800887e:	681a      	ldr	r2, [r3, #0]
 8008880:	490d      	ldr	r1, [pc, #52]	@ (80088b8 <removeRunFromList+0xc4>)
 8008882:	4613      	mov	r3, r2
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	4413      	add	r3, r2
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	18cc      	adds	r4, r1, r3
 800888c:	463b      	mov	r3, r7
 800888e:	4618      	mov	r0, r3
 8008890:	f7ff ff94 	bl	80087bc <getNullRun>
 8008894:	4625      	mov	r5, r4
 8008896:	463c      	mov	r4, r7
 8008898:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800889a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800889c:	6823      	ldr	r3, [r4, #0]
 800889e:	602b      	str	r3, [r5, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80088a0:	b662      	cpsie	i
}
 80088a2:	e004      	b.n	80088ae <removeRunFromList+0xba>
		return;
 80088a4:	bf00      	nop
 80088a6:	e002      	b.n	80088ae <removeRunFromList+0xba>
		return;
 80088a8:	bf00      	nop
 80088aa:	e000      	b.n	80088ae <removeRunFromList+0xba>
		return;
 80088ac:	bf00      	nop
	__enable_irq();
}
 80088ae:	3728      	adds	r7, #40	@ 0x28
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bdb0      	pop	{r4, r5, r7, pc}
 80088b4:	20000544 	.word	0x20000544
 80088b8:	2000054c 	.word	0x2000054c

080088bc <queueRun>:

int queueRun(OnTimeCallback callback, uint32_t delay, UntilCheckCallback UntilCheckCallback)
{
 80088bc:	b4b0      	push	{r4, r5, r7}
 80088be:	b08b      	sub	sp, #44	@ 0x2c
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	607a      	str	r2, [r7, #4]
	struct Run run;
	run.callback = callback;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	623b      	str	r3, [r7, #32]
	run.delay = delay;
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	61bb      	str	r3, [r7, #24]
	run._delayLeft = delay;
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	61fb      	str	r3, [r7, #28]
	if (currentRunId >= INT32_MAX)
 80088d4:	4b1a      	ldr	r3, [pc, #104]	@ (8008940 <queueRun+0x84>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80088dc:	4293      	cmp	r3, r2
 80088de:	d102      	bne.n	80088e6 <queueRun+0x2a>
	{
		currentRunId = 0;
 80088e0:	4b17      	ldr	r3, [pc, #92]	@ (8008940 <queueRun+0x84>)
 80088e2:	2200      	movs	r2, #0
 80088e4:	601a      	str	r2, [r3, #0]
	}
	run.id = currentRunId++;
 80088e6:	4b16      	ldr	r3, [pc, #88]	@ (8008940 <queueRun+0x84>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	1c5a      	adds	r2, r3, #1
 80088ec:	4914      	ldr	r1, [pc, #80]	@ (8008940 <queueRun+0x84>)
 80088ee:	600a      	str	r2, [r1, #0]
 80088f0:	617b      	str	r3, [r7, #20]
	run.UntilCheckCallback = UntilCheckCallback;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 80088f6:	b672      	cpsid	i
}
 80088f8:	bf00      	nop
	__disable_irq();
	if (runListLength >= MAX_RUN_LIST)
 80088fa:	4b12      	ldr	r3, [pc, #72]	@ (8008944 <queueRun+0x88>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2b0f      	cmp	r3, #15
 8008900:	dd04      	ble.n	800890c <queueRun+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 8008902:	b662      	cpsie	i
}
 8008904:	bf00      	nop
	{
		__enable_irq();
		return -1;
 8008906:	f04f 33ff 	mov.w	r3, #4294967295
 800890a:	e014      	b.n	8008936 <queueRun+0x7a>
	}
	RunList[runListLength++] = run;
 800890c:	4b0d      	ldr	r3, [pc, #52]	@ (8008944 <queueRun+0x88>)
 800890e:	681a      	ldr	r2, [r3, #0]
 8008910:	1c53      	adds	r3, r2, #1
 8008912:	490c      	ldr	r1, [pc, #48]	@ (8008944 <queueRun+0x88>)
 8008914:	600b      	str	r3, [r1, #0]
 8008916:	490c      	ldr	r1, [pc, #48]	@ (8008948 <queueRun+0x8c>)
 8008918:	4613      	mov	r3, r2
 800891a:	009b      	lsls	r3, r3, #2
 800891c:	4413      	add	r3, r2
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	440b      	add	r3, r1
 8008922:	461d      	mov	r5, r3
 8008924:	f107 0414 	add.w	r4, r7, #20
 8008928:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800892a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800892c:	6823      	ldr	r3, [r4, #0]
 800892e:	602b      	str	r3, [r5, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8008930:	b662      	cpsie	i
}
 8008932:	bf00      	nop
	__enable_irq();
	return run.id;
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	4618      	mov	r0, r3
 8008938:	372c      	adds	r7, #44	@ 0x2c
 800893a:	46bd      	mov	sp, r7
 800893c:	bcb0      	pop	{r4, r5, r7}
 800893e:	4770      	bx	lr
 8008940:	20000548 	.word	0x20000548
 8008944:	20000544 	.word	0x20000544
 8008948:	2000054c 	.word	0x2000054c

0800894c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800894c:	b480      	push	{r7}
 800894e:	b083      	sub	sp, #12
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8008954:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8008958:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800895c:	f003 0301 	and.w	r3, r3, #1
 8008960:	2b00      	cmp	r3, #0
 8008962:	d013      	beq.n	800898c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8008964:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8008968:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800896c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8008970:	2b00      	cmp	r3, #0
 8008972:	d00b      	beq.n	800898c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8008974:	e000      	b.n	8008978 <ITM_SendChar+0x2c>
    {
      __NOP();
 8008976:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8008978:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d0f9      	beq.n	8008976 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8008982:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8008986:	687a      	ldr	r2, [r7, #4]
 8008988:	b2d2      	uxtb	r2, r2
 800898a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800898c:	687b      	ldr	r3, [r7, #4]
}
 800898e:	4618      	mov	r0, r3
 8008990:	370c      	adds	r7, #12
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr

0800899a <_write>:
#include "lcd.h"
#include "stdio.h"
#include "math.h"
#include "delay.h"
int _write(int file, char *ptr, int len)
{
 800899a:	b580      	push	{r7, lr}
 800899c:	b086      	sub	sp, #24
 800899e:	af00      	add	r7, sp, #0
 80089a0:	60f8      	str	r0, [r7, #12]
 80089a2:	60b9      	str	r1, [r7, #8]
 80089a4:	607a      	str	r2, [r7, #4]
	if ((ITM->TCR & ITM_TCR_ITMENA_Msk) == 0 || (ITM->TER & 1U) == 0)
 80089a6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80089aa:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80089ae:	f003 0301 	and.w	r3, r3, #1
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d007      	beq.n	80089c6 <_write+0x2c>
 80089b6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80089ba:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80089be:	f003 0301 	and.w	r3, r3, #1
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d101      	bne.n	80089ca <_write+0x30>
		return len;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	e011      	b.n	80089ee <_write+0x54>
	for (int i = 0; i < len; i++)
 80089ca:	2300      	movs	r3, #0
 80089cc:	617b      	str	r3, [r7, #20]
 80089ce:	e009      	b.n	80089e4 <_write+0x4a>
	{
		ITM_SendChar(*ptr++);
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	1c5a      	adds	r2, r3, #1
 80089d4:	60ba      	str	r2, [r7, #8]
 80089d6:	781b      	ldrb	r3, [r3, #0]
 80089d8:	4618      	mov	r0, r3
 80089da:	f7ff ffb7 	bl	800894c <ITM_SendChar>
	for (int i = 0; i < len; i++)
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	3301      	adds	r3, #1
 80089e2:	617b      	str	r3, [r7, #20]
 80089e4:	697a      	ldr	r2, [r7, #20]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	dbf1      	blt.n	80089d0 <_write+0x36>
	}
	return len;
 80089ec:	687b      	ldr	r3, [r7, #4]
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3718      	adds	r7, #24
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}

080089f6 <LenStr>:
struct LCDCache cacheLCD;
int LenStr(char *str)
{
 80089f6:	b480      	push	{r7}
 80089f8:	b085      	sub	sp, #20
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
	int i = 0;
 80089fe:	2300      	movs	r3, #0
 8008a00:	60fb      	str	r3, [r7, #12]
	while (*str++)
 8008a02:	e002      	b.n	8008a0a <LenStr+0x14>
	{
		i++;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	3301      	adds	r3, #1
 8008a08:	60fb      	str	r3, [r7, #12]
	while (*str++)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	1c5a      	adds	r2, r3, #1
 8008a0e:	607a      	str	r2, [r7, #4]
 8008a10:	781b      	ldrb	r3, [r3, #0]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d1f6      	bne.n	8008a04 <LenStr+0xe>
	}
	return i;
 8008a16:	68fb      	ldr	r3, [r7, #12]
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3714      	adds	r7, #20
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr

08008a24 <QueueNextIndex>:
volatile int bytesQueuedStart = 0;
volatile int bytesQueuedEnd = 0;

uint8_t QueueHalfEmpting = 0;
uint16_t QueueNextIndex(uint16_t i)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b083      	sub	sp, #12
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	80fb      	strh	r3, [r7, #6]
	return (i + 1) % BytesQueuedSize;
 8008a2e:	88fb      	ldrh	r3, [r7, #6]
 8008a30:	3301      	adds	r3, #1
 8008a32:	425a      	negs	r2, r3
 8008a34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a38:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008a3c:	bf58      	it	pl
 8008a3e:	4253      	negpl	r3, r2
 8008a40:	b29b      	uxth	r3, r3
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	370c      	adds	r7, #12
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr
	...

08008a50 <LCD_TIM_2_Callback>:
volatile enum CurrentTaskIndex currentTaskIndex = Upper;
volatile int wait = 0;
volatile uint16_t forcedByte = UINT16_MAX;
void LCD_TIM_2_Callback()
{
 8008a50:	b590      	push	{r4, r7, lr}
 8008a52:	b083      	sub	sp, #12
 8008a54:	af00      	add	r7, sp, #0
	if (queue_empty())
 8008a56:	f000 f9f7 	bl	8008e48 <queue_empty>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	f040 8086 	bne.w	8008b6e <LCD_TIM_2_Callback+0x11e>
	{
		return;
	}
	if (queue_full())
 8008a62:	f000 fa05 	bl	8008e70 <queue_full>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d003      	beq.n	8008a74 <LCD_TIM_2_Callback+0x24>
	{
		QueueHalfEmpting = 1;
 8008a6c:	4b43      	ldr	r3, [pc, #268]	@ (8008b7c <LCD_TIM_2_Callback+0x12c>)
 8008a6e:	2201      	movs	r2, #1
 8008a70:	701a      	strb	r2, [r3, #0]
 8008a72:	e008      	b.n	8008a86 <LCD_TIM_2_Callback+0x36>
	}
	else if (queue_length() < (BytesQueuedSize / 2))
 8008a74:	f000 f9c0 	bl	8008df8 <queue_length>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a7e:	da02      	bge.n	8008a86 <LCD_TIM_2_Callback+0x36>
	{
		QueueHalfEmpting = 0;
 8008a80:	4b3e      	ldr	r3, [pc, #248]	@ (8008b7c <LCD_TIM_2_Callback+0x12c>)
 8008a82:	2200      	movs	r2, #0
 8008a84:	701a      	strb	r2, [r3, #0]
	}
	enum CurrentTaskIndex task = currentTaskIndex;
 8008a86:	4b3e      	ldr	r3, [pc, #248]	@ (8008b80 <LCD_TIM_2_Callback+0x130>)
 8008a88:	781b      	ldrb	r3, [r3, #0]
 8008a8a:	71fb      	strb	r3, [r7, #7]
	uint16_t currentByte = (forcedByte != UINT16_MAX) ? forcedByte : BytesQueued[bytesQueuedStart];
 8008a8c:	4b3d      	ldr	r3, [pc, #244]	@ (8008b84 <LCD_TIM_2_Callback+0x134>)
 8008a8e:	881b      	ldrh	r3, [r3, #0]
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d106      	bne.n	8008aa8 <LCD_TIM_2_Callback+0x58>
 8008a9a:	4b3b      	ldr	r3, [pc, #236]	@ (8008b88 <LCD_TIM_2_Callback+0x138>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a3b      	ldr	r2, [pc, #236]	@ (8008b8c <LCD_TIM_2_Callback+0x13c>)
 8008aa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008aa4:	b29b      	uxth	r3, r3
 8008aa6:	e002      	b.n	8008aae <LCD_TIM_2_Callback+0x5e>
 8008aa8:	4b36      	ldr	r3, [pc, #216]	@ (8008b84 <LCD_TIM_2_Callback+0x134>)
 8008aaa:	881b      	ldrh	r3, [r3, #0]
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	80bb      	strh	r3, [r7, #4]
	if (task == Upper)
 8008ab0:	79fb      	ldrb	r3, [r7, #7]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d115      	bne.n	8008ae2 <LCD_TIM_2_Callback+0x92>
	{
		wait = (int)((currentByte >> 9) & 0x7F) * getDelayScale();
 8008ab6:	88bb      	ldrh	r3, [r7, #4]
 8008ab8:	0a5b      	lsrs	r3, r3, #9
 8008aba:	b29b      	uxth	r3, r3
 8008abc:	f003 047f 	and.w	r4, r3, #127	@ 0x7f
 8008ac0:	f7ff fd82 	bl	80085c8 <getDelayScale>
 8008ac4:	4602      	mov	r2, r0
 8008ac6:	460b      	mov	r3, r1
 8008ac8:	4613      	mov	r3, r2
 8008aca:	fb04 f303 	mul.w	r3, r4, r3
 8008ace:	461a      	mov	r2, r3
 8008ad0:	4b2f      	ldr	r3, [pc, #188]	@ (8008b90 <LCD_TIM_2_Callback+0x140>)
 8008ad2:	601a      	str	r2, [r3, #0]
		if (!wait)
 8008ad4:	4b2e      	ldr	r3, [pc, #184]	@ (8008b90 <LCD_TIM_2_Callback+0x140>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d102      	bne.n	8008ae2 <LCD_TIM_2_Callback+0x92>
			wait = 1;
 8008adc:	4b2c      	ldr	r3, [pc, #176]	@ (8008b90 <LCD_TIM_2_Callback+0x140>)
 8008ade:	2201      	movs	r2, #1
 8008ae0:	601a      	str	r2, [r3, #0]
	}

	uint8_t shouldReturn = LCD_WriteByteDirect(currentByte, currentTaskIndex);
 8008ae2:	4b27      	ldr	r3, [pc, #156]	@ (8008b80 <LCD_TIM_2_Callback+0x130>)
 8008ae4:	781b      	ldrb	r3, [r3, #0]
 8008ae6:	b2da      	uxtb	r2, r3
 8008ae8:	88bb      	ldrh	r3, [r7, #4]
 8008aea:	4611      	mov	r1, r2
 8008aec:	4618      	mov	r0, r3
 8008aee:	f000 f8eb 	bl	8008cc8 <LCD_WriteByteDirect>
 8008af2:	4603      	mov	r3, r0
 8008af4:	70fb      	strb	r3, [r7, #3]
	if (shouldReturn)
 8008af6:	78fb      	ldrb	r3, [r7, #3]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d13a      	bne.n	8008b72 <LCD_TIM_2_Callback+0x122>
		return;
	if (task == Wait && wait > 0)
 8008afc:	79fb      	ldrb	r3, [r7, #7]
 8008afe:	2b06      	cmp	r3, #6
 8008b00:	d109      	bne.n	8008b16 <LCD_TIM_2_Callback+0xc6>
 8008b02:	4b23      	ldr	r3, [pc, #140]	@ (8008b90 <LCD_TIM_2_Callback+0x140>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	dd05      	ble.n	8008b16 <LCD_TIM_2_Callback+0xc6>
	{
		--wait;
 8008b0a:	4b21      	ldr	r3, [pc, #132]	@ (8008b90 <LCD_TIM_2_Callback+0x140>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	3b01      	subs	r3, #1
 8008b10:	4a1f      	ldr	r2, [pc, #124]	@ (8008b90 <LCD_TIM_2_Callback+0x140>)
 8008b12:	6013      	str	r3, [r2, #0]
		return; // Stay in Wait state
 8008b14:	e02e      	b.n	8008b74 <LCD_TIM_2_Callback+0x124>
	}
	++currentTaskIndex;
 8008b16:	4b1a      	ldr	r3, [pc, #104]	@ (8008b80 <LCD_TIM_2_Callback+0x130>)
 8008b18:	781b      	ldrb	r3, [r3, #0]
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	b2da      	uxtb	r2, r3
 8008b20:	4b17      	ldr	r3, [pc, #92]	@ (8008b80 <LCD_TIM_2_Callback+0x130>)
 8008b22:	701a      	strb	r2, [r3, #0]
	if (currentTaskIndex > Wait)
 8008b24:	4b16      	ldr	r3, [pc, #88]	@ (8008b80 <LCD_TIM_2_Callback+0x130>)
 8008b26:	781b      	ldrb	r3, [r3, #0]
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	2b06      	cmp	r3, #6
 8008b2c:	d922      	bls.n	8008b74 <LCD_TIM_2_Callback+0x124>
	{
		currentTaskIndex = Upper;
 8008b2e:	4b14      	ldr	r3, [pc, #80]	@ (8008b80 <LCD_TIM_2_Callback+0x130>)
 8008b30:	2200      	movs	r2, #0
 8008b32:	701a      	strb	r2, [r3, #0]
		if (forcedByte != UINT16_MAX)
 8008b34:	4b13      	ldr	r3, [pc, #76]	@ (8008b84 <LCD_TIM_2_Callback+0x134>)
 8008b36:	881b      	ldrh	r3, [r3, #0]
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d004      	beq.n	8008b4c <LCD_TIM_2_Callback+0xfc>
		{
			forcedByte = UINT16_MAX;
 8008b42:	4b10      	ldr	r3, [pc, #64]	@ (8008b84 <LCD_TIM_2_Callback+0x134>)
 8008b44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008b48:	801a      	strh	r2, [r3, #0]
			return;
 8008b4a:	e013      	b.n	8008b74 <LCD_TIM_2_Callback+0x124>
		}

		BytesQueued[bytesQueuedStart] = 0;
 8008b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8008b88 <LCD_TIM_2_Callback+0x138>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a0e      	ldr	r2, [pc, #56]	@ (8008b8c <LCD_TIM_2_Callback+0x13c>)
 8008b52:	2100      	movs	r1, #0
 8008b54:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		bytesQueuedStart = QueueNextIndex(bytesQueuedStart);
 8008b58:	4b0b      	ldr	r3, [pc, #44]	@ (8008b88 <LCD_TIM_2_Callback+0x138>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f7ff ff60 	bl	8008a24 <QueueNextIndex>
 8008b64:	4603      	mov	r3, r0
 8008b66:	461a      	mov	r2, r3
 8008b68:	4b07      	ldr	r3, [pc, #28]	@ (8008b88 <LCD_TIM_2_Callback+0x138>)
 8008b6a:	601a      	str	r2, [r3, #0]
 8008b6c:	e002      	b.n	8008b74 <LCD_TIM_2_Callback+0x124>
		return;
 8008b6e:	bf00      	nop
 8008b70:	e000      	b.n	8008b74 <LCD_TIM_2_Callback+0x124>
		return;
 8008b72:	bf00      	nop
	}
}
 8008b74:	370c      	adds	r7, #12
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd90      	pop	{r4, r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	20000ec0 	.word	0x20000ec0
 8008b80:	20000ec1 	.word	0x20000ec1
 8008b84:	20000020 	.word	0x20000020
 8008b88:	20000eb8 	.word	0x20000eb8
 8008b8c:	200006b8 	.word	0x200006b8
 8008b90:	20000ec4 	.word	0x20000ec4

08008b94 <forceWriteByte>:
	uint16_t forcedByte = byte | (DataNotCommand << 8) | (delay << 9);
	BytesQueued[bytesQueuedStart] = forcedByte;
	return forcedByte;
}
void forceWriteByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	71fb      	strb	r3, [r7, #7]
 8008b9e:	460b      	mov	r3, r1
 8008ba0:	71bb      	strb	r3, [r7, #6]
 8008ba2:	4613      	mov	r3, r2
 8008ba4:	717b      	strb	r3, [r7, #5]
	currentTaskIndex = Upper;
 8008ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8008bdc <forceWriteByte+0x48>)
 8008ba8:	2200      	movs	r2, #0
 8008baa:	701a      	strb	r2, [r3, #0]

	forcedByte = byte | (DataNotCommand << 8) | (delay << 9);
 8008bac:	79fb      	ldrb	r3, [r7, #7]
 8008bae:	b21a      	sxth	r2, r3
 8008bb0:	79bb      	ldrb	r3, [r7, #6]
 8008bb2:	b21b      	sxth	r3, r3
 8008bb4:	021b      	lsls	r3, r3, #8
 8008bb6:	b21b      	sxth	r3, r3
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	b21a      	sxth	r2, r3
 8008bbc:	797b      	ldrb	r3, [r7, #5]
 8008bbe:	b21b      	sxth	r3, r3
 8008bc0:	025b      	lsls	r3, r3, #9
 8008bc2:	b21b      	sxth	r3, r3
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	b21b      	sxth	r3, r3
 8008bc8:	b29a      	uxth	r2, r3
 8008bca:	4b05      	ldr	r3, [pc, #20]	@ (8008be0 <forceWriteByte+0x4c>)
 8008bcc:	801a      	strh	r2, [r3, #0]
}
 8008bce:	bf00      	nop
 8008bd0:	370c      	adds	r7, #12
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr
 8008bda:	bf00      	nop
 8008bdc:	20000ec1 	.word	0x20000ec1
 8008be0:	20000020 	.word	0x20000020

08008be4 <LCD_WriteNibbleDirect>:
void LCD_WriteNibbleDirect(uint8_t nibble, enum CurrentTaskIndex task)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b082      	sub	sp, #8
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	4603      	mov	r3, r0
 8008bec:	460a      	mov	r2, r1
 8008bee:	71fb      	strb	r3, [r7, #7]
 8008bf0:	4613      	mov	r3, r2
 8008bf2:	71bb      	strb	r3, [r7, #6]
	switch (task)
 8008bf4:	79bb      	ldrb	r3, [r7, #6]
 8008bf6:	2b05      	cmp	r3, #5
 8008bf8:	bf8c      	ite	hi
 8008bfa:	2201      	movhi	r2, #1
 8008bfc:	2200      	movls	r2, #0
 8008bfe:	b2d2      	uxtb	r2, r2
 8008c00:	2a00      	cmp	r2, #0
 8008c02:	d157      	bne.n	8008cb4 <LCD_WriteNibbleDirect+0xd0>
 8008c04:	2201      	movs	r2, #1
 8008c06:	fa02 f303 	lsl.w	r3, r2, r3
 8008c0a:	f003 0224 	and.w	r2, r3, #36	@ 0x24
 8008c0e:	2a00      	cmp	r2, #0
 8008c10:	bf14      	ite	ne
 8008c12:	2201      	movne	r2, #1
 8008c14:	2200      	moveq	r2, #0
 8008c16:	b2d2      	uxtb	r2, r2
 8008c18:	2a00      	cmp	r2, #0
 8008c1a:	d144      	bne.n	8008ca6 <LCD_WriteNibbleDirect+0xc2>
 8008c1c:	f003 0212 	and.w	r2, r3, #18
 8008c20:	2a00      	cmp	r2, #0
 8008c22:	bf14      	ite	ne
 8008c24:	2201      	movne	r2, #1
 8008c26:	2200      	moveq	r2, #0
 8008c28:	b2d2      	uxtb	r2, r2
 8008c2a:	2a00      	cmp	r2, #0
 8008c2c:	d134      	bne.n	8008c98 <LCD_WriteNibbleDirect+0xb4>
 8008c2e:	f003 0309 	and.w	r3, r3, #9
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	bf14      	ite	ne
 8008c36:	2301      	movne	r3, #1
 8008c38:	2300      	moveq	r3, #0
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d039      	beq.n	8008cb4 <LCD_WriteNibbleDirect+0xd0>
	{
	case Upper:
	case Lower:
	{
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (nibble & 0x01));
 8008c40:	79fb      	ldrb	r3, [r7, #7]
 8008c42:	f003 0301 	and.w	r3, r3, #1
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	461a      	mov	r2, r3
 8008c4a:	2110      	movs	r1, #16
 8008c4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008c50:	f7f9 fb8c 	bl	800236c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (nibble & 0x02) >> 1);
 8008c54:	79fb      	ldrb	r3, [r7, #7]
 8008c56:	105b      	asrs	r3, r3, #1
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	f003 0301 	and.w	r3, r3, #1
 8008c5e:	b2db      	uxtb	r3, r3
 8008c60:	461a      	mov	r2, r3
 8008c62:	2101      	movs	r1, #1
 8008c64:	4816      	ldr	r0, [pc, #88]	@ (8008cc0 <LCD_WriteNibbleDirect+0xdc>)
 8008c66:	f7f9 fb81 	bl	800236c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (nibble & 0x04) >> 2);
 8008c6a:	79fb      	ldrb	r3, [r7, #7]
 8008c6c:	109b      	asrs	r3, r3, #2
 8008c6e:	b2db      	uxtb	r3, r3
 8008c70:	f003 0301 	and.w	r3, r3, #1
 8008c74:	b2db      	uxtb	r3, r3
 8008c76:	461a      	mov	r2, r3
 8008c78:	2102      	movs	r1, #2
 8008c7a:	4812      	ldr	r0, [pc, #72]	@ (8008cc4 <LCD_WriteNibbleDirect+0xe0>)
 8008c7c:	f7f9 fb76 	bl	800236c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (nibble & 0x08) >> 3);
 8008c80:	79fb      	ldrb	r3, [r7, #7]
 8008c82:	10db      	asrs	r3, r3, #3
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	f003 0301 	and.w	r3, r3, #1
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	2101      	movs	r1, #1
 8008c90:	480c      	ldr	r0, [pc, #48]	@ (8008cc4 <LCD_WriteNibbleDirect+0xe0>)
 8008c92:	f7f9 fb6b 	bl	800236c <HAL_GPIO_WritePin>
		break;
 8008c96:	e00e      	b.n	8008cb6 <LCD_WriteNibbleDirect+0xd2>
	}
	case LatchSetLower:
	case LatchSetUpper:
	{
		HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_SET);
 8008c98:	2201      	movs	r2, #1
 8008c9a:	2102      	movs	r1, #2
 8008c9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008ca0:	f7f9 fb64 	bl	800236c <HAL_GPIO_WritePin>
		break;
 8008ca4:	e007      	b.n	8008cb6 <LCD_WriteNibbleDirect+0xd2>
	}
	case LatchResetLower:
	case LatchResetUpper:
	{
		HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	2102      	movs	r1, #2
 8008caa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008cae:	f7f9 fb5d 	bl	800236c <HAL_GPIO_WritePin>
		break;
 8008cb2:	e000      	b.n	8008cb6 <LCD_WriteNibbleDirect+0xd2>
	}
	default:
	{
		break;
 8008cb4:	bf00      	nop
	}
	// Set D4-D7 according to the nibble value
	// Toggle EN pin to latch the nibble
	// HAL_Delay(1); // Small delay to ensure the LCD latches the data
	// HAL_Delay(1); // Small delay to ensure the LCD processes the nibble
}
 8008cb6:	bf00      	nop
 8008cb8:	3708      	adds	r7, #8
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
 8008cbe:	bf00      	nop
 8008cc0:	48000400 	.word	0x48000400
 8008cc4:	48000800 	.word	0x48000800

08008cc8 <LCD_WriteByteDirect>:

const uint8_t SHIFT_RIGHT = 0x10 | ((int8_t)(1) << 2);
const uint8_t SHIFT_LEFT = 0x10 | ((int8_t)(0) << 2);
uint8_t LCD_WriteByteDirect(uint16_t byte, enum CurrentTaskIndex task)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b084      	sub	sp, #16
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	4603      	mov	r3, r0
 8008cd0:	460a      	mov	r2, r1
 8008cd2:	80fb      	strh	r3, [r7, #6]
 8008cd4:	4613      	mov	r3, r2
 8008cd6:	717b      	strb	r3, [r7, #5]
	uint8_t processedByte = (uint8_t)(byte & 0xFF);
 8008cd8:	88fb      	ldrh	r3, [r7, #6]
 8008cda:	73fb      	strb	r3, [r7, #15]

	uint8_t dataNotCommand = !!(byte & 0x100); // 9th bit controlls if command or data
 8008cdc:	88fb      	ldrh	r3, [r7, #6]
 8008cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	bf14      	ite	ne
 8008ce6:	2301      	movne	r3, #1
 8008ce8:	2300      	moveq	r3, #0
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	73bb      	strb	r3, [r7, #14]
	switch (task)
 8008cee:	797b      	ldrb	r3, [r7, #5]
 8008cf0:	2b05      	cmp	r3, #5
 8008cf2:	d046      	beq.n	8008d82 <LCD_WriteByteDirect+0xba>
 8008cf4:	2b05      	cmp	r3, #5
 8008cf6:	dc70      	bgt.n	8008dda <LCD_WriteByteDirect+0x112>
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d002      	beq.n	8008d02 <LCD_WriteByteDirect+0x3a>
 8008cfc:	2b03      	cmp	r3, #3
 8008cfe:	d036      	beq.n	8008d6e <LCD_WriteByteDirect+0xa6>
 8008d00:	e06b      	b.n	8008dda <LCD_WriteByteDirect+0x112>
		//				// overwrites the current code so that the lcd shift command doesn't run.
		//				uint8_t code = CursorPositionToCode(!cacheLCD.line, 0);
		//				processedByte = OveriteCurrentByte(code, 0, 1);
		//			}
		//		}
		if (dataNotCommand && cacheLCD.position >= 16)
 8008d02:	7bbb      	ldrb	r3, [r7, #14]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d01d      	beq.n	8008d44 <LCD_WriteByteDirect+0x7c>
 8008d08:	4b39      	ldr	r3, [pc, #228]	@ (8008df0 <LCD_WriteByteDirect+0x128>)
 8008d0a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008d0e:	2b0f      	cmp	r3, #15
 8008d10:	d918      	bls.n	8008d44 <LCD_WriteByteDirect+0x7c>
		{
			// the byte is force written here as I want it to shift then rerun the char write.
			testPoint = 1;
 8008d12:	4b38      	ldr	r3, [pc, #224]	@ (8008df4 <LCD_WriteByteDirect+0x12c>)
 8008d14:	2201      	movs	r2, #1
 8008d16:	701a      	strb	r2, [r3, #0]
			uint8_t code = CursorPositionToCode(cacheLCD.line ? 0 : 1, 0);
 8008d18:	4b35      	ldr	r3, [pc, #212]	@ (8008df0 <LCD_WriteByteDirect+0x128>)
 8008d1a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	bf0c      	ite	eq
 8008d22:	2301      	moveq	r3, #1
 8008d24:	2300      	movne	r3, #0
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	2100      	movs	r1, #0
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	f000 fa20 	bl	8009170 <CursorPositionToCode>
 8008d30:	4603      	mov	r3, r0
 8008d32:	737b      	strb	r3, [r7, #13]
			forceWriteByte(code, 0, 1);
 8008d34:	7b7b      	ldrb	r3, [r7, #13]
 8008d36:	2201      	movs	r2, #1
 8008d38:	2100      	movs	r1, #0
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f7ff ff2a 	bl	8008b94 <forceWriteByte>

			return 1;
 8008d40:	2301      	movs	r3, #1
 8008d42:	e051      	b.n	8008de8 <LCD_WriteByteDirect+0x120>
		}
		HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin,
 8008d44:	7bbb      	ldrb	r3, [r7, #14]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	bf14      	ite	ne
 8008d4a:	2301      	movne	r3, #1
 8008d4c:	2300      	moveq	r3, #0
 8008d4e:	b2db      	uxtb	r3, r3
 8008d50:	461a      	mov	r2, r3
 8008d52:	2101      	movs	r1, #1
 8008d54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008d58:	f7f9 fb08 	bl	800236c <HAL_GPIO_WritePin>
						  dataNotCommand ? GPIO_PIN_SET : GPIO_PIN_RESET);

		LCD_WriteNibbleDirect(processedByte >> 4, task);
 8008d5c:	7bfb      	ldrb	r3, [r7, #15]
 8008d5e:	091b      	lsrs	r3, r3, #4
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	797a      	ldrb	r2, [r7, #5]
 8008d64:	4611      	mov	r1, r2
 8008d66:	4618      	mov	r0, r3
 8008d68:	f7ff ff3c 	bl	8008be4 <LCD_WriteNibbleDirect>
		break;
 8008d6c:	e03b      	b.n	8008de6 <LCD_WriteByteDirect+0x11e>
	}
	case Lower:
	{

		LCD_WriteNibbleDirect(processedByte & 0x0F, task);
 8008d6e:	7bfb      	ldrb	r3, [r7, #15]
 8008d70:	f003 030f 	and.w	r3, r3, #15
 8008d74:	b2db      	uxtb	r3, r3
 8008d76:	797a      	ldrb	r2, [r7, #5]
 8008d78:	4611      	mov	r1, r2
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7ff ff32 	bl	8008be4 <LCD_WriteNibbleDirect>
		break;
 8008d80:	e031      	b.n	8008de6 <LCD_WriteByteDirect+0x11e>
	}
	case LatchResetLower:
	{
		if (dataNotCommand)
 8008d82:	7bbb      	ldrb	r3, [r7, #14]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d003      	beq.n	8008d90 <LCD_WriteByteDirect+0xc8>
			CacheChar(processedByte);
 8008d88:	7bfb      	ldrb	r3, [r7, #15]
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f000 f96c 	bl	8009068 <CacheChar>

		if (!dataNotCommand)
 8008d90:	7bbb      	ldrb	r3, [r7, #14]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d121      	bne.n	8008dda <LCD_WriteByteDirect+0x112>
		{
			if (processedByte == 0x1)
 8008d96:	7bfb      	ldrb	r3, [r7, #15]
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d102      	bne.n	8008da2 <LCD_WriteByteDirect+0xda>
			{
				Clear_Cache();
 8008d9c:	f000 f98a 	bl	80090b4 <Clear_Cache>
 8008da0:	e01b      	b.n	8008dda <LCD_WriteByteDirect+0x112>
			}
			else if (processedByte == SHIFT_RIGHT || processedByte == SHIFT_LEFT)
 8008da2:	2214      	movs	r2, #20
 8008da4:	7bfb      	ldrb	r3, [r7, #15]
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d003      	beq.n	8008db2 <LCD_WriteByteDirect+0xea>
 8008daa:	2210      	movs	r2, #16
 8008dac:	7bfb      	ldrb	r3, [r7, #15]
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d10f      	bne.n	8008dd2 <LCD_WriteByteDirect+0x10a>
			{
				cacheLCD.position += processedByte == SHIFT_RIGHT ? 1 : -1;
 8008db2:	4b0f      	ldr	r3, [pc, #60]	@ (8008df0 <LCD_WriteByteDirect+0x128>)
 8008db4:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008db8:	2114      	movs	r1, #20
 8008dba:	7bfa      	ldrb	r2, [r7, #15]
 8008dbc:	428a      	cmp	r2, r1
 8008dbe:	d101      	bne.n	8008dc4 <LCD_WriteByteDirect+0xfc>
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	e000      	b.n	8008dc6 <LCD_WriteByteDirect+0xfe>
 8008dc4:	22ff      	movs	r2, #255	@ 0xff
 8008dc6:	4413      	add	r3, r2
 8008dc8:	b2da      	uxtb	r2, r3
 8008dca:	4b09      	ldr	r3, [pc, #36]	@ (8008df0 <LCD_WriteByteDirect+0x128>)
 8008dcc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8008dd0:	e003      	b.n	8008dda <LCD_WriteByteDirect+0x112>
			}
			else
			{
				CacheCursor(processedByte);
 8008dd2:	7bfb      	ldrb	r3, [r7, #15]
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f000 f98d 	bl	80090f4 <CacheCursor>
			}
		}
	}
	default:
	{
		LCD_WriteNibbleDirect(0, task);
 8008dda:	797b      	ldrb	r3, [r7, #5]
 8008ddc:	4619      	mov	r1, r3
 8008dde:	2000      	movs	r0, #0
 8008de0:	f7ff ff00 	bl	8008be4 <LCD_WriteNibbleDirect>
		break;
 8008de4:	bf00      	nop
	}
	}
	return 0;
 8008de6:	2300      	movs	r3, #0
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3710      	adds	r7, #16
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}
 8008df0:	20000694 	.word	0x20000694
 8008df4:	200006b7 	.word	0x200006b7

08008df8 <queue_length>:
static inline int queue_length(void)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	af00      	add	r7, sp, #0
	if (bytesQueuedEnd >= bytesQueuedStart)
 8008dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8008e2c <queue_length+0x34>)
 8008dfe:	681a      	ldr	r2, [r3, #0]
 8008e00:	4b0b      	ldr	r3, [pc, #44]	@ (8008e30 <queue_length+0x38>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	429a      	cmp	r2, r3
 8008e06:	db05      	blt.n	8008e14 <queue_length+0x1c>
		return bytesQueuedEnd - bytesQueuedStart;
 8008e08:	4b08      	ldr	r3, [pc, #32]	@ (8008e2c <queue_length+0x34>)
 8008e0a:	681a      	ldr	r2, [r3, #0]
 8008e0c:	4b08      	ldr	r3, [pc, #32]	@ (8008e30 <queue_length+0x38>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	1ad3      	subs	r3, r2, r3
 8008e12:	e006      	b.n	8008e22 <queue_length+0x2a>
	else
		return BytesQueuedSize - bytesQueuedStart + bytesQueuedEnd;
 8008e14:	4b06      	ldr	r3, [pc, #24]	@ (8008e30 <queue_length+0x38>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f5c3 6280 	rsb	r2, r3, #1024	@ 0x400
 8008e1c:	4b03      	ldr	r3, [pc, #12]	@ (8008e2c <queue_length+0x34>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4413      	add	r3, r2
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr
 8008e2c:	20000ebc 	.word	0x20000ebc
 8008e30:	20000eb8 	.word	0x20000eb8

08008e34 <queue_left>:
static inline int queue_left(void)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	af00      	add	r7, sp, #0
	return BytesQueuedSize - queue_length();
 8008e38:	f7ff ffde 	bl	8008df8 <queue_length>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	bd80      	pop	{r7, pc}
	...

08008e48 <queue_empty>:
static inline int queue_empty(void)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	af00      	add	r7, sp, #0
	return bytesQueuedStart == bytesQueuedEnd;
 8008e4c:	4b06      	ldr	r3, [pc, #24]	@ (8008e68 <queue_empty+0x20>)
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	4b06      	ldr	r3, [pc, #24]	@ (8008e6c <queue_empty+0x24>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	429a      	cmp	r2, r3
 8008e56:	bf0c      	ite	eq
 8008e58:	2301      	moveq	r3, #1
 8008e5a:	2300      	movne	r3, #0
 8008e5c:	b2db      	uxtb	r3, r3
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr
 8008e68:	20000eb8 	.word	0x20000eb8
 8008e6c:	20000ebc 	.word	0x20000ebc

08008e70 <queue_full>:

static inline int queue_full(void)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	af00      	add	r7, sp, #0
	return QueueNextIndex(bytesQueuedEnd) == bytesQueuedStart;
 8008e74:	4b08      	ldr	r3, [pc, #32]	@ (8008e98 <queue_full+0x28>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	f7ff fdd2 	bl	8008a24 <QueueNextIndex>
 8008e80:	4603      	mov	r3, r0
 8008e82:	461a      	mov	r2, r3
 8008e84:	4b05      	ldr	r3, [pc, #20]	@ (8008e9c <queue_full+0x2c>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	bf0c      	ite	eq
 8008e8c:	2301      	moveq	r3, #1
 8008e8e:	2300      	movne	r3, #0
 8008e90:	b2db      	uxtb	r3, r3
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	20000ebc 	.word	0x20000ebc
 8008e9c:	20000eb8 	.word	0x20000eb8

08008ea0 <queue_full_or_emptying>:
static inline int queue_full_or_emptying(void)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	af00      	add	r7, sp, #0
	return queue_full() || QueueHalfEmpting;
 8008ea4:	f7ff ffe4 	bl	8008e70 <queue_full>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d103      	bne.n	8008eb6 <queue_full_or_emptying+0x16>
 8008eae:	4b04      	ldr	r3, [pc, #16]	@ (8008ec0 <queue_full_or_emptying+0x20>)
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d001      	beq.n	8008eba <queue_full_or_emptying+0x1a>
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e000      	b.n	8008ebc <queue_full_or_emptying+0x1c>
 8008eba:	2300      	movs	r3, #0
}
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	bd80      	pop	{r7, pc}
 8008ec0:	20000ec0 	.word	0x20000ec0

08008ec4 <queueByte>:

uint8_t queueByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b082      	sub	sp, #8
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	4603      	mov	r3, r0
 8008ecc:	71fb      	strb	r3, [r7, #7]
 8008ece:	460b      	mov	r3, r1
 8008ed0:	71bb      	strb	r3, [r7, #6]
 8008ed2:	4613      	mov	r3, r2
 8008ed4:	717b      	strb	r3, [r7, #5]
	printf("byteQueteLength: %d", queue_length());
 8008ed6:	f7ff ff8f 	bl	8008df8 <queue_length>
 8008eda:	4603      	mov	r3, r0
 8008edc:	4619      	mov	r1, r3
 8008ede:	481c      	ldr	r0, [pc, #112]	@ (8008f50 <queueByte+0x8c>)
 8008ee0:	f000 ff86 	bl	8009df0 <iprintf>
  __ASM volatile ("cpsid i" : : : "memory");
 8008ee4:	b672      	cpsid	i
}
 8008ee6:	bf00      	nop
	__disable_irq();
	if (queue_full_or_emptying())
 8008ee8:	f7ff ffda 	bl	8008ea0 <queue_full_or_emptying>
 8008eec:	4603      	mov	r3, r0
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d003      	beq.n	8008efa <queueByte+0x36>
  __ASM volatile ("cpsie i" : : : "memory");
 8008ef2:	b662      	cpsie	i
}
 8008ef4:	bf00      	nop
	{
		__enable_irq();
		return 0;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	e025      	b.n	8008f46 <queueByte+0x82>
	}
	if (!delay)
 8008efa:	797b      	ldrb	r3, [r7, #5]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d101      	bne.n	8008f04 <queueByte+0x40>
		delay = 1;
 8008f00:	2301      	movs	r3, #1
 8008f02:	717b      	strb	r3, [r7, #5]
	BytesQueued[bytesQueuedEnd] = byte | (DataNotCommand << 8) | (delay << 9);
 8008f04:	79fb      	ldrb	r3, [r7, #7]
 8008f06:	b21a      	sxth	r2, r3
 8008f08:	79bb      	ldrb	r3, [r7, #6]
 8008f0a:	b21b      	sxth	r3, r3
 8008f0c:	021b      	lsls	r3, r3, #8
 8008f0e:	b21b      	sxth	r3, r3
 8008f10:	4313      	orrs	r3, r2
 8008f12:	b21a      	sxth	r2, r3
 8008f14:	797b      	ldrb	r3, [r7, #5]
 8008f16:	b21b      	sxth	r3, r3
 8008f18:	025b      	lsls	r3, r3, #9
 8008f1a:	b21b      	sxth	r3, r3
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	b21a      	sxth	r2, r3
 8008f20:	4b0c      	ldr	r3, [pc, #48]	@ (8008f54 <queueByte+0x90>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	b291      	uxth	r1, r2
 8008f26:	4a0c      	ldr	r2, [pc, #48]	@ (8008f58 <queueByte+0x94>)
 8008f28:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	bytesQueuedEnd = QueueNextIndex(bytesQueuedEnd);
 8008f2c:	4b09      	ldr	r3, [pc, #36]	@ (8008f54 <queueByte+0x90>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	b29b      	uxth	r3, r3
 8008f32:	4618      	mov	r0, r3
 8008f34:	f7ff fd76 	bl	8008a24 <QueueNextIndex>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	4b05      	ldr	r3, [pc, #20]	@ (8008f54 <queueByte+0x90>)
 8008f3e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8008f40:	b662      	cpsie	i
}
 8008f42:	bf00      	nop
	__enable_irq();
	return 1;
 8008f44:	2301      	movs	r3, #1
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3708      	adds	r7, #8
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}
 8008f4e:	bf00      	nop
 8008f50:	0800bdc0 	.word	0x0800bdc0
 8008f54:	20000ebc 	.word	0x20000ebc
 8008f58:	200006b8 	.word	0x200006b8

08008f5c <LCD_WriteData>:
uint8_t LCD_WriteData(uint8_t data)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b082      	sub	sp, #8
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	4603      	mov	r3, r0
 8008f64:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8008f66:	b672      	cpsid	i
}
 8008f68:	bf00      	nop
	__disable_irq();
	return queueByte(data, 1, 0);
 8008f6a:	79fb      	ldrb	r3, [r7, #7]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	2101      	movs	r1, #1
 8008f70:	4618      	mov	r0, r3
 8008f72:	f7ff ffa7 	bl	8008ec4 <queueByte>
 8008f76:	4603      	mov	r3, r0
	__enable_irq();
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3708      	adds	r7, #8
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <LCD_WriteCommand>:
uint8_t LCD_WriteCommand(uint8_t data, uint8_t delay)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b082      	sub	sp, #8
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	4603      	mov	r3, r0
 8008f88:	460a      	mov	r2, r1
 8008f8a:	71fb      	strb	r3, [r7, #7]
 8008f8c:	4613      	mov	r3, r2
 8008f8e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8008f90:	b672      	cpsid	i
}
 8008f92:	bf00      	nop
	__disable_irq();
	return queueByte(data, 0, delay);
 8008f94:	79ba      	ldrb	r2, [r7, #6]
 8008f96:	79fb      	ldrb	r3, [r7, #7]
 8008f98:	2100      	movs	r1, #0
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	f7ff ff92 	bl	8008ec4 <queueByte>
 8008fa0:	4603      	mov	r3, r0
	__enable_irq();
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3708      	adds	r7, #8
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}

08008faa <Write_String_LCD>:

uint8_t Write_String_LCD(char *str)
{
 8008faa:	b590      	push	{r4, r7, lr}
 8008fac:	b085      	sub	sp, #20
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8008fb2:	b672      	cpsid	i
}
 8008fb4:	bf00      	nop
	__disable_irq();
	if (queue_full_or_emptying() || LenStr(str) >= queue_left())
 8008fb6:	f7ff ff73 	bl	8008ea0 <queue_full_or_emptying>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d108      	bne.n	8008fd2 <Write_String_LCD+0x28>
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f7ff fd18 	bl	80089f6 <LenStr>
 8008fc6:	4604      	mov	r4, r0
 8008fc8:	f7ff ff34 	bl	8008e34 <queue_left>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	429c      	cmp	r4, r3
 8008fd0:	db13      	blt.n	8008ffa <Write_String_LCD+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 8008fd2:	b662      	cpsie	i
}
 8008fd4:	bf00      	nop
	{
		__enable_irq();
		return 0;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	e016      	b.n	8009008 <Write_String_LCD+0x5e>
	}
	while (*str)
	{
		uint8_t queueAvailable = LCD_WriteData(*str++);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	1c5a      	adds	r2, r3, #1
 8008fde:	607a      	str	r2, [r7, #4]
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f7ff ffba 	bl	8008f5c <LCD_WriteData>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	73fb      	strb	r3, [r7, #15]
		if (!queueAvailable)
 8008fec:	7bfb      	ldrb	r3, [r7, #15]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d103      	bne.n	8008ffa <Write_String_LCD+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 8008ff2:	b662      	cpsie	i
}
 8008ff4:	bf00      	nop
		{
			__enable_irq();
			return queueAvailable;
 8008ff6:	7bfb      	ldrb	r3, [r7, #15]
 8008ff8:	e006      	b.n	8009008 <Write_String_LCD+0x5e>
	while (*str)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d1eb      	bne.n	8008fda <Write_String_LCD+0x30>
  __ASM volatile ("cpsie i" : : : "memory");
 8009002:	b662      	cpsie	i
}
 8009004:	bf00      	nop
		}
	}
	__enable_irq();
	return 1;
 8009006:	2301      	movs	r3, #1
}
 8009008:	4618      	mov	r0, r3
 800900a:	3714      	adds	r7, #20
 800900c:	46bd      	mov	sp, r7
 800900e:	bd90      	pop	{r4, r7, pc}

08009010 <lcd_init>:
void lcd_init(void)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009014:	b672      	cpsid	i
}
 8009016:	bf00      	nop
	__disable_irq();
	// 4 bit initialisation
	// HAL_Delay(50); // wait for >40ms
	LCD_WriteCommand(0x3, 5);
 8009018:	2105      	movs	r1, #5
 800901a:	2003      	movs	r0, #3
 800901c:	f7ff ffb0 	bl	8008f80 <LCD_WriteCommand>
	// HAL_Delay(5); // wait for >4.1ms
	LCD_WriteCommand(0x3, 1);
 8009020:	2101      	movs	r1, #1
 8009022:	2003      	movs	r0, #3
 8009024:	f7ff ffac 	bl	8008f80 <LCD_WriteCommand>
	// HAL_Delay(1); // wait for >100us
	LCD_WriteCommand(0x3, 10);
 8009028:	210a      	movs	r1, #10
 800902a:	2003      	movs	r0, #3
 800902c:	f7ff ffa8 	bl	8008f80 <LCD_WriteCommand>
	// HAL_Delay(10);
	LCD_WriteCommand(0x2, 10); // 4bit mode
 8009030:	210a      	movs	r1, #10
 8009032:	2002      	movs	r0, #2
 8009034:	f7ff ffa4 	bl	8008f80 <LCD_WriteCommand>
							   // HAL_Delay(10);
							   //  dislay initialisation
	LCD_WriteCommand(0x28, 1); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8009038:	2101      	movs	r1, #1
 800903a:	2028      	movs	r0, #40	@ 0x28
 800903c:	f7ff ffa0 	bl	8008f80 <LCD_WriteCommand>
							   // HAL_Delay(1);
	LCD_WriteCommand(0x08, 1); // Display on/off control --> D=0,C=0, B=0 ---> display off
 8009040:	2101      	movs	r1, #1
 8009042:	2008      	movs	r0, #8
 8009044:	f7ff ff9c 	bl	8008f80 <LCD_WriteCommand>
							   // HAL_Delay(1);
	LCD_WriteCommand(0x01, 1); // clear display
 8009048:	2101      	movs	r1, #1
 800904a:	2001      	movs	r0, #1
 800904c:	f7ff ff98 	bl	8008f80 <LCD_WriteCommand>
							   // HAL_Delay(1);
							   // HAL_Delay(1);
	LCD_WriteCommand(0x06, 1); // Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8009050:	2101      	movs	r1, #1
 8009052:	2006      	movs	r0, #6
 8009054:	f7ff ff94 	bl	8008f80 <LCD_WriteCommand>
							   // HAL_Delay(1);
	LCD_WriteCommand(0x0C, 1); // Display on/off control --> D = 1, C and B =0. (Cursor and blink, last two bits)
 8009058:	2101      	movs	r1, #1
 800905a:	200c      	movs	r0, #12
 800905c:	f7ff ff90 	bl	8008f80 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 8009060:	b662      	cpsie	i
}
 8009062:	bf00      	nop
	__enable_irq();
}
 8009064:	bf00      	nop
 8009066:	bd80      	pop	{r7, pc}

08009068 <CacheChar>:
	LCD_WriteCommand(0x10 | (value << 2), 1);
	__enable_irq();
}

void CacheChar(uint8_t code)
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	4603      	mov	r3, r0
 8009070:	71fb      	strb	r3, [r7, #7]
	uint8_t index = 16 * cacheLCD.line + cacheLCD.position;
 8009072:	4b0f      	ldr	r3, [pc, #60]	@ (80090b0 <CacheChar+0x48>)
 8009074:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009078:	011b      	lsls	r3, r3, #4
 800907a:	b2da      	uxtb	r2, r3
 800907c:	4b0c      	ldr	r3, [pc, #48]	@ (80090b0 <CacheChar+0x48>)
 800907e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009082:	4413      	add	r3, r2
 8009084:	73fb      	strb	r3, [r7, #15]
	if (index < 32)
 8009086:	7bfb      	ldrb	r3, [r7, #15]
 8009088:	2b1f      	cmp	r3, #31
 800908a:	d803      	bhi.n	8009094 <CacheChar+0x2c>
		cacheLCD.string[index] = code; // cache the string for later use in Set_LCD
 800908c:	7bfb      	ldrb	r3, [r7, #15]
 800908e:	4908      	ldr	r1, [pc, #32]	@ (80090b0 <CacheChar+0x48>)
 8009090:	79fa      	ldrb	r2, [r7, #7]
 8009092:	54ca      	strb	r2, [r1, r3]
	cacheLCD.position++;
 8009094:	4b06      	ldr	r3, [pc, #24]	@ (80090b0 <CacheChar+0x48>)
 8009096:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800909a:	3301      	adds	r3, #1
 800909c:	b2da      	uxtb	r2, r3
 800909e:	4b04      	ldr	r3, [pc, #16]	@ (80090b0 <CacheChar+0x48>)
 80090a0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80090a4:	bf00      	nop
 80090a6:	3714      	adds	r7, #20
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr
 80090b0:	20000694 	.word	0x20000694

080090b4 <Clear_Cache>:

void Clear_Cache()
{
 80090b4:	b480      	push	{r7}
 80090b6:	b083      	sub	sp, #12
 80090b8:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 32; i++)
 80090ba:	2300      	movs	r3, #0
 80090bc:	71fb      	strb	r3, [r7, #7]
 80090be:	e006      	b.n	80090ce <Clear_Cache+0x1a>
	{
		cacheLCD.string[i] = 0;
 80090c0:	79fb      	ldrb	r3, [r7, #7]
 80090c2:	4a0b      	ldr	r2, [pc, #44]	@ (80090f0 <Clear_Cache+0x3c>)
 80090c4:	2100      	movs	r1, #0
 80090c6:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 32; i++)
 80090c8:	79fb      	ldrb	r3, [r7, #7]
 80090ca:	3301      	adds	r3, #1
 80090cc:	71fb      	strb	r3, [r7, #7]
 80090ce:	79fb      	ldrb	r3, [r7, #7]
 80090d0:	2b1f      	cmp	r3, #31
 80090d2:	d9f5      	bls.n	80090c0 <Clear_Cache+0xc>
	}
	cacheLCD.line = 0;
 80090d4:	4b06      	ldr	r3, [pc, #24]	@ (80090f0 <Clear_Cache+0x3c>)
 80090d6:	2200      	movs	r2, #0
 80090d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	cacheLCD.position = 0;
 80090dc:	4b04      	ldr	r3, [pc, #16]	@ (80090f0 <Clear_Cache+0x3c>)
 80090de:	2200      	movs	r2, #0
 80090e0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 80090e4:	bf00      	nop
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr
 80090f0:	20000694 	.word	0x20000694

080090f4 <CacheCursor>:
void CacheCursor(uint8_t code)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b085      	sub	sp, #20
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	4603      	mov	r3, r0
 80090fc:	71fb      	strb	r3, [r7, #7]
	if (!((code >= 0x80 && code <= 0x8F) || (code >= 0xC0 && code <= 0xCF)))
 80090fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009102:	2b00      	cmp	r3, #0
 8009104:	da02      	bge.n	800910c <CacheCursor+0x18>
 8009106:	79fb      	ldrb	r3, [r7, #7]
 8009108:	2b8f      	cmp	r3, #143	@ 0x8f
 800910a:	d905      	bls.n	8009118 <CacheCursor+0x24>
 800910c:	79fb      	ldrb	r3, [r7, #7]
 800910e:	2bbf      	cmp	r3, #191	@ 0xbf
 8009110:	d91a      	bls.n	8009148 <CacheCursor+0x54>
 8009112:	79fb      	ldrb	r3, [r7, #7]
 8009114:	2bcf      	cmp	r3, #207	@ 0xcf
 8009116:	d817      	bhi.n	8009148 <CacheCursor+0x54>
		return;
	uint8_t line = ((code >> 4) & 0xF) == 0xC ? 1 : 0;
 8009118:	79fb      	ldrb	r3, [r7, #7]
 800911a:	091b      	lsrs	r3, r3, #4
 800911c:	b2db      	uxtb	r3, r3
 800911e:	f003 030f 	and.w	r3, r3, #15
 8009122:	2b0c      	cmp	r3, #12
 8009124:	bf0c      	ite	eq
 8009126:	2301      	moveq	r3, #1
 8009128:	2300      	movne	r3, #0
 800912a:	b2db      	uxtb	r3, r3
 800912c:	73fb      	strb	r3, [r7, #15]
	uint8_t position = (code & 0xF);
 800912e:	79fb      	ldrb	r3, [r7, #7]
 8009130:	f003 030f 	and.w	r3, r3, #15
 8009134:	73bb      	strb	r3, [r7, #14]
	cacheLCD.line = line;
 8009136:	4a07      	ldr	r2, [pc, #28]	@ (8009154 <CacheCursor+0x60>)
 8009138:	7bfb      	ldrb	r3, [r7, #15]
 800913a:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
	cacheLCD.position = position;
 800913e:	4a05      	ldr	r2, [pc, #20]	@ (8009154 <CacheCursor+0x60>)
 8009140:	7bbb      	ldrb	r3, [r7, #14]
 8009142:	f882 3022 	strb.w	r3, [r2, #34]	@ 0x22
 8009146:	e000      	b.n	800914a <CacheCursor+0x56>
		return;
 8009148:	bf00      	nop
}
 800914a:	3714      	adds	r7, #20
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr
 8009154:	20000694 	.word	0x20000694

08009158 <Clear_Display>:
void Clear_Display()
{
 8009158:	b580      	push	{r7, lr}
 800915a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800915c:	b672      	cpsid	i
}
 800915e:	bf00      	nop
	__disable_irq();
	LCD_WriteCommand(0x01, 2);
 8009160:	2102      	movs	r1, #2
 8009162:	2001      	movs	r0, #1
 8009164:	f7ff ff0c 	bl	8008f80 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 8009168:	b662      	cpsie	i
}
 800916a:	bf00      	nop
	__enable_irq();
}
 800916c:	bf00      	nop
 800916e:	bd80      	pop	{r7, pc}

08009170 <CursorPositionToCode>:
	Clear_Display();
	Write_String_LCD(string);
	__enable_irq();
}
uint8_t CursorPositionToCode(uint8_t line, uint8_t position)
{
 8009170:	b480      	push	{r7}
 8009172:	b085      	sub	sp, #20
 8009174:	af00      	add	r7, sp, #0
 8009176:	4603      	mov	r3, r0
 8009178:	460a      	mov	r2, r1
 800917a:	71fb      	strb	r3, [r7, #7]
 800917c:	4613      	mov	r3, r2
 800917e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8009180:	b672      	cpsid	i
}
 8009182:	bf00      	nop
	__disable_irq();
	uint8_t location = line ? 0xC0 : 0x80;
 8009184:	79fb      	ldrb	r3, [r7, #7]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d001      	beq.n	800918e <CursorPositionToCode+0x1e>
 800918a:	23c0      	movs	r3, #192	@ 0xc0
 800918c:	e000      	b.n	8009190 <CursorPositionToCode+0x20>
 800918e:	2380      	movs	r3, #128	@ 0x80
 8009190:	73fb      	strb	r3, [r7, #15]
	location |= position;
 8009192:	7bfa      	ldrb	r2, [r7, #15]
 8009194:	79bb      	ldrb	r3, [r7, #6]
 8009196:	4313      	orrs	r3, r2
 8009198:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 800919a:	b662      	cpsie	i
}
 800919c:	bf00      	nop
	__enable_irq();
	return location;
 800919e:	7bfb      	ldrb	r3, [r7, #15]
}
 80091a0:	4618      	mov	r0, r3
 80091a2:	3714      	adds	r7, #20
 80091a4:	46bd      	mov	sp, r7
 80091a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091aa:	4770      	bx	lr

080091ac <Set_CursorPosition>:
void Set_CursorPosition(uint8_t line, uint8_t position)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	4603      	mov	r3, r0
 80091b4:	460a      	mov	r2, r1
 80091b6:	71fb      	strb	r3, [r7, #7]
 80091b8:	4613      	mov	r3, r2
 80091ba:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 80091bc:	b672      	cpsid	i
}
 80091be:	bf00      	nop
	__disable_irq();
	uint8_t location = CursorPositionToCode(line, position);
 80091c0:	79ba      	ldrb	r2, [r7, #6]
 80091c2:	79fb      	ldrb	r3, [r7, #7]
 80091c4:	4611      	mov	r1, r2
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7ff ffd2 	bl	8009170 <CursorPositionToCode>
 80091cc:	4603      	mov	r3, r0
 80091ce:	73fb      	strb	r3, [r7, #15]
	LCD_WriteCommand(location, 0);
 80091d0:	7bfb      	ldrb	r3, [r7, #15]
 80091d2:	2100      	movs	r1, #0
 80091d4:	4618      	mov	r0, r3
 80091d6:	f7ff fed3 	bl	8008f80 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 80091da:	b662      	cpsie	i
}
 80091dc:	bf00      	nop
	__enable_irq();
}
 80091de:	bf00      	nop
 80091e0:	3710      	adds	r7, #16
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}

080091e6 <Write_String_Sector_LCD>:

void Write_String_Sector_LCD(uint8_t sector, char *string)
{
 80091e6:	b580      	push	{r7, lr}
 80091e8:	b082      	sub	sp, #8
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	4603      	mov	r3, r0
 80091ee:	6039      	str	r1, [r7, #0]
 80091f0:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 80091f2:	b672      	cpsid	i
}
 80091f4:	bf00      	nop
	__disable_irq();
	// uint8_t lastPosition = cacheLCD.position;
	// uint8_t lastLine = cacheLCD.line;
	Set_CursorPosition(sector / 4, (sector % 4) * 4);
 80091f6:	79fb      	ldrb	r3, [r7, #7]
 80091f8:	089b      	lsrs	r3, r3, #2
 80091fa:	b2da      	uxtb	r2, r3
 80091fc:	79fb      	ldrb	r3, [r7, #7]
 80091fe:	f003 0303 	and.w	r3, r3, #3
 8009202:	b2db      	uxtb	r3, r3
 8009204:	009b      	lsls	r3, r3, #2
 8009206:	b2db      	uxtb	r3, r3
 8009208:	4619      	mov	r1, r3
 800920a:	4610      	mov	r0, r2
 800920c:	f7ff ffce 	bl	80091ac <Set_CursorPosition>
	Write_String_LCD(string);
 8009210:	6838      	ldr	r0, [r7, #0]
 8009212:	f7ff feca 	bl	8008faa <Write_String_LCD>
  __ASM volatile ("cpsie i" : : : "memory");
 8009216:	b662      	cpsie	i
}
 8009218:	bf00      	nop
	// Set_CursorPosition(lastLine, lastPosition);
	__enable_irq();
}
 800921a:	bf00      	nop
 800921c:	3708      	adds	r7, #8
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}
 8009222:	0000      	movs	r0, r0
 8009224:	0000      	movs	r0, r0
	...

08009228 <DisplayNumber>:

void DisplayNumber(long num, int8_t line, int8_t position, uint8_t from, uint8_t digits)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b086      	sub	sp, #24
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	4608      	mov	r0, r1
 8009232:	4611      	mov	r1, r2
 8009234:	461a      	mov	r2, r3
 8009236:	4603      	mov	r3, r0
 8009238:	70fb      	strb	r3, [r7, #3]
 800923a:	460b      	mov	r3, r1
 800923c:	70bb      	strb	r3, [r7, #2]
 800923e:	4613      	mov	r3, r2
 8009240:	707b      	strb	r3, [r7, #1]
  __ASM volatile ("cpsid i" : : : "memory");
 8009242:	b672      	cpsid	i
}
 8009244:	bf00      	nop
	__disable_irq();
	int logOf = digits - 1;
 8009246:	f897 3020 	ldrb.w	r3, [r7, #32]
 800924a:	3b01      	subs	r3, #1
 800924c:	617b      	str	r3, [r7, #20]
	if ((line != -1) && (position != -1))
 800924e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009252:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009256:	d012      	beq.n	800927e <DisplayNumber+0x56>
 8009258:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800925c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009260:	d00d      	beq.n	800927e <DisplayNumber+0x56>
		Set_CursorPosition(line, from ? position - logOf : position);
 8009262:	78f8      	ldrb	r0, [r7, #3]
 8009264:	787b      	ldrb	r3, [r7, #1]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d005      	beq.n	8009276 <DisplayNumber+0x4e>
 800926a:	78ba      	ldrb	r2, [r7, #2]
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	b2db      	uxtb	r3, r3
 8009270:	1ad3      	subs	r3, r2, r3
 8009272:	b2db      	uxtb	r3, r3
 8009274:	e000      	b.n	8009278 <DisplayNumber+0x50>
 8009276:	78bb      	ldrb	r3, [r7, #2]
 8009278:	4619      	mov	r1, r3
 800927a:	f7ff ff97 	bl	80091ac <Set_CursorPosition>
	if (num < 0)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2b00      	cmp	r3, #0
 8009282:	da08      	bge.n	8009296 <DisplayNumber+0x6e>
	{
		LCD_WriteData('-');
 8009284:	202d      	movs	r0, #45	@ 0x2d
 8009286:	f7ff fe69 	bl	8008f5c <LCD_WriteData>
		--logOf;
 800928a:	697b      	ldr	r3, [r7, #20]
 800928c:	3b01      	subs	r3, #1
 800928e:	617b      	str	r3, [r7, #20]
		num = -num;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	425b      	negs	r3, r3
 8009294:	607b      	str	r3, [r7, #4]
	}

	for (int i = logOf; i >= 0; i--)
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	613b      	str	r3, [r7, #16]
 800929a:	e029      	b.n	80092f0 <DisplayNumber+0xc8>
	{
		uint8_t place = (int)num / (int)pow(10, i);
 800929c:	6938      	ldr	r0, [r7, #16]
 800929e:	f7f7 f939 	bl	8000514 <__aeabi_i2d>
 80092a2:	4602      	mov	r2, r0
 80092a4:	460b      	mov	r3, r1
 80092a6:	ec43 2b11 	vmov	d1, r2, r3
 80092aa:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8009308 <DisplayNumber+0xe0>
 80092ae:	f001 fba9 	bl	800aa04 <pow>
 80092b2:	ec53 2b10 	vmov	r2, r3, d0
 80092b6:	4610      	mov	r0, r2
 80092b8:	4619      	mov	r1, r3
 80092ba:	f7f7 fc45 	bl	8000b48 <__aeabi_d2iz>
 80092be:	4602      	mov	r2, r0
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80092c6:	73fb      	strb	r3, [r7, #15]
		uint8_t digit = place % 10;
 80092c8:	7bfa      	ldrb	r2, [r7, #15]
 80092ca:	4b11      	ldr	r3, [pc, #68]	@ (8009310 <DisplayNumber+0xe8>)
 80092cc:	fba3 1302 	umull	r1, r3, r3, r2
 80092d0:	08d9      	lsrs	r1, r3, #3
 80092d2:	460b      	mov	r3, r1
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	440b      	add	r3, r1
 80092d8:	005b      	lsls	r3, r3, #1
 80092da:	1ad3      	subs	r3, r2, r3
 80092dc:	73bb      	strb	r3, [r7, #14]
		LCD_WriteData(digit + '0');
 80092de:	7bbb      	ldrb	r3, [r7, #14]
 80092e0:	3330      	adds	r3, #48	@ 0x30
 80092e2:	b2db      	uxtb	r3, r3
 80092e4:	4618      	mov	r0, r3
 80092e6:	f7ff fe39 	bl	8008f5c <LCD_WriteData>
	for (int i = logOf; i >= 0; i--)
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	3b01      	subs	r3, #1
 80092ee:	613b      	str	r3, [r7, #16]
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	dad2      	bge.n	800929c <DisplayNumber+0x74>
  __ASM volatile ("cpsie i" : : : "memory");
 80092f6:	b662      	cpsie	i
}
 80092f8:	bf00      	nop
	}
	__enable_irq();
}
 80092fa:	bf00      	nop
 80092fc:	3718      	adds	r7, #24
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	f3af 8000 	nop.w
 8009308:	00000000 	.word	0x00000000
 800930c:	40240000 	.word	0x40240000
 8009310:	cccccccd 	.word	0xcccccccd
 8009314:	00000000 	.word	0x00000000

08009318 <DisplayDecimal>:

void DisplayDecimal(double num, int8_t line, int8_t position, uint8_t from, uint8_t digits)
{
 8009318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800931a:	b08b      	sub	sp, #44	@ 0x2c
 800931c:	af00      	add	r7, sp, #0
 800931e:	ed87 0b02 	vstr	d0, [r7, #8]
 8009322:	4606      	mov	r6, r0
 8009324:	4608      	mov	r0, r1
 8009326:	4611      	mov	r1, r2
 8009328:	461a      	mov	r2, r3
 800932a:	4633      	mov	r3, r6
 800932c:	71fb      	strb	r3, [r7, #7]
 800932e:	4603      	mov	r3, r0
 8009330:	71bb      	strb	r3, [r7, #6]
 8009332:	460b      	mov	r3, r1
 8009334:	717b      	strb	r3, [r7, #5]
 8009336:	4613      	mov	r3, r2
 8009338:	713b      	strb	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800933a:	b672      	cpsid	i
}
 800933c:	bf00      	nop
	__disable_irq();
	int maxDigits = digits - 1;
 800933e:	793b      	ldrb	r3, [r7, #4]
 8009340:	3b01      	subs	r3, #1
 8009342:	61fb      	str	r3, [r7, #28]
	int logOf = (int)log10(num);
 8009344:	ed97 0b02 	vldr	d0, [r7, #8]
 8009348:	f001 fb1e 	bl	800a988 <log10>
 800934c:	ec53 2b10 	vmov	r2, r3, d0
 8009350:	4610      	mov	r0, r2
 8009352:	4619      	mov	r1, r3
 8009354:	f7f7 fbf8 	bl	8000b48 <__aeabi_d2iz>
 8009358:	4603      	mov	r3, r0
 800935a:	627b      	str	r3, [r7, #36]	@ 0x24

	if (logOf > maxDigits)
 800935c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800935e:	69fb      	ldr	r3, [r7, #28]
 8009360:	429a      	cmp	r2, r3
 8009362:	dd01      	ble.n	8009368 <DisplayDecimal+0x50>
		logOf = maxDigits;
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	627b      	str	r3, [r7, #36]	@ 0x24
	if ((line != -1) && (position != -1))
 8009368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800936c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009370:	d012      	beq.n	8009398 <DisplayDecimal+0x80>
 8009372:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800937a:	d00d      	beq.n	8009398 <DisplayDecimal+0x80>
		Set_CursorPosition(line, from ? position - maxDigits : position);
 800937c:	79f8      	ldrb	r0, [r7, #7]
 800937e:	797b      	ldrb	r3, [r7, #5]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d005      	beq.n	8009390 <DisplayDecimal+0x78>
 8009384:	79ba      	ldrb	r2, [r7, #6]
 8009386:	69fb      	ldr	r3, [r7, #28]
 8009388:	b2db      	uxtb	r3, r3
 800938a:	1ad3      	subs	r3, r2, r3
 800938c:	b2db      	uxtb	r3, r3
 800938e:	e000      	b.n	8009392 <DisplayDecimal+0x7a>
 8009390:	79bb      	ldrb	r3, [r7, #6]
 8009392:	4619      	mov	r1, r3
 8009394:	f7ff ff0a 	bl	80091ac <Set_CursorPosition>
	if (num < 0)
 8009398:	f04f 0200 	mov.w	r2, #0
 800939c:	f04f 0300 	mov.w	r3, #0
 80093a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80093a4:	f7f7 fb92 	bl	8000acc <__aeabi_dcmplt>
 80093a8:	4603      	mov	r3, r0
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d00b      	beq.n	80093c6 <DisplayDecimal+0xae>
	{
		LCD_WriteData('-');
 80093ae:	202d      	movs	r0, #45	@ 0x2d
 80093b0:	f7ff fdd4 	bl	8008f5c <LCD_WriteData>
		--logOf;
 80093b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b6:	3b01      	subs	r3, #1
 80093b8:	627b      	str	r3, [r7, #36]	@ 0x24
		num = -num;
 80093ba:	68bc      	ldr	r4, [r7, #8]
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80093c2:	e9c7 4502 	strd	r4, r5, [r7, #8]
	}
	int decimalplaces = -(logOf - maxDigits - 1);
 80093c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	1ad3      	subs	r3, r2, r3
 80093cc:	f1c3 0301 	rsb	r3, r3, #1
 80093d0:	61bb      	str	r3, [r7, #24]
	for (int i = logOf; i >= decimalplaces; i--)
 80093d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093d4:	623b      	str	r3, [r7, #32]
 80093d6:	e037      	b.n	8009448 <DisplayDecimal+0x130>
	{
		uint8_t place = (int)num / (int)pow(10, i);
 80093d8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80093dc:	f7f7 fbb4 	bl	8000b48 <__aeabi_d2iz>
 80093e0:	4604      	mov	r4, r0
 80093e2:	6a38      	ldr	r0, [r7, #32]
 80093e4:	f7f7 f896 	bl	8000514 <__aeabi_i2d>
 80093e8:	4602      	mov	r2, r0
 80093ea:	460b      	mov	r3, r1
 80093ec:	ec43 2b11 	vmov	d1, r2, r3
 80093f0:	ed9f 0b1b 	vldr	d0, [pc, #108]	@ 8009460 <DisplayDecimal+0x148>
 80093f4:	f001 fb06 	bl	800aa04 <pow>
 80093f8:	ec53 2b10 	vmov	r2, r3, d0
 80093fc:	4610      	mov	r0, r2
 80093fe:	4619      	mov	r1, r3
 8009400:	f7f7 fba2 	bl	8000b48 <__aeabi_d2iz>
 8009404:	4603      	mov	r3, r0
 8009406:	fb94 f3f3 	sdiv	r3, r4, r3
 800940a:	75fb      	strb	r3, [r7, #23]
		uint8_t digit = place % 10;
 800940c:	7dfa      	ldrb	r2, [r7, #23]
 800940e:	4b16      	ldr	r3, [pc, #88]	@ (8009468 <DisplayDecimal+0x150>)
 8009410:	fba3 1302 	umull	r1, r3, r3, r2
 8009414:	08d9      	lsrs	r1, r3, #3
 8009416:	460b      	mov	r3, r1
 8009418:	009b      	lsls	r3, r3, #2
 800941a:	440b      	add	r3, r1
 800941c:	005b      	lsls	r3, r3, #1
 800941e:	1ad3      	subs	r3, r2, r3
 8009420:	75bb      	strb	r3, [r7, #22]
		LCD_WriteData(digit + '0');
 8009422:	7dbb      	ldrb	r3, [r7, #22]
 8009424:	3330      	adds	r3, #48	@ 0x30
 8009426:	b2db      	uxtb	r3, r3
 8009428:	4618      	mov	r0, r3
 800942a:	f7ff fd97 	bl	8008f5c <LCD_WriteData>
		if (i >= decimalplaces && i == 0)
 800942e:	6a3a      	ldr	r2, [r7, #32]
 8009430:	69bb      	ldr	r3, [r7, #24]
 8009432:	429a      	cmp	r2, r3
 8009434:	db05      	blt.n	8009442 <DisplayDecimal+0x12a>
 8009436:	6a3b      	ldr	r3, [r7, #32]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d102      	bne.n	8009442 <DisplayDecimal+0x12a>
			LCD_WriteData('.');
 800943c:	202e      	movs	r0, #46	@ 0x2e
 800943e:	f7ff fd8d 	bl	8008f5c <LCD_WriteData>
	for (int i = logOf; i >= decimalplaces; i--)
 8009442:	6a3b      	ldr	r3, [r7, #32]
 8009444:	3b01      	subs	r3, #1
 8009446:	623b      	str	r3, [r7, #32]
 8009448:	6a3a      	ldr	r2, [r7, #32]
 800944a:	69bb      	ldr	r3, [r7, #24]
 800944c:	429a      	cmp	r2, r3
 800944e:	dac3      	bge.n	80093d8 <DisplayDecimal+0xc0>
  __ASM volatile ("cpsie i" : : : "memory");
 8009450:	b662      	cpsie	i
}
 8009452:	bf00      	nop
	}
	__enable_irq();
}
 8009454:	bf00      	nop
 8009456:	372c      	adds	r7, #44	@ 0x2c
 8009458:	46bd      	mov	sp, r7
 800945a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800945c:	f3af 8000 	nop.w
 8009460:	00000000 	.word	0x00000000
 8009464:	40240000 	.word	0x40240000
 8009468:	cccccccd 	.word	0xcccccccd

0800946c <tc_init>:
#include "max6675.h"
#include "stdint.h"
max6675_tc *tc_init(SPI_HandleTypeDef *hspi, GPIO_TypeDef *CS_PORT, uint16_t CS_PIN)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b086      	sub	sp, #24
 8009470:	af00      	add	r7, sp, #0
 8009472:	60f8      	str	r0, [r7, #12]
 8009474:	60b9      	str	r1, [r7, #8]
 8009476:	4613      	mov	r3, r2
 8009478:	80fb      	strh	r3, [r7, #6]
    max6675_tc *sensor = (max6675_tc *)malloc(sizeof(max6675_tc));
 800947a:	2010      	movs	r0, #16
 800947c:	f000 fb40 	bl	8009b00 <malloc>
 8009480:	4603      	mov	r3, r0
 8009482:	617b      	str	r3, [r7, #20]
    sensor->hspi = hspi;
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	68fa      	ldr	r2, [r7, #12]
 8009488:	60da      	str	r2, [r3, #12]
    sensor->CS_PORT = CS_PORT;
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	68ba      	ldr	r2, [r7, #8]
 800948e:	605a      	str	r2, [r3, #4]
    sensor->CS_PIN = CS_PIN;
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	88fa      	ldrh	r2, [r7, #6]
 8009494:	811a      	strh	r2, [r3, #8]
    return sensor;
 8009496:	697b      	ldr	r3, [r7, #20]
}
 8009498:	4618      	mov	r0, r3
 800949a:	3718      	adds	r7, #24
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <tc_readTemp>:

float tc_readTemp(max6675_tc *sensor)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b086      	sub	sp, #24
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
    uint8_t buffer[2];
    uint16_t rawValue;
    if (!sensor || !sensor->CS_PORT || !sensor->hspi)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d007      	beq.n	80094be <tc_readTemp+0x1e>
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d003      	beq.n	80094be <tc_readTemp+0x1e>
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	68db      	ldr	r3, [r3, #12]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d102      	bne.n	80094c4 <tc_readTemp+0x24>
    {
        return 0.0f;
 80094be:	f04f 0300 	mov.w	r3, #0
 80094c2:	e03b      	b.n	800953c <tc_readTemp+0x9c>
    }
    HAL_GPIO_WritePin(sensor->CS_PORT, sensor->CS_PIN, GPIO_PIN_RESET);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6858      	ldr	r0, [r3, #4]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	891b      	ldrh	r3, [r3, #8]
 80094cc:	2200      	movs	r2, #0
 80094ce:	4619      	mov	r1, r3
 80094d0:	f7f8 ff4c 	bl	800236c <HAL_GPIO_WritePin>
//    HAL_Delay(1);
    if (HAL_SPI_Receive(sensor->hspi, buffer, 2, 100) != HAL_OK)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	68d8      	ldr	r0, [r3, #12]
 80094d8:	f107 010c 	add.w	r1, r7, #12
 80094dc:	2364      	movs	r3, #100	@ 0x64
 80094de:	2202      	movs	r2, #2
 80094e0:	f7fa fc31 	bl	8003d46 <HAL_SPI_Receive>
 80094e4:	4603      	mov	r3, r0
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d00a      	beq.n	8009500 <tc_readTemp+0x60>
    {
        HAL_GPIO_WritePin(sensor->CS_PORT, sensor->CS_PIN, GPIO_PIN_SET);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6858      	ldr	r0, [r3, #4]
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	891b      	ldrh	r3, [r3, #8]
 80094f2:	2201      	movs	r2, #1
 80094f4:	4619      	mov	r1, r3
 80094f6:	f7f8 ff39 	bl	800236c <HAL_GPIO_WritePin>
        return sensor->tempCelcius;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	e01d      	b.n	800953c <tc_readTemp+0x9c>
    }
    HAL_GPIO_WritePin(sensor->CS_PORT, sensor->CS_PIN, GPIO_PIN_SET);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6858      	ldr	r0, [r3, #4]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	891b      	ldrh	r3, [r3, #8]
 8009508:	2201      	movs	r2, #1
 800950a:	4619      	mov	r1, r3
 800950c:	f7f8 ff2e 	bl	800236c <HAL_GPIO_WritePin>

    rawValue = (buffer[0] | (buffer[1] << 8)) >> 3;
 8009510:	7b3b      	ldrb	r3, [r7, #12]
 8009512:	461a      	mov	r2, r3
 8009514:	7b7b      	ldrb	r3, [r7, #13]
 8009516:	021b      	lsls	r3, r3, #8
 8009518:	4313      	orrs	r3, r2
 800951a:	10db      	asrs	r3, r3, #3
 800951c:	82fb      	strh	r3, [r7, #22]
    float celcius = rawValue * HIGH_TEMP_C / DATA_OUTPUT_RES;
 800951e:	8afb      	ldrh	r3, [r7, #22]
 8009520:	2b00      	cmp	r3, #0
 8009522:	da00      	bge.n	8009526 <tc_readTemp+0x86>
 8009524:	3303      	adds	r3, #3
 8009526:	109b      	asrs	r3, r3, #2
 8009528:	ee07 3a90 	vmov	s15, r3
 800952c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009530:	edc7 7a04 	vstr	s15, [r7, #16]
    sensor->tempCelcius = celcius;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	693a      	ldr	r2, [r7, #16]
 8009538:	601a      	str	r2, [r3, #0]

    return celcius;
 800953a:	693b      	ldr	r3, [r7, #16]
}
 800953c:	ee07 3a90 	vmov	s15, r3
 8009540:	eeb0 0a67 	vmov.f32	s0, s15
 8009544:	3718      	adds	r7, #24
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}
	...

0800954c <onRotateTimeoutCallback>:
static uint32_t timeoutLast = 0;
bool onRotateTimeout = false;
#define ON_ROTATE_TIMEOUT_DELAY 1000
void runRotateTimeout(bool force);
void onRotateTimeoutCallback(void)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b084      	sub	sp, #16
 8009550:	af02      	add	r7, sp, #8

	if (TIM3->CNT != timeoutLast)
 8009552:	4b2e      	ldr	r3, [pc, #184]	@ (800960c <onRotateTimeoutCallback+0xc0>)
 8009554:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009556:	4b2e      	ldr	r3, [pc, #184]	@ (8009610 <onRotateTimeoutCallback+0xc4>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	429a      	cmp	r2, r3
 800955c:	d047      	beq.n	80095ee <onRotateTimeoutCallback+0xa2>
	{
		long delta = ((long)TIM3->CNT-(long)timeoutLast);
 800955e:	4b2b      	ldr	r3, [pc, #172]	@ (800960c <onRotateTimeoutCallback+0xc0>)
 8009560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009562:	461a      	mov	r2, r3
 8009564:	4b2a      	ldr	r3, [pc, #168]	@ (8009610 <onRotateTimeoutCallback+0xc4>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	1ad3      	subs	r3, r2, r3
 800956a:	607b      	str	r3, [r7, #4]
		if (delta <= -((long)TIM3->ARR + 1))
 800956c:	4b27      	ldr	r3, [pc, #156]	@ (800960c <onRotateTimeoutCallback+0xc0>)
 800956e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009570:	43db      	mvns	r3, r3
 8009572:	687a      	ldr	r2, [r7, #4]
 8009574:	429a      	cmp	r2, r3
 8009576:	dc06      	bgt.n	8009586 <onRotateTimeoutCallback+0x3a>
		{
			delta += ((long)TIM3->ARR + 1);
 8009578:	4b24      	ldr	r3, [pc, #144]	@ (800960c <onRotateTimeoutCallback+0xc0>)
 800957a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800957c:	3301      	adds	r3, #1
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	4413      	add	r3, r2
 8009582:	607b      	str	r3, [r7, #4]
 8009584:	e00b      	b.n	800959e <onRotateTimeoutCallback+0x52>
		}
		else if (delta >= ((long)TIM3->ARR + 1))
 8009586:	4b21      	ldr	r3, [pc, #132]	@ (800960c <onRotateTimeoutCallback+0xc0>)
 8009588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800958a:	461a      	mov	r2, r3
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	4293      	cmp	r3, r2
 8009590:	dd05      	ble.n	800959e <onRotateTimeoutCallback+0x52>
		{
			delta -= ((long)TIM3->ARR + 1);
 8009592:	4b1e      	ldr	r3, [pc, #120]	@ (800960c <onRotateTimeoutCallback+0xc0>)
 8009594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009596:	3301      	adds	r3, #1
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	1ad3      	subs	r3, r2, r3
 800959c:	607b      	str	r3, [r7, #4]
		}
		DisplayNumber(delta, 1, 7, 0, 4);
 800959e:	2304      	movs	r3, #4
 80095a0:	9300      	str	r3, [sp, #0]
 80095a2:	2300      	movs	r3, #0
 80095a4:	2207      	movs	r2, #7
 80095a6:	2101      	movs	r1, #1
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f7ff fe3d 	bl	8009228 <DisplayNumber>
		saveControllerDataSD(CONTROLLER_DATA_PATH, &controllerData);
 80095ae:	4919      	ldr	r1, [pc, #100]	@ (8009614 <onRotateTimeoutCallback+0xc8>)
 80095b0:	4819      	ldr	r0, [pc, #100]	@ (8009618 <onRotateTimeoutCallback+0xcc>)
 80095b2:	f000 f9bb 	bl	800992c <saveControllerDataSD>

		runRotateTimeout(true);
 80095b6:	2001      	movs	r0, #1
 80095b8:	f000 f832 	bl	8009620 <runRotateTimeout>
		onRotateTimeout = true;
 80095bc:	4b17      	ldr	r3, [pc, #92]	@ (800961c <onRotateTimeoutCallback+0xd0>)
 80095be:	2201      	movs	r2, #1
 80095c0:	701a      	strb	r2, [r3, #0]
		timeoutLast = TIM3->CNT;
 80095c2:	4b12      	ldr	r3, [pc, #72]	@ (800960c <onRotateTimeoutCallback+0xc0>)
 80095c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095c6:	4a12      	ldr	r2, [pc, #72]	@ (8009610 <onRotateTimeoutCallback+0xc4>)
 80095c8:	6013      	str	r3, [r2, #0]
		controllerData.desiredTemperature += (float)(delta) / 10.0f;
 80095ca:	4b12      	ldr	r3, [pc, #72]	@ (8009614 <onRotateTimeoutCallback+0xc8>)
 80095cc:	ed93 7a00 	vldr	s14, [r3]
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	ee07 3a90 	vmov	s15, r3
 80095d6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80095da:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 80095de:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80095e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009614 <onRotateTimeoutCallback+0xc8>)
 80095e8:	edc3 7a00 	vstr	s15, [r3]
	else {
		onRotateTimeout = false;
		DisplayNumber(0, 1, 7, 0, 4);
	}

}
 80095ec:	e00a      	b.n	8009604 <onRotateTimeoutCallback+0xb8>
		onRotateTimeout = false;
 80095ee:	4b0b      	ldr	r3, [pc, #44]	@ (800961c <onRotateTimeoutCallback+0xd0>)
 80095f0:	2200      	movs	r2, #0
 80095f2:	701a      	strb	r2, [r3, #0]
		DisplayNumber(0, 1, 7, 0, 4);
 80095f4:	2304      	movs	r3, #4
 80095f6:	9300      	str	r3, [sp, #0]
 80095f8:	2300      	movs	r3, #0
 80095fa:	2207      	movs	r2, #7
 80095fc:	2101      	movs	r1, #1
 80095fe:	2000      	movs	r0, #0
 8009600:	f7ff fe12 	bl	8009228 <DisplayNumber>
}
 8009604:	bf00      	nop
 8009606:	3708      	adds	r7, #8
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}
 800960c:	40000400 	.word	0x40000400
 8009610:	20000ecc 	.word	0x20000ecc
 8009614:	20000edc 	.word	0x20000edc
 8009618:	0800bdd4 	.word	0x0800bdd4
 800961c:	20000ed0 	.word	0x20000ed0

08009620 <runRotateTimeout>:
void runRotateTimeout(bool force)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b082      	sub	sp, #8
 8009624:	af00      	add	r7, sp, #0
 8009626:	4603      	mov	r3, r0
 8009628:	71fb      	strb	r3, [r7, #7]
	if (!force && onRotateTimeout)
 800962a:	79fb      	ldrb	r3, [r7, #7]
 800962c:	f083 0301 	eor.w	r3, r3, #1
 8009630:	b2db      	uxtb	r3, r3
 8009632:	2b00      	cmp	r3, #0
 8009634:	d003      	beq.n	800963e <runRotateTimeout+0x1e>
 8009636:	4b0a      	ldr	r3, [pc, #40]	@ (8009660 <runRotateTimeout+0x40>)
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d10c      	bne.n	8009658 <runRotateTimeout+0x38>
		return;
	onRotateTimeout = true;
 800963e:	4b08      	ldr	r3, [pc, #32]	@ (8009660 <runRotateTimeout+0x40>)
 8009640:	2201      	movs	r2, #1
 8009642:	701a      	strb	r2, [r3, #0]
	timeoutLast = TIM3->CNT;
 8009644:	4b07      	ldr	r3, [pc, #28]	@ (8009664 <runRotateTimeout+0x44>)
 8009646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009648:	4a07      	ldr	r2, [pc, #28]	@ (8009668 <runRotateTimeout+0x48>)
 800964a:	6013      	str	r3, [r2, #0]
	runTimeout(onRotateTimeoutCallback, ON_ROTATE_TIMEOUT_DELAY);
 800964c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8009650:	4806      	ldr	r0, [pc, #24]	@ (800966c <runRotateTimeout+0x4c>)
 8009652:	f7ff f8a1 	bl	8008798 <runTimeout>
 8009656:	e000      	b.n	800965a <runRotateTimeout+0x3a>
		return;
 8009658:	bf00      	nop
}
 800965a:	3708      	adds	r7, #8
 800965c:	46bd      	mov	sp, r7
 800965e:	bd80      	pop	{r7, pc}
 8009660:	20000ed0 	.word	0x20000ed0
 8009664:	40000400 	.word	0x40000400
 8009668:	20000ecc 	.word	0x20000ecc
 800966c:	0800954d 	.word	0x0800954d

08009670 <onRotate>:
void onRotate(int16_t cnt, uint32_t counting_down)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b0ba      	sub	sp, #232	@ 0xe8
 8009674:	af02      	add	r7, sp, #8
 8009676:	4603      	mov	r3, r0
 8009678:	6039      	str	r1, [r7, #0]
 800967a:	80fb      	strh	r3, [r7, #6]
	int16_t delta = (int16_t)(cnt - last);
 800967c:	88fa      	ldrh	r2, [r7, #6]
 800967e:	4b23      	ldr	r3, [pc, #140]	@ (800970c <onRotate+0x9c>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	b29b      	uxth	r3, r3
 8009684:	1ad3      	subs	r3, r2, r3
 8009686:	b29b      	uxth	r3, r3
 8009688:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
	if (counting_down && delta > 0)
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d012      	beq.n	80096b8 <onRotate+0x48>
 8009692:	f9b7 30de 	ldrsh.w	r3, [r7, #222]	@ 0xde
 8009696:	2b00      	cmp	r3, #0
 8009698:	dd0e      	ble.n	80096b8 <onRotate+0x48>
	{
		delta -= (getTimer3Instance().ARR + 1);
 800969a:	f107 030c 	add.w	r3, r7, #12
 800969e:	4618      	mov	r0, r3
 80096a0:	f7f7 fc10 	bl	8000ec4 <getTimer3Instance>
 80096a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a6:	3301      	adds	r3, #1
 80096a8:	f8b7 20de 	ldrh.w	r2, [r7, #222]	@ 0xde
 80096ac:	b29b      	uxth	r3, r3
 80096ae:	1ad3      	subs	r3, r2, r3
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
 80096b6:	e015      	b.n	80096e4 <onRotate+0x74>
	}
	else if (!counting_down && delta < 0)
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d112      	bne.n	80096e4 <onRotate+0x74>
 80096be:	f9b7 30de 	ldrsh.w	r3, [r7, #222]	@ 0xde
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	da0e      	bge.n	80096e4 <onRotate+0x74>
	{
		delta += (getTimer3Instance().ARR + 1);
 80096c6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80096ca:	4618      	mov	r0, r3
 80096cc:	f7f7 fbfa 	bl	8000ec4 <getTimer3Instance>
 80096d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80096d4:	3301      	adds	r3, #1
 80096d6:	b29a      	uxth	r2, r3
 80096d8:	f8b7 30de 	ldrh.w	r3, [r7, #222]	@ 0xde
 80096dc:	4413      	add	r3, r2
 80096de:	b29b      	uxth	r3, r3
 80096e0:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
	}
	last = cnt;
 80096e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80096e8:	4a08      	ldr	r2, [pc, #32]	@ (800970c <onRotate+0x9c>)
 80096ea:	6013      	str	r3, [r2, #0]
	DisplayNumber((int)cnt, 1, 12, 0, 4);
 80096ec:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80096f0:	2304      	movs	r3, #4
 80096f2:	9300      	str	r3, [sp, #0]
 80096f4:	2300      	movs	r3, #0
 80096f6:	220c      	movs	r2, #12
 80096f8:	2101      	movs	r1, #1
 80096fa:	f7ff fd95 	bl	8009228 <DisplayNumber>
	runRotateTimeout(false);
 80096fe:	2000      	movs	r0, #0
 8009700:	f7ff ff8e 	bl	8009620 <runRotateTimeout>
}
 8009704:	bf00      	nop
 8009706:	37e0      	adds	r7, #224	@ 0xe0
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}
 800970c:	20000ec8 	.word	0x20000ec8

08009710 <onWrap>:
void onWrap(uint32_t counting_down)
{
 8009710:	b480      	push	{r7}
 8009712:	b083      	sub	sp, #12
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
}
 8009718:	bf00      	nop
 800971a:	370c      	adds	r7, #12
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr

08009724 <onRotaryPressTimeoutCallback>:
uint8_t buttonState = 0;
bool pressTimeOut = false;
void onRotaryPressTimeoutCallback(void)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b082      	sub	sp, #8
 8009728:	af02      	add	r7, sp, #8
	buttonState ^= 1;
 800972a:	4b0b      	ldr	r3, [pc, #44]	@ (8009758 <onRotaryPressTimeoutCallback+0x34>)
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	f083 0301 	eor.w	r3, r3, #1
 8009732:	b2da      	uxtb	r2, r3
 8009734:	4b08      	ldr	r3, [pc, #32]	@ (8009758 <onRotaryPressTimeoutCallback+0x34>)
 8009736:	701a      	strb	r2, [r3, #0]
	DisplayNumber(buttonState, 0, 4, 0, 1);
 8009738:	4b07      	ldr	r3, [pc, #28]	@ (8009758 <onRotaryPressTimeoutCallback+0x34>)
 800973a:	781b      	ldrb	r3, [r3, #0]
 800973c:	4618      	mov	r0, r3
 800973e:	2301      	movs	r3, #1
 8009740:	9300      	str	r3, [sp, #0]
 8009742:	2300      	movs	r3, #0
 8009744:	2204      	movs	r2, #4
 8009746:	2100      	movs	r1, #0
 8009748:	f7ff fd6e 	bl	8009228 <DisplayNumber>
	pressTimeOut = false;
 800974c:	4b03      	ldr	r3, [pc, #12]	@ (800975c <onRotaryPressTimeoutCallback+0x38>)
 800974e:	2200      	movs	r2, #0
 8009750:	701a      	strb	r2, [r3, #0]
}
 8009752:	bf00      	nop
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}
 8009758:	20000ed1 	.word	0x20000ed1
 800975c:	20000ed2 	.word	0x20000ed2

08009760 <onRotaryPress>:
void onRotaryPress()
{
 8009760:	b580      	push	{r7, lr}
 8009762:	af00      	add	r7, sp, #0
	if (pressTimeOut)
 8009764:	4b07      	ldr	r3, [pc, #28]	@ (8009784 <onRotaryPress+0x24>)
 8009766:	781b      	ldrb	r3, [r3, #0]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d108      	bne.n	800977e <onRotaryPress+0x1e>
		return;
	pressTimeOut = true;
 800976c:	4b05      	ldr	r3, [pc, #20]	@ (8009784 <onRotaryPress+0x24>)
 800976e:	2201      	movs	r2, #1
 8009770:	701a      	strb	r2, [r3, #0]
	runTimeout(onRotaryPressTimeoutCallback, 1000);
 8009772:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8009776:	4804      	ldr	r0, [pc, #16]	@ (8009788 <onRotaryPress+0x28>)
 8009778:	f7ff f80e 	bl	8008798 <runTimeout>
 800977c:	e000      	b.n	8009780 <onRotaryPress+0x20>
		return;
 800977e:	bf00      	nop

	// buttonState ^=1;
	// char *buttonString = (buttonState) ? "Button State, 1" : "Button State, 0";
	// //		Write_String_Sector_LCD(4, clearSector);
	// Write_String_Sector_LCD(4, buttonString);
}
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	20000ed2 	.word	0x20000ed2
 8009788:	08009725 	.word	0x08009725

0800978c <threeTenthSeconds>:
max6675_tc *thermoSPI2;
max6675_tc *thermoSPI3;
struct ControllerData controllerData;
int tick = 1;
void threeTenthSeconds(void)
{
 800978c:	b5b0      	push	{r4, r5, r7, lr}
 800978e:	b084      	sub	sp, #16
 8009790:	af02      	add	r7, sp, #8
	float tempSPI2 = tc_readTemp(thermoSPI2);
 8009792:	4b1d      	ldr	r3, [pc, #116]	@ (8009808 <threeTenthSeconds+0x7c>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4618      	mov	r0, r3
 8009798:	f7ff fe82 	bl	80094a0 <tc_readTemp>
 800979c:	ed87 0a01 	vstr	s0, [r7, #4]
	float tempSPI3 = tc_readTemp(thermoSPI3);
 80097a0:	4b1a      	ldr	r3, [pc, #104]	@ (800980c <threeTenthSeconds+0x80>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4618      	mov	r0, r3
 80097a6:	f7ff fe7b 	bl	80094a0 <tc_readTemp>
 80097aa:	ed87 0a00 	vstr	s0, [r7]
	DisplayNumber((int)tempSPI2, 0, 0, 0, 3);
 80097ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80097b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80097b6:	2303      	movs	r3, #3
 80097b8:	9300      	str	r3, [sp, #0]
 80097ba:	2300      	movs	r3, #0
 80097bc:	2200      	movs	r2, #0
 80097be:	2100      	movs	r1, #0
 80097c0:	ee17 0a90 	vmov	r0, s15
 80097c4:	f7ff fd30 	bl	8009228 <DisplayNumber>
	DisplayNumber((int)tempSPI3, 1, 0, 0, 3);
 80097c8:	edd7 7a00 	vldr	s15, [r7]
 80097cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80097d0:	2303      	movs	r3, #3
 80097d2:	9300      	str	r3, [sp, #0]
 80097d4:	2300      	movs	r3, #0
 80097d6:	2200      	movs	r2, #0
 80097d8:	2101      	movs	r1, #1
 80097da:	ee17 0a90 	vmov	r0, s15
 80097de:	f7ff fd23 	bl	8009228 <DisplayNumber>
	DisplayDecimal(controllerData.desiredTemperature, 0, 12, 0, 4);
 80097e2:	4b0b      	ldr	r3, [pc, #44]	@ (8009810 <threeTenthSeconds+0x84>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4618      	mov	r0, r3
 80097e8:	f7f6 fea6 	bl	8000538 <__aeabi_f2d>
 80097ec:	4604      	mov	r4, r0
 80097ee:	460d      	mov	r5, r1
 80097f0:	2304      	movs	r3, #4
 80097f2:	2200      	movs	r2, #0
 80097f4:	210c      	movs	r1, #12
 80097f6:	2000      	movs	r0, #0
 80097f8:	ec45 4b10 	vmov	d0, r4, r5
 80097fc:	f7ff fd8c 	bl	8009318 <DisplayDecimal>
}
 8009800:	bf00      	nop
 8009802:	3708      	adds	r7, #8
 8009804:	46bd      	mov	sp, r7
 8009806:	bdb0      	pop	{r4, r5, r7, pc}
 8009808:	20000ed4 	.word	0x20000ed4
 800980c:	20000ed8 	.word	0x20000ed8
 8009810:	20000edc 	.word	0x20000edc

08009814 <run>:

void run()
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b086      	sub	sp, #24
 8009818:	af00      	add	r7, sp, #0
	char clearSector[17];
	int i = 0;
 800981a:	2300      	movs	r3, #0
 800981c:	617b      	str	r3, [r7, #20]
	for (; i < 16; i++)
 800981e:	e007      	b.n	8009830 <run+0x1c>
	{
		clearSector[i] = ' ';
 8009820:	463a      	mov	r2, r7
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	4413      	add	r3, r2
 8009826:	2220      	movs	r2, #32
 8009828:	701a      	strb	r2, [r3, #0]
	for (; i < 16; i++)
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	3301      	adds	r3, #1
 800982e:	617b      	str	r3, [r7, #20]
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	2b0f      	cmp	r3, #15
 8009834:	ddf4      	ble.n	8009820 <run+0xc>
	}
	clearSector[i] = '\0';
 8009836:	463a      	mov	r2, r7
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	4413      	add	r3, r2
 800983c:	2200      	movs	r2, #0
 800983e:	701a      	strb	r2, [r3, #0]
	// Initial wait for I2C and LCD to be ready
	HAL_Delay(100);
 8009840:	2064      	movs	r0, #100	@ 0x64
 8009842:	f7f8 fa9b 	bl	8001d7c <HAL_Delay>
	//
	//	// Initialize LCD once
	lcd_init();
 8009846:	f7ff fbe3 	bl	8009010 <lcd_init>
	HAL_Delay(20); // Wait after init
 800984a:	2014      	movs	r0, #20
 800984c:	f7f8 fa96 	bl	8001d7c <HAL_Delay>
	thermoSPI2 = tc_init(&hspi2, spi_cn2_GPIO_Port, spi_cn2_Pin);
 8009850:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8009854:	491a      	ldr	r1, [pc, #104]	@ (80098c0 <run+0xac>)
 8009856:	481b      	ldr	r0, [pc, #108]	@ (80098c4 <run+0xb0>)
 8009858:	f7ff fe08 	bl	800946c <tc_init>
 800985c:	4603      	mov	r3, r0
 800985e:	4a1a      	ldr	r2, [pc, #104]	@ (80098c8 <run+0xb4>)
 8009860:	6013      	str	r3, [r2, #0]
	thermoSPI3 = tc_init(&hspi3, spi_cn3_GPIO_Port, spi_cn3_Pin);
 8009862:	2204      	movs	r2, #4
 8009864:	4919      	ldr	r1, [pc, #100]	@ (80098cc <run+0xb8>)
 8009866:	481a      	ldr	r0, [pc, #104]	@ (80098d0 <run+0xbc>)
 8009868:	f7ff fe00 	bl	800946c <tc_init>
 800986c:	4603      	mov	r3, r0
 800986e:	4a19      	ldr	r2, [pc, #100]	@ (80098d4 <run+0xc0>)
 8009870:	6013      	str	r3, [r2, #0]

	bool success = loadControllerDataSD(CONTROLLER_DATA_PATH, &controllerData);
 8009872:	4919      	ldr	r1, [pc, #100]	@ (80098d8 <run+0xc4>)
 8009874:	4819      	ldr	r0, [pc, #100]	@ (80098dc <run+0xc8>)
 8009876:	f000 f8be 	bl	80099f6 <loadControllerDataSD>
 800987a:	4603      	mov	r3, r0
 800987c:	74fb      	strb	r3, [r7, #19]
	if (!success)
 800987e:	7cfb      	ldrb	r3, [r7, #19]
 8009880:	f083 0301 	eor.w	r3, r3, #1
 8009884:	b2db      	uxtb	r3, r3
 8009886:	2b00      	cmp	r3, #0
 8009888:	d002      	beq.n	8009890 <run+0x7c>
		controllerData.desiredTemperature = 48.8889f;
 800988a:	4b13      	ldr	r3, [pc, #76]	@ (80098d8 <run+0xc4>)
 800988c:	4a14      	ldr	r2, [pc, #80]	@ (80098e0 <run+0xcc>)
 800988e:	601a      	str	r2, [r3, #0]
	//
	//	// Clear display and home cursor
	//	HAL_Delay(2);		// Clear needs > 1.5ms
	// LCD_WriteCommand(0xF, 1);
	Write_String_Sector_LCD(0, "Tempature");
 8009890:	4914      	ldr	r1, [pc, #80]	@ (80098e4 <run+0xd0>)
 8009892:	2000      	movs	r0, #0
 8009894:	f7ff fca7 	bl	80091e6 <Write_String_Sector_LCD>
	Write_String_Sector_LCD(4, "Sensors");
 8009898:	4913      	ldr	r1, [pc, #76]	@ (80098e8 <run+0xd4>)
 800989a:	2004      	movs	r0, #4
 800989c:	f7ff fca3 	bl	80091e6 <Write_String_Sector_LCD>
	HAL_Delay(2000);
 80098a0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80098a4:	f7f8 fa6a 	bl	8001d7c <HAL_Delay>
	Clear_Display();
 80098a8:	f7ff fc56 	bl	8009158 <Clear_Display>
	runInterval(threeTenthSeconds, 300);
 80098ac:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80098b0:	480e      	ldr	r0, [pc, #56]	@ (80098ec <run+0xd8>)
 80098b2:	f7fe ff61 	bl	8008778 <runInterval>
	i = 0;
 80098b6:	2300      	movs	r3, #0
 80098b8:	617b      	str	r3, [r7, #20]
	while (1)
 80098ba:	bf00      	nop
 80098bc:	e7fd      	b.n	80098ba <run+0xa6>
 80098be:	bf00      	nop
 80098c0:	48000400 	.word	0x48000400
 80098c4:	20000154 	.word	0x20000154
 80098c8:	20000ed4 	.word	0x20000ed4
 80098cc:	48000c00 	.word	0x48000c00
 80098d0:	200001b8 	.word	0x200001b8
 80098d4:	20000ed8 	.word	0x20000ed8
 80098d8:	20000edc 	.word	0x20000edc
 80098dc:	0800bdec 	.word	0x0800bdec
 80098e0:	42438e3c 	.word	0x42438e3c
 80098e4:	0800be04 	.word	0x0800be04
 80098e8:	0800be10 	.word	0x0800be10
 80098ec:	0800978d 	.word	0x0800978d

080098f0 <mountSD>:
// chat gpt wrote this
static FATFS s_fs;

static bool mounted = false;
bool mountSD(void)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	af00      	add	r7, sp, #0

	if (mounted)
 80098f4:	4b0a      	ldr	r3, [pc, #40]	@ (8009920 <mountSD+0x30>)
 80098f6:	781b      	ldrb	r3, [r3, #0]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d001      	beq.n	8009900 <mountSD+0x10>
		return true;
 80098fc:	2301      	movs	r3, #1
 80098fe:	e00d      	b.n	800991c <mountSD+0x2c>
	if (f_mount(&s_fs, "", 1) == FR_OK)
 8009900:	2201      	movs	r2, #1
 8009902:	4908      	ldr	r1, [pc, #32]	@ (8009924 <mountSD+0x34>)
 8009904:	4808      	ldr	r0, [pc, #32]	@ (8009928 <mountSD+0x38>)
 8009906:	f7fd ff91 	bl	800782c <f_mount>
 800990a:	4603      	mov	r3, r0
 800990c:	2b00      	cmp	r3, #0
 800990e:	d104      	bne.n	800991a <mountSD+0x2a>
	{
		mounted = true;
 8009910:	4b03      	ldr	r3, [pc, #12]	@ (8009920 <mountSD+0x30>)
 8009912:	2201      	movs	r2, #1
 8009914:	701a      	strb	r2, [r3, #0]
		return true;
 8009916:	2301      	movs	r3, #1
 8009918:	e000      	b.n	800991c <mountSD+0x2c>
	}
	return false;
 800991a:	2300      	movs	r3, #0
}
 800991c:	4618      	mov	r0, r3
 800991e:	bd80      	pop	{r7, pc}
 8009920:	20001f18 	.word	0x20001f18
 8009924:	0800be18 	.word	0x0800be18
 8009928:	20000ee0 	.word	0x20000ee0

0800992c <saveControllerDataSD>:
// Binary save of a single struct

bool saveControllerDataSD(const char *path, const struct ControllerData *data)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 8009932:	af00      	add	r7, sp, #0
 8009934:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009938:	f843 0c3c 	str.w	r0, [r3, #-60]
 800993c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009940:	f843 1c40 	str.w	r1, [r3, #-64]
	if (!mountSD())
 8009944:	f7ff ffd4 	bl	80098f0 <mountSD>
 8009948:	4603      	mov	r3, r0
 800994a:	f083 0301 	eor.w	r3, r3, #1
 800994e:	b2db      	uxtb	r3, r3
 8009950:	2b00      	cmp	r3, #0
 8009952:	d001      	beq.n	8009958 <saveControllerDataSD+0x2c>
		return false;
 8009954:	2300      	movs	r3, #0
 8009956:	e049      	b.n	80099ec <saveControllerDataSD+0xc0>

	FIL f;
	UINT wr;
	FRESULT fr = f_open(&f, path, FA_WRITE | FA_CREATE_ALWAYS);
 8009958:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800995c:	4619      	mov	r1, r3
 800995e:	f107 0320 	add.w	r3, r7, #32
 8009962:	3b14      	subs	r3, #20
 8009964:	220a      	movs	r2, #10
 8009966:	f851 1c3c 	ldr.w	r1, [r1, #-60]
 800996a:	4618      	mov	r0, r3
 800996c:	f7fd ffa4 	bl	80078b8 <f_open>
 8009970:	4603      	mov	r3, r0
 8009972:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8009976:	f102 021f 	add.w	r2, r2, #31
 800997a:	7013      	strb	r3, [r2, #0]
	if (fr != FR_OK)
 800997c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8009980:	f103 031f 	add.w	r3, r3, #31
 8009984:	781b      	ldrb	r3, [r3, #0]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d001      	beq.n	800998e <saveControllerDataSD+0x62>
		return false;
 800998a:	2300      	movs	r3, #0
 800998c:	e02e      	b.n	80099ec <saveControllerDataSD+0xc0>

	fr = f_write(&f, data, sizeof(*data), &wr);
 800998e:	f107 0320 	add.w	r3, r7, #32
 8009992:	3b18      	subs	r3, #24
 8009994:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8009998:	4611      	mov	r1, r2
 800999a:	f107 0020 	add.w	r0, r7, #32
 800999e:	3814      	subs	r0, #20
 80099a0:	2204      	movs	r2, #4
 80099a2:	f851 1c40 	ldr.w	r1, [r1, #-64]
 80099a6:	f7fe faae 	bl	8007f06 <f_write>
 80099aa:	4603      	mov	r3, r0
 80099ac:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80099b0:	f102 021f 	add.w	r2, r2, #31
 80099b4:	7013      	strb	r3, [r2, #0]
	f_close(&f);
 80099b6:	f107 0320 	add.w	r3, r7, #32
 80099ba:	3b14      	subs	r3, #20
 80099bc:	4618      	mov	r0, r3
 80099be:	f7fe fcb4 	bl	800832a <f_close>
	unmountSD();
 80099c2:	f000 f87d 	bl	8009ac0 <unmountSD>
	return (fr == FR_OK && wr == sizeof(*data));
 80099c6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80099ca:	f103 031f 	add.w	r3, r3, #31
 80099ce:	781b      	ldrb	r3, [r3, #0]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d107      	bne.n	80099e4 <saveControllerDataSD+0xb8>
 80099d4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80099d8:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80099dc:	2b04      	cmp	r3, #4
 80099de:	d101      	bne.n	80099e4 <saveControllerDataSD+0xb8>
 80099e0:	2301      	movs	r3, #1
 80099e2:	e000      	b.n	80099e6 <saveControllerDataSD+0xba>
 80099e4:	2300      	movs	r3, #0
 80099e6:	f003 0301 	and.w	r3, r3, #1
 80099ea:	b2db      	uxtb	r3, r3
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	f507 5782 	add.w	r7, r7, #4160	@ 0x1040
 80099f2:	46bd      	mov	sp, r7
 80099f4:	bd80      	pop	{r7, pc}

080099f6 <loadControllerDataSD>:

// Binary load of a single struct
bool loadControllerDataSD(const char *path, struct ControllerData *out)
{
 80099f6:	b580      	push	{r7, lr}
 80099f8:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009a02:	f843 0c3c 	str.w	r0, [r3, #-60]
 8009a06:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009a0a:	f843 1c40 	str.w	r1, [r3, #-64]
	if (!mountSD())
 8009a0e:	f7ff ff6f 	bl	80098f0 <mountSD>
 8009a12:	4603      	mov	r3, r0
 8009a14:	f083 0301 	eor.w	r3, r3, #1
 8009a18:	b2db      	uxtb	r3, r3
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d001      	beq.n	8009a22 <loadControllerDataSD+0x2c>
		return false;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	e049      	b.n	8009ab6 <loadControllerDataSD+0xc0>

	FIL f;
	UINT rd;
	FRESULT fr = f_open(&f, path, FA_READ);
 8009a22:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009a26:	4619      	mov	r1, r3
 8009a28:	f107 0320 	add.w	r3, r7, #32
 8009a2c:	3b14      	subs	r3, #20
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f851 1c3c 	ldr.w	r1, [r1, #-60]
 8009a34:	4618      	mov	r0, r3
 8009a36:	f7fd ff3f 	bl	80078b8 <f_open>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8009a40:	f102 021f 	add.w	r2, r2, #31
 8009a44:	7013      	strb	r3, [r2, #0]
	if (fr != FR_OK)
 8009a46:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8009a4a:	f103 031f 	add.w	r3, r3, #31
 8009a4e:	781b      	ldrb	r3, [r3, #0]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d001      	beq.n	8009a58 <loadControllerDataSD+0x62>
		return false;
 8009a54:	2300      	movs	r3, #0
 8009a56:	e02e      	b.n	8009ab6 <loadControllerDataSD+0xc0>

	fr = f_read(&f, out, sizeof(*out), &rd);
 8009a58:	f107 0320 	add.w	r3, r7, #32
 8009a5c:	3b18      	subs	r3, #24
 8009a5e:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8009a62:	4611      	mov	r1, r2
 8009a64:	f107 0020 	add.w	r0, r7, #32
 8009a68:	3814      	subs	r0, #20
 8009a6a:	2204      	movs	r2, #4
 8009a6c:	f851 1c40 	ldr.w	r1, [r1, #-64]
 8009a70:	f7fe f8ea 	bl	8007c48 <f_read>
 8009a74:	4603      	mov	r3, r0
 8009a76:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8009a7a:	f102 021f 	add.w	r2, r2, #31
 8009a7e:	7013      	strb	r3, [r2, #0]
	f_close(&f);
 8009a80:	f107 0320 	add.w	r3, r7, #32
 8009a84:	3b14      	subs	r3, #20
 8009a86:	4618      	mov	r0, r3
 8009a88:	f7fe fc4f 	bl	800832a <f_close>
	unmountSD();
 8009a8c:	f000 f818 	bl	8009ac0 <unmountSD>
	return (fr == FR_OK && rd == sizeof(*out));
 8009a90:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8009a94:	f103 031f 	add.w	r3, r3, #31
 8009a98:	781b      	ldrb	r3, [r3, #0]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d107      	bne.n	8009aae <loadControllerDataSD+0xb8>
 8009a9e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009aa2:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8009aa6:	2b04      	cmp	r3, #4
 8009aa8:	d101      	bne.n	8009aae <loadControllerDataSD+0xb8>
 8009aaa:	2301      	movs	r3, #1
 8009aac:	e000      	b.n	8009ab0 <loadControllerDataSD+0xba>
 8009aae:	2300      	movs	r3, #0
 8009ab0:	f003 0301 	and.w	r3, r3, #1
 8009ab4:	b2db      	uxtb	r3, r3
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f507 5782 	add.w	r7, r7, #4160	@ 0x1040
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <unmountSD>:
	f_close(&f);
	unmountSD();
	return (fr == FR_OK && wr == sizeof(*data));
}
bool unmountSD()
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	af00      	add	r7, sp, #0
	if (!mounted)
 8009ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8009af8 <unmountSD+0x38>)
 8009ac6:	781b      	ldrb	r3, [r3, #0]
 8009ac8:	f083 0301 	eor.w	r3, r3, #1
 8009acc:	b2db      	uxtb	r3, r3
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d001      	beq.n	8009ad6 <unmountSD+0x16>
		return true;
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	e00d      	b.n	8009af2 <unmountSD+0x32>
	if (f_mount(NULL, "", 0) == FR_OK)
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	4908      	ldr	r1, [pc, #32]	@ (8009afc <unmountSD+0x3c>)
 8009ada:	2000      	movs	r0, #0
 8009adc:	f7fd fea6 	bl	800782c <f_mount>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d104      	bne.n	8009af0 <unmountSD+0x30>
	{
		mounted = false;
 8009ae6:	4b04      	ldr	r3, [pc, #16]	@ (8009af8 <unmountSD+0x38>)
 8009ae8:	2200      	movs	r2, #0
 8009aea:	701a      	strb	r2, [r3, #0]
		return true;
 8009aec:	2301      	movs	r3, #1
 8009aee:	e000      	b.n	8009af2 <unmountSD+0x32>
	}
	return false;
 8009af0:	2300      	movs	r3, #0
 8009af2:	4618      	mov	r0, r3
 8009af4:	bd80      	pop	{r7, pc}
 8009af6:	bf00      	nop
 8009af8:	20001f18 	.word	0x20001f18
 8009afc:	0800be18 	.word	0x0800be18

08009b00 <malloc>:
 8009b00:	4b02      	ldr	r3, [pc, #8]	@ (8009b0c <malloc+0xc>)
 8009b02:	4601      	mov	r1, r0
 8009b04:	6818      	ldr	r0, [r3, #0]
 8009b06:	f000 b825 	b.w	8009b54 <_malloc_r>
 8009b0a:	bf00      	nop
 8009b0c:	20000030 	.word	0x20000030

08009b10 <sbrk_aligned>:
 8009b10:	b570      	push	{r4, r5, r6, lr}
 8009b12:	4e0f      	ldr	r6, [pc, #60]	@ (8009b50 <sbrk_aligned+0x40>)
 8009b14:	460c      	mov	r4, r1
 8009b16:	6831      	ldr	r1, [r6, #0]
 8009b18:	4605      	mov	r5, r0
 8009b1a:	b911      	cbnz	r1, 8009b22 <sbrk_aligned+0x12>
 8009b1c:	f000 f9fa 	bl	8009f14 <_sbrk_r>
 8009b20:	6030      	str	r0, [r6, #0]
 8009b22:	4621      	mov	r1, r4
 8009b24:	4628      	mov	r0, r5
 8009b26:	f000 f9f5 	bl	8009f14 <_sbrk_r>
 8009b2a:	1c43      	adds	r3, r0, #1
 8009b2c:	d103      	bne.n	8009b36 <sbrk_aligned+0x26>
 8009b2e:	f04f 34ff 	mov.w	r4, #4294967295
 8009b32:	4620      	mov	r0, r4
 8009b34:	bd70      	pop	{r4, r5, r6, pc}
 8009b36:	1cc4      	adds	r4, r0, #3
 8009b38:	f024 0403 	bic.w	r4, r4, #3
 8009b3c:	42a0      	cmp	r0, r4
 8009b3e:	d0f8      	beq.n	8009b32 <sbrk_aligned+0x22>
 8009b40:	1a21      	subs	r1, r4, r0
 8009b42:	4628      	mov	r0, r5
 8009b44:	f000 f9e6 	bl	8009f14 <_sbrk_r>
 8009b48:	3001      	adds	r0, #1
 8009b4a:	d1f2      	bne.n	8009b32 <sbrk_aligned+0x22>
 8009b4c:	e7ef      	b.n	8009b2e <sbrk_aligned+0x1e>
 8009b4e:	bf00      	nop
 8009b50:	20001f1c 	.word	0x20001f1c

08009b54 <_malloc_r>:
 8009b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b58:	1ccd      	adds	r5, r1, #3
 8009b5a:	f025 0503 	bic.w	r5, r5, #3
 8009b5e:	3508      	adds	r5, #8
 8009b60:	2d0c      	cmp	r5, #12
 8009b62:	bf38      	it	cc
 8009b64:	250c      	movcc	r5, #12
 8009b66:	2d00      	cmp	r5, #0
 8009b68:	4606      	mov	r6, r0
 8009b6a:	db01      	blt.n	8009b70 <_malloc_r+0x1c>
 8009b6c:	42a9      	cmp	r1, r5
 8009b6e:	d904      	bls.n	8009b7a <_malloc_r+0x26>
 8009b70:	230c      	movs	r3, #12
 8009b72:	6033      	str	r3, [r6, #0]
 8009b74:	2000      	movs	r0, #0
 8009b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c50 <_malloc_r+0xfc>
 8009b7e:	f000 f869 	bl	8009c54 <__malloc_lock>
 8009b82:	f8d8 3000 	ldr.w	r3, [r8]
 8009b86:	461c      	mov	r4, r3
 8009b88:	bb44      	cbnz	r4, 8009bdc <_malloc_r+0x88>
 8009b8a:	4629      	mov	r1, r5
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	f7ff ffbf 	bl	8009b10 <sbrk_aligned>
 8009b92:	1c43      	adds	r3, r0, #1
 8009b94:	4604      	mov	r4, r0
 8009b96:	d158      	bne.n	8009c4a <_malloc_r+0xf6>
 8009b98:	f8d8 4000 	ldr.w	r4, [r8]
 8009b9c:	4627      	mov	r7, r4
 8009b9e:	2f00      	cmp	r7, #0
 8009ba0:	d143      	bne.n	8009c2a <_malloc_r+0xd6>
 8009ba2:	2c00      	cmp	r4, #0
 8009ba4:	d04b      	beq.n	8009c3e <_malloc_r+0xea>
 8009ba6:	6823      	ldr	r3, [r4, #0]
 8009ba8:	4639      	mov	r1, r7
 8009baa:	4630      	mov	r0, r6
 8009bac:	eb04 0903 	add.w	r9, r4, r3
 8009bb0:	f000 f9b0 	bl	8009f14 <_sbrk_r>
 8009bb4:	4581      	cmp	r9, r0
 8009bb6:	d142      	bne.n	8009c3e <_malloc_r+0xea>
 8009bb8:	6821      	ldr	r1, [r4, #0]
 8009bba:	1a6d      	subs	r5, r5, r1
 8009bbc:	4629      	mov	r1, r5
 8009bbe:	4630      	mov	r0, r6
 8009bc0:	f7ff ffa6 	bl	8009b10 <sbrk_aligned>
 8009bc4:	3001      	adds	r0, #1
 8009bc6:	d03a      	beq.n	8009c3e <_malloc_r+0xea>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	442b      	add	r3, r5
 8009bcc:	6023      	str	r3, [r4, #0]
 8009bce:	f8d8 3000 	ldr.w	r3, [r8]
 8009bd2:	685a      	ldr	r2, [r3, #4]
 8009bd4:	bb62      	cbnz	r2, 8009c30 <_malloc_r+0xdc>
 8009bd6:	f8c8 7000 	str.w	r7, [r8]
 8009bda:	e00f      	b.n	8009bfc <_malloc_r+0xa8>
 8009bdc:	6822      	ldr	r2, [r4, #0]
 8009bde:	1b52      	subs	r2, r2, r5
 8009be0:	d420      	bmi.n	8009c24 <_malloc_r+0xd0>
 8009be2:	2a0b      	cmp	r2, #11
 8009be4:	d917      	bls.n	8009c16 <_malloc_r+0xc2>
 8009be6:	1961      	adds	r1, r4, r5
 8009be8:	42a3      	cmp	r3, r4
 8009bea:	6025      	str	r5, [r4, #0]
 8009bec:	bf18      	it	ne
 8009bee:	6059      	strne	r1, [r3, #4]
 8009bf0:	6863      	ldr	r3, [r4, #4]
 8009bf2:	bf08      	it	eq
 8009bf4:	f8c8 1000 	streq.w	r1, [r8]
 8009bf8:	5162      	str	r2, [r4, r5]
 8009bfa:	604b      	str	r3, [r1, #4]
 8009bfc:	4630      	mov	r0, r6
 8009bfe:	f000 f82f 	bl	8009c60 <__malloc_unlock>
 8009c02:	f104 000b 	add.w	r0, r4, #11
 8009c06:	1d23      	adds	r3, r4, #4
 8009c08:	f020 0007 	bic.w	r0, r0, #7
 8009c0c:	1ac2      	subs	r2, r0, r3
 8009c0e:	bf1c      	itt	ne
 8009c10:	1a1b      	subne	r3, r3, r0
 8009c12:	50a3      	strne	r3, [r4, r2]
 8009c14:	e7af      	b.n	8009b76 <_malloc_r+0x22>
 8009c16:	6862      	ldr	r2, [r4, #4]
 8009c18:	42a3      	cmp	r3, r4
 8009c1a:	bf0c      	ite	eq
 8009c1c:	f8c8 2000 	streq.w	r2, [r8]
 8009c20:	605a      	strne	r2, [r3, #4]
 8009c22:	e7eb      	b.n	8009bfc <_malloc_r+0xa8>
 8009c24:	4623      	mov	r3, r4
 8009c26:	6864      	ldr	r4, [r4, #4]
 8009c28:	e7ae      	b.n	8009b88 <_malloc_r+0x34>
 8009c2a:	463c      	mov	r4, r7
 8009c2c:	687f      	ldr	r7, [r7, #4]
 8009c2e:	e7b6      	b.n	8009b9e <_malloc_r+0x4a>
 8009c30:	461a      	mov	r2, r3
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	42a3      	cmp	r3, r4
 8009c36:	d1fb      	bne.n	8009c30 <_malloc_r+0xdc>
 8009c38:	2300      	movs	r3, #0
 8009c3a:	6053      	str	r3, [r2, #4]
 8009c3c:	e7de      	b.n	8009bfc <_malloc_r+0xa8>
 8009c3e:	230c      	movs	r3, #12
 8009c40:	6033      	str	r3, [r6, #0]
 8009c42:	4630      	mov	r0, r6
 8009c44:	f000 f80c 	bl	8009c60 <__malloc_unlock>
 8009c48:	e794      	b.n	8009b74 <_malloc_r+0x20>
 8009c4a:	6005      	str	r5, [r0, #0]
 8009c4c:	e7d6      	b.n	8009bfc <_malloc_r+0xa8>
 8009c4e:	bf00      	nop
 8009c50:	20001f20 	.word	0x20001f20

08009c54 <__malloc_lock>:
 8009c54:	4801      	ldr	r0, [pc, #4]	@ (8009c5c <__malloc_lock+0x8>)
 8009c56:	f000 b9aa 	b.w	8009fae <__retarget_lock_acquire_recursive>
 8009c5a:	bf00      	nop
 8009c5c:	20002064 	.word	0x20002064

08009c60 <__malloc_unlock>:
 8009c60:	4801      	ldr	r0, [pc, #4]	@ (8009c68 <__malloc_unlock+0x8>)
 8009c62:	f000 b9a5 	b.w	8009fb0 <__retarget_lock_release_recursive>
 8009c66:	bf00      	nop
 8009c68:	20002064 	.word	0x20002064

08009c6c <std>:
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	b510      	push	{r4, lr}
 8009c70:	4604      	mov	r4, r0
 8009c72:	e9c0 3300 	strd	r3, r3, [r0]
 8009c76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c7a:	6083      	str	r3, [r0, #8]
 8009c7c:	8181      	strh	r1, [r0, #12]
 8009c7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009c80:	81c2      	strh	r2, [r0, #14]
 8009c82:	6183      	str	r3, [r0, #24]
 8009c84:	4619      	mov	r1, r3
 8009c86:	2208      	movs	r2, #8
 8009c88:	305c      	adds	r0, #92	@ 0x5c
 8009c8a:	f000 f906 	bl	8009e9a <memset>
 8009c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009cc4 <std+0x58>)
 8009c90:	6263      	str	r3, [r4, #36]	@ 0x24
 8009c92:	4b0d      	ldr	r3, [pc, #52]	@ (8009cc8 <std+0x5c>)
 8009c94:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009c96:	4b0d      	ldr	r3, [pc, #52]	@ (8009ccc <std+0x60>)
 8009c98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009cd0 <std+0x64>)
 8009c9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8009c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8009cd4 <std+0x68>)
 8009ca0:	6224      	str	r4, [r4, #32]
 8009ca2:	429c      	cmp	r4, r3
 8009ca4:	d006      	beq.n	8009cb4 <std+0x48>
 8009ca6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009caa:	4294      	cmp	r4, r2
 8009cac:	d002      	beq.n	8009cb4 <std+0x48>
 8009cae:	33d0      	adds	r3, #208	@ 0xd0
 8009cb0:	429c      	cmp	r4, r3
 8009cb2:	d105      	bne.n	8009cc0 <std+0x54>
 8009cb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cbc:	f000 b976 	b.w	8009fac <__retarget_lock_init_recursive>
 8009cc0:	bd10      	pop	{r4, pc}
 8009cc2:	bf00      	nop
 8009cc4:	08009e15 	.word	0x08009e15
 8009cc8:	08009e37 	.word	0x08009e37
 8009ccc:	08009e6f 	.word	0x08009e6f
 8009cd0:	08009e93 	.word	0x08009e93
 8009cd4:	20001f24 	.word	0x20001f24

08009cd8 <stdio_exit_handler>:
 8009cd8:	4a02      	ldr	r2, [pc, #8]	@ (8009ce4 <stdio_exit_handler+0xc>)
 8009cda:	4903      	ldr	r1, [pc, #12]	@ (8009ce8 <stdio_exit_handler+0x10>)
 8009cdc:	4803      	ldr	r0, [pc, #12]	@ (8009cec <stdio_exit_handler+0x14>)
 8009cde:	f000 b869 	b.w	8009db4 <_fwalk_sglue>
 8009ce2:	bf00      	nop
 8009ce4:	20000024 	.word	0x20000024
 8009ce8:	0800a709 	.word	0x0800a709
 8009cec:	20000034 	.word	0x20000034

08009cf0 <cleanup_stdio>:
 8009cf0:	6841      	ldr	r1, [r0, #4]
 8009cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8009d24 <cleanup_stdio+0x34>)
 8009cf4:	4299      	cmp	r1, r3
 8009cf6:	b510      	push	{r4, lr}
 8009cf8:	4604      	mov	r4, r0
 8009cfa:	d001      	beq.n	8009d00 <cleanup_stdio+0x10>
 8009cfc:	f000 fd04 	bl	800a708 <_fflush_r>
 8009d00:	68a1      	ldr	r1, [r4, #8]
 8009d02:	4b09      	ldr	r3, [pc, #36]	@ (8009d28 <cleanup_stdio+0x38>)
 8009d04:	4299      	cmp	r1, r3
 8009d06:	d002      	beq.n	8009d0e <cleanup_stdio+0x1e>
 8009d08:	4620      	mov	r0, r4
 8009d0a:	f000 fcfd 	bl	800a708 <_fflush_r>
 8009d0e:	68e1      	ldr	r1, [r4, #12]
 8009d10:	4b06      	ldr	r3, [pc, #24]	@ (8009d2c <cleanup_stdio+0x3c>)
 8009d12:	4299      	cmp	r1, r3
 8009d14:	d004      	beq.n	8009d20 <cleanup_stdio+0x30>
 8009d16:	4620      	mov	r0, r4
 8009d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d1c:	f000 bcf4 	b.w	800a708 <_fflush_r>
 8009d20:	bd10      	pop	{r4, pc}
 8009d22:	bf00      	nop
 8009d24:	20001f24 	.word	0x20001f24
 8009d28:	20001f8c 	.word	0x20001f8c
 8009d2c:	20001ff4 	.word	0x20001ff4

08009d30 <global_stdio_init.part.0>:
 8009d30:	b510      	push	{r4, lr}
 8009d32:	4b0b      	ldr	r3, [pc, #44]	@ (8009d60 <global_stdio_init.part.0+0x30>)
 8009d34:	4c0b      	ldr	r4, [pc, #44]	@ (8009d64 <global_stdio_init.part.0+0x34>)
 8009d36:	4a0c      	ldr	r2, [pc, #48]	@ (8009d68 <global_stdio_init.part.0+0x38>)
 8009d38:	601a      	str	r2, [r3, #0]
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	2104      	movs	r1, #4
 8009d40:	f7ff ff94 	bl	8009c6c <std>
 8009d44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009d48:	2201      	movs	r2, #1
 8009d4a:	2109      	movs	r1, #9
 8009d4c:	f7ff ff8e 	bl	8009c6c <std>
 8009d50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009d54:	2202      	movs	r2, #2
 8009d56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d5a:	2112      	movs	r1, #18
 8009d5c:	f7ff bf86 	b.w	8009c6c <std>
 8009d60:	2000205c 	.word	0x2000205c
 8009d64:	20001f24 	.word	0x20001f24
 8009d68:	08009cd9 	.word	0x08009cd9

08009d6c <__sfp_lock_acquire>:
 8009d6c:	4801      	ldr	r0, [pc, #4]	@ (8009d74 <__sfp_lock_acquire+0x8>)
 8009d6e:	f000 b91e 	b.w	8009fae <__retarget_lock_acquire_recursive>
 8009d72:	bf00      	nop
 8009d74:	20002065 	.word	0x20002065

08009d78 <__sfp_lock_release>:
 8009d78:	4801      	ldr	r0, [pc, #4]	@ (8009d80 <__sfp_lock_release+0x8>)
 8009d7a:	f000 b919 	b.w	8009fb0 <__retarget_lock_release_recursive>
 8009d7e:	bf00      	nop
 8009d80:	20002065 	.word	0x20002065

08009d84 <__sinit>:
 8009d84:	b510      	push	{r4, lr}
 8009d86:	4604      	mov	r4, r0
 8009d88:	f7ff fff0 	bl	8009d6c <__sfp_lock_acquire>
 8009d8c:	6a23      	ldr	r3, [r4, #32]
 8009d8e:	b11b      	cbz	r3, 8009d98 <__sinit+0x14>
 8009d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d94:	f7ff bff0 	b.w	8009d78 <__sfp_lock_release>
 8009d98:	4b04      	ldr	r3, [pc, #16]	@ (8009dac <__sinit+0x28>)
 8009d9a:	6223      	str	r3, [r4, #32]
 8009d9c:	4b04      	ldr	r3, [pc, #16]	@ (8009db0 <__sinit+0x2c>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d1f5      	bne.n	8009d90 <__sinit+0xc>
 8009da4:	f7ff ffc4 	bl	8009d30 <global_stdio_init.part.0>
 8009da8:	e7f2      	b.n	8009d90 <__sinit+0xc>
 8009daa:	bf00      	nop
 8009dac:	08009cf1 	.word	0x08009cf1
 8009db0:	2000205c 	.word	0x2000205c

08009db4 <_fwalk_sglue>:
 8009db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009db8:	4607      	mov	r7, r0
 8009dba:	4688      	mov	r8, r1
 8009dbc:	4614      	mov	r4, r2
 8009dbe:	2600      	movs	r6, #0
 8009dc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009dc4:	f1b9 0901 	subs.w	r9, r9, #1
 8009dc8:	d505      	bpl.n	8009dd6 <_fwalk_sglue+0x22>
 8009dca:	6824      	ldr	r4, [r4, #0]
 8009dcc:	2c00      	cmp	r4, #0
 8009dce:	d1f7      	bne.n	8009dc0 <_fwalk_sglue+0xc>
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dd6:	89ab      	ldrh	r3, [r5, #12]
 8009dd8:	2b01      	cmp	r3, #1
 8009dda:	d907      	bls.n	8009dec <_fwalk_sglue+0x38>
 8009ddc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009de0:	3301      	adds	r3, #1
 8009de2:	d003      	beq.n	8009dec <_fwalk_sglue+0x38>
 8009de4:	4629      	mov	r1, r5
 8009de6:	4638      	mov	r0, r7
 8009de8:	47c0      	blx	r8
 8009dea:	4306      	orrs	r6, r0
 8009dec:	3568      	adds	r5, #104	@ 0x68
 8009dee:	e7e9      	b.n	8009dc4 <_fwalk_sglue+0x10>

08009df0 <iprintf>:
 8009df0:	b40f      	push	{r0, r1, r2, r3}
 8009df2:	b507      	push	{r0, r1, r2, lr}
 8009df4:	4906      	ldr	r1, [pc, #24]	@ (8009e10 <iprintf+0x20>)
 8009df6:	ab04      	add	r3, sp, #16
 8009df8:	6808      	ldr	r0, [r1, #0]
 8009dfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dfe:	6881      	ldr	r1, [r0, #8]
 8009e00:	9301      	str	r3, [sp, #4]
 8009e02:	f000 f959 	bl	800a0b8 <_vfiprintf_r>
 8009e06:	b003      	add	sp, #12
 8009e08:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e0c:	b004      	add	sp, #16
 8009e0e:	4770      	bx	lr
 8009e10:	20000030 	.word	0x20000030

08009e14 <__sread>:
 8009e14:	b510      	push	{r4, lr}
 8009e16:	460c      	mov	r4, r1
 8009e18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e1c:	f000 f868 	bl	8009ef0 <_read_r>
 8009e20:	2800      	cmp	r0, #0
 8009e22:	bfab      	itete	ge
 8009e24:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009e26:	89a3      	ldrhlt	r3, [r4, #12]
 8009e28:	181b      	addge	r3, r3, r0
 8009e2a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009e2e:	bfac      	ite	ge
 8009e30:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009e32:	81a3      	strhlt	r3, [r4, #12]
 8009e34:	bd10      	pop	{r4, pc}

08009e36 <__swrite>:
 8009e36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e3a:	461f      	mov	r7, r3
 8009e3c:	898b      	ldrh	r3, [r1, #12]
 8009e3e:	05db      	lsls	r3, r3, #23
 8009e40:	4605      	mov	r5, r0
 8009e42:	460c      	mov	r4, r1
 8009e44:	4616      	mov	r6, r2
 8009e46:	d505      	bpl.n	8009e54 <__swrite+0x1e>
 8009e48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e4c:	2302      	movs	r3, #2
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f000 f83c 	bl	8009ecc <_lseek_r>
 8009e54:	89a3      	ldrh	r3, [r4, #12]
 8009e56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e5e:	81a3      	strh	r3, [r4, #12]
 8009e60:	4632      	mov	r2, r6
 8009e62:	463b      	mov	r3, r7
 8009e64:	4628      	mov	r0, r5
 8009e66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e6a:	f000 b863 	b.w	8009f34 <_write_r>

08009e6e <__sseek>:
 8009e6e:	b510      	push	{r4, lr}
 8009e70:	460c      	mov	r4, r1
 8009e72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e76:	f000 f829 	bl	8009ecc <_lseek_r>
 8009e7a:	1c43      	adds	r3, r0, #1
 8009e7c:	89a3      	ldrh	r3, [r4, #12]
 8009e7e:	bf15      	itete	ne
 8009e80:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009e82:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009e86:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009e8a:	81a3      	strheq	r3, [r4, #12]
 8009e8c:	bf18      	it	ne
 8009e8e:	81a3      	strhne	r3, [r4, #12]
 8009e90:	bd10      	pop	{r4, pc}

08009e92 <__sclose>:
 8009e92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e96:	f000 b809 	b.w	8009eac <_close_r>

08009e9a <memset>:
 8009e9a:	4402      	add	r2, r0
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	4293      	cmp	r3, r2
 8009ea0:	d100      	bne.n	8009ea4 <memset+0xa>
 8009ea2:	4770      	bx	lr
 8009ea4:	f803 1b01 	strb.w	r1, [r3], #1
 8009ea8:	e7f9      	b.n	8009e9e <memset+0x4>
	...

08009eac <_close_r>:
 8009eac:	b538      	push	{r3, r4, r5, lr}
 8009eae:	4d06      	ldr	r5, [pc, #24]	@ (8009ec8 <_close_r+0x1c>)
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	4604      	mov	r4, r0
 8009eb4:	4608      	mov	r0, r1
 8009eb6:	602b      	str	r3, [r5, #0]
 8009eb8:	f7f7 fe3d 	bl	8001b36 <_close>
 8009ebc:	1c43      	adds	r3, r0, #1
 8009ebe:	d102      	bne.n	8009ec6 <_close_r+0x1a>
 8009ec0:	682b      	ldr	r3, [r5, #0]
 8009ec2:	b103      	cbz	r3, 8009ec6 <_close_r+0x1a>
 8009ec4:	6023      	str	r3, [r4, #0]
 8009ec6:	bd38      	pop	{r3, r4, r5, pc}
 8009ec8:	20002060 	.word	0x20002060

08009ecc <_lseek_r>:
 8009ecc:	b538      	push	{r3, r4, r5, lr}
 8009ece:	4d07      	ldr	r5, [pc, #28]	@ (8009eec <_lseek_r+0x20>)
 8009ed0:	4604      	mov	r4, r0
 8009ed2:	4608      	mov	r0, r1
 8009ed4:	4611      	mov	r1, r2
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	602a      	str	r2, [r5, #0]
 8009eda:	461a      	mov	r2, r3
 8009edc:	f7f7 fe52 	bl	8001b84 <_lseek>
 8009ee0:	1c43      	adds	r3, r0, #1
 8009ee2:	d102      	bne.n	8009eea <_lseek_r+0x1e>
 8009ee4:	682b      	ldr	r3, [r5, #0]
 8009ee6:	b103      	cbz	r3, 8009eea <_lseek_r+0x1e>
 8009ee8:	6023      	str	r3, [r4, #0]
 8009eea:	bd38      	pop	{r3, r4, r5, pc}
 8009eec:	20002060 	.word	0x20002060

08009ef0 <_read_r>:
 8009ef0:	b538      	push	{r3, r4, r5, lr}
 8009ef2:	4d07      	ldr	r5, [pc, #28]	@ (8009f10 <_read_r+0x20>)
 8009ef4:	4604      	mov	r4, r0
 8009ef6:	4608      	mov	r0, r1
 8009ef8:	4611      	mov	r1, r2
 8009efa:	2200      	movs	r2, #0
 8009efc:	602a      	str	r2, [r5, #0]
 8009efe:	461a      	mov	r2, r3
 8009f00:	f7f7 fdfc 	bl	8001afc <_read>
 8009f04:	1c43      	adds	r3, r0, #1
 8009f06:	d102      	bne.n	8009f0e <_read_r+0x1e>
 8009f08:	682b      	ldr	r3, [r5, #0]
 8009f0a:	b103      	cbz	r3, 8009f0e <_read_r+0x1e>
 8009f0c:	6023      	str	r3, [r4, #0]
 8009f0e:	bd38      	pop	{r3, r4, r5, pc}
 8009f10:	20002060 	.word	0x20002060

08009f14 <_sbrk_r>:
 8009f14:	b538      	push	{r3, r4, r5, lr}
 8009f16:	4d06      	ldr	r5, [pc, #24]	@ (8009f30 <_sbrk_r+0x1c>)
 8009f18:	2300      	movs	r3, #0
 8009f1a:	4604      	mov	r4, r0
 8009f1c:	4608      	mov	r0, r1
 8009f1e:	602b      	str	r3, [r5, #0]
 8009f20:	f7f7 fe3e 	bl	8001ba0 <_sbrk>
 8009f24:	1c43      	adds	r3, r0, #1
 8009f26:	d102      	bne.n	8009f2e <_sbrk_r+0x1a>
 8009f28:	682b      	ldr	r3, [r5, #0]
 8009f2a:	b103      	cbz	r3, 8009f2e <_sbrk_r+0x1a>
 8009f2c:	6023      	str	r3, [r4, #0]
 8009f2e:	bd38      	pop	{r3, r4, r5, pc}
 8009f30:	20002060 	.word	0x20002060

08009f34 <_write_r>:
 8009f34:	b538      	push	{r3, r4, r5, lr}
 8009f36:	4d07      	ldr	r5, [pc, #28]	@ (8009f54 <_write_r+0x20>)
 8009f38:	4604      	mov	r4, r0
 8009f3a:	4608      	mov	r0, r1
 8009f3c:	4611      	mov	r1, r2
 8009f3e:	2200      	movs	r2, #0
 8009f40:	602a      	str	r2, [r5, #0]
 8009f42:	461a      	mov	r2, r3
 8009f44:	f7fe fd29 	bl	800899a <_write>
 8009f48:	1c43      	adds	r3, r0, #1
 8009f4a:	d102      	bne.n	8009f52 <_write_r+0x1e>
 8009f4c:	682b      	ldr	r3, [r5, #0]
 8009f4e:	b103      	cbz	r3, 8009f52 <_write_r+0x1e>
 8009f50:	6023      	str	r3, [r4, #0]
 8009f52:	bd38      	pop	{r3, r4, r5, pc}
 8009f54:	20002060 	.word	0x20002060

08009f58 <__errno>:
 8009f58:	4b01      	ldr	r3, [pc, #4]	@ (8009f60 <__errno+0x8>)
 8009f5a:	6818      	ldr	r0, [r3, #0]
 8009f5c:	4770      	bx	lr
 8009f5e:	bf00      	nop
 8009f60:	20000030 	.word	0x20000030

08009f64 <__libc_init_array>:
 8009f64:	b570      	push	{r4, r5, r6, lr}
 8009f66:	4d0d      	ldr	r5, [pc, #52]	@ (8009f9c <__libc_init_array+0x38>)
 8009f68:	4c0d      	ldr	r4, [pc, #52]	@ (8009fa0 <__libc_init_array+0x3c>)
 8009f6a:	1b64      	subs	r4, r4, r5
 8009f6c:	10a4      	asrs	r4, r4, #2
 8009f6e:	2600      	movs	r6, #0
 8009f70:	42a6      	cmp	r6, r4
 8009f72:	d109      	bne.n	8009f88 <__libc_init_array+0x24>
 8009f74:	4d0b      	ldr	r5, [pc, #44]	@ (8009fa4 <__libc_init_array+0x40>)
 8009f76:	4c0c      	ldr	r4, [pc, #48]	@ (8009fa8 <__libc_init_array+0x44>)
 8009f78:	f001 fef0 	bl	800bd5c <_init>
 8009f7c:	1b64      	subs	r4, r4, r5
 8009f7e:	10a4      	asrs	r4, r4, #2
 8009f80:	2600      	movs	r6, #0
 8009f82:	42a6      	cmp	r6, r4
 8009f84:	d105      	bne.n	8009f92 <__libc_init_array+0x2e>
 8009f86:	bd70      	pop	{r4, r5, r6, pc}
 8009f88:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f8c:	4798      	blx	r3
 8009f8e:	3601      	adds	r6, #1
 8009f90:	e7ee      	b.n	8009f70 <__libc_init_array+0xc>
 8009f92:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f96:	4798      	blx	r3
 8009f98:	3601      	adds	r6, #1
 8009f9a:	e7f2      	b.n	8009f82 <__libc_init_array+0x1e>
 8009f9c:	0800c318 	.word	0x0800c318
 8009fa0:	0800c318 	.word	0x0800c318
 8009fa4:	0800c318 	.word	0x0800c318
 8009fa8:	0800c31c 	.word	0x0800c31c

08009fac <__retarget_lock_init_recursive>:
 8009fac:	4770      	bx	lr

08009fae <__retarget_lock_acquire_recursive>:
 8009fae:	4770      	bx	lr

08009fb0 <__retarget_lock_release_recursive>:
 8009fb0:	4770      	bx	lr

08009fb2 <memcpy>:
 8009fb2:	440a      	add	r2, r1
 8009fb4:	4291      	cmp	r1, r2
 8009fb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8009fba:	d100      	bne.n	8009fbe <memcpy+0xc>
 8009fbc:	4770      	bx	lr
 8009fbe:	b510      	push	{r4, lr}
 8009fc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009fc8:	4291      	cmp	r1, r2
 8009fca:	d1f9      	bne.n	8009fc0 <memcpy+0xe>
 8009fcc:	bd10      	pop	{r4, pc}
	...

08009fd0 <_free_r>:
 8009fd0:	b538      	push	{r3, r4, r5, lr}
 8009fd2:	4605      	mov	r5, r0
 8009fd4:	2900      	cmp	r1, #0
 8009fd6:	d041      	beq.n	800a05c <_free_r+0x8c>
 8009fd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fdc:	1f0c      	subs	r4, r1, #4
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	bfb8      	it	lt
 8009fe2:	18e4      	addlt	r4, r4, r3
 8009fe4:	f7ff fe36 	bl	8009c54 <__malloc_lock>
 8009fe8:	4a1d      	ldr	r2, [pc, #116]	@ (800a060 <_free_r+0x90>)
 8009fea:	6813      	ldr	r3, [r2, #0]
 8009fec:	b933      	cbnz	r3, 8009ffc <_free_r+0x2c>
 8009fee:	6063      	str	r3, [r4, #4]
 8009ff0:	6014      	str	r4, [r2, #0]
 8009ff2:	4628      	mov	r0, r5
 8009ff4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ff8:	f7ff be32 	b.w	8009c60 <__malloc_unlock>
 8009ffc:	42a3      	cmp	r3, r4
 8009ffe:	d908      	bls.n	800a012 <_free_r+0x42>
 800a000:	6820      	ldr	r0, [r4, #0]
 800a002:	1821      	adds	r1, r4, r0
 800a004:	428b      	cmp	r3, r1
 800a006:	bf01      	itttt	eq
 800a008:	6819      	ldreq	r1, [r3, #0]
 800a00a:	685b      	ldreq	r3, [r3, #4]
 800a00c:	1809      	addeq	r1, r1, r0
 800a00e:	6021      	streq	r1, [r4, #0]
 800a010:	e7ed      	b.n	8009fee <_free_r+0x1e>
 800a012:	461a      	mov	r2, r3
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	b10b      	cbz	r3, 800a01c <_free_r+0x4c>
 800a018:	42a3      	cmp	r3, r4
 800a01a:	d9fa      	bls.n	800a012 <_free_r+0x42>
 800a01c:	6811      	ldr	r1, [r2, #0]
 800a01e:	1850      	adds	r0, r2, r1
 800a020:	42a0      	cmp	r0, r4
 800a022:	d10b      	bne.n	800a03c <_free_r+0x6c>
 800a024:	6820      	ldr	r0, [r4, #0]
 800a026:	4401      	add	r1, r0
 800a028:	1850      	adds	r0, r2, r1
 800a02a:	4283      	cmp	r3, r0
 800a02c:	6011      	str	r1, [r2, #0]
 800a02e:	d1e0      	bne.n	8009ff2 <_free_r+0x22>
 800a030:	6818      	ldr	r0, [r3, #0]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	6053      	str	r3, [r2, #4]
 800a036:	4408      	add	r0, r1
 800a038:	6010      	str	r0, [r2, #0]
 800a03a:	e7da      	b.n	8009ff2 <_free_r+0x22>
 800a03c:	d902      	bls.n	800a044 <_free_r+0x74>
 800a03e:	230c      	movs	r3, #12
 800a040:	602b      	str	r3, [r5, #0]
 800a042:	e7d6      	b.n	8009ff2 <_free_r+0x22>
 800a044:	6820      	ldr	r0, [r4, #0]
 800a046:	1821      	adds	r1, r4, r0
 800a048:	428b      	cmp	r3, r1
 800a04a:	bf04      	itt	eq
 800a04c:	6819      	ldreq	r1, [r3, #0]
 800a04e:	685b      	ldreq	r3, [r3, #4]
 800a050:	6063      	str	r3, [r4, #4]
 800a052:	bf04      	itt	eq
 800a054:	1809      	addeq	r1, r1, r0
 800a056:	6021      	streq	r1, [r4, #0]
 800a058:	6054      	str	r4, [r2, #4]
 800a05a:	e7ca      	b.n	8009ff2 <_free_r+0x22>
 800a05c:	bd38      	pop	{r3, r4, r5, pc}
 800a05e:	bf00      	nop
 800a060:	20001f20 	.word	0x20001f20

0800a064 <__sfputc_r>:
 800a064:	6893      	ldr	r3, [r2, #8]
 800a066:	3b01      	subs	r3, #1
 800a068:	2b00      	cmp	r3, #0
 800a06a:	b410      	push	{r4}
 800a06c:	6093      	str	r3, [r2, #8]
 800a06e:	da08      	bge.n	800a082 <__sfputc_r+0x1e>
 800a070:	6994      	ldr	r4, [r2, #24]
 800a072:	42a3      	cmp	r3, r4
 800a074:	db01      	blt.n	800a07a <__sfputc_r+0x16>
 800a076:	290a      	cmp	r1, #10
 800a078:	d103      	bne.n	800a082 <__sfputc_r+0x1e>
 800a07a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a07e:	f000 bb6b 	b.w	800a758 <__swbuf_r>
 800a082:	6813      	ldr	r3, [r2, #0]
 800a084:	1c58      	adds	r0, r3, #1
 800a086:	6010      	str	r0, [r2, #0]
 800a088:	7019      	strb	r1, [r3, #0]
 800a08a:	4608      	mov	r0, r1
 800a08c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a090:	4770      	bx	lr

0800a092 <__sfputs_r>:
 800a092:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a094:	4606      	mov	r6, r0
 800a096:	460f      	mov	r7, r1
 800a098:	4614      	mov	r4, r2
 800a09a:	18d5      	adds	r5, r2, r3
 800a09c:	42ac      	cmp	r4, r5
 800a09e:	d101      	bne.n	800a0a4 <__sfputs_r+0x12>
 800a0a0:	2000      	movs	r0, #0
 800a0a2:	e007      	b.n	800a0b4 <__sfputs_r+0x22>
 800a0a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0a8:	463a      	mov	r2, r7
 800a0aa:	4630      	mov	r0, r6
 800a0ac:	f7ff ffda 	bl	800a064 <__sfputc_r>
 800a0b0:	1c43      	adds	r3, r0, #1
 800a0b2:	d1f3      	bne.n	800a09c <__sfputs_r+0xa>
 800a0b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a0b8 <_vfiprintf_r>:
 800a0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0bc:	460d      	mov	r5, r1
 800a0be:	b09d      	sub	sp, #116	@ 0x74
 800a0c0:	4614      	mov	r4, r2
 800a0c2:	4698      	mov	r8, r3
 800a0c4:	4606      	mov	r6, r0
 800a0c6:	b118      	cbz	r0, 800a0d0 <_vfiprintf_r+0x18>
 800a0c8:	6a03      	ldr	r3, [r0, #32]
 800a0ca:	b90b      	cbnz	r3, 800a0d0 <_vfiprintf_r+0x18>
 800a0cc:	f7ff fe5a 	bl	8009d84 <__sinit>
 800a0d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0d2:	07d9      	lsls	r1, r3, #31
 800a0d4:	d405      	bmi.n	800a0e2 <_vfiprintf_r+0x2a>
 800a0d6:	89ab      	ldrh	r3, [r5, #12]
 800a0d8:	059a      	lsls	r2, r3, #22
 800a0da:	d402      	bmi.n	800a0e2 <_vfiprintf_r+0x2a>
 800a0dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0de:	f7ff ff66 	bl	8009fae <__retarget_lock_acquire_recursive>
 800a0e2:	89ab      	ldrh	r3, [r5, #12]
 800a0e4:	071b      	lsls	r3, r3, #28
 800a0e6:	d501      	bpl.n	800a0ec <_vfiprintf_r+0x34>
 800a0e8:	692b      	ldr	r3, [r5, #16]
 800a0ea:	b99b      	cbnz	r3, 800a114 <_vfiprintf_r+0x5c>
 800a0ec:	4629      	mov	r1, r5
 800a0ee:	4630      	mov	r0, r6
 800a0f0:	f000 fb70 	bl	800a7d4 <__swsetup_r>
 800a0f4:	b170      	cbz	r0, 800a114 <_vfiprintf_r+0x5c>
 800a0f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0f8:	07dc      	lsls	r4, r3, #31
 800a0fa:	d504      	bpl.n	800a106 <_vfiprintf_r+0x4e>
 800a0fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a100:	b01d      	add	sp, #116	@ 0x74
 800a102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a106:	89ab      	ldrh	r3, [r5, #12]
 800a108:	0598      	lsls	r0, r3, #22
 800a10a:	d4f7      	bmi.n	800a0fc <_vfiprintf_r+0x44>
 800a10c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a10e:	f7ff ff4f 	bl	8009fb0 <__retarget_lock_release_recursive>
 800a112:	e7f3      	b.n	800a0fc <_vfiprintf_r+0x44>
 800a114:	2300      	movs	r3, #0
 800a116:	9309      	str	r3, [sp, #36]	@ 0x24
 800a118:	2320      	movs	r3, #32
 800a11a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a11e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a122:	2330      	movs	r3, #48	@ 0x30
 800a124:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a2d4 <_vfiprintf_r+0x21c>
 800a128:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a12c:	f04f 0901 	mov.w	r9, #1
 800a130:	4623      	mov	r3, r4
 800a132:	469a      	mov	sl, r3
 800a134:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a138:	b10a      	cbz	r2, 800a13e <_vfiprintf_r+0x86>
 800a13a:	2a25      	cmp	r2, #37	@ 0x25
 800a13c:	d1f9      	bne.n	800a132 <_vfiprintf_r+0x7a>
 800a13e:	ebba 0b04 	subs.w	fp, sl, r4
 800a142:	d00b      	beq.n	800a15c <_vfiprintf_r+0xa4>
 800a144:	465b      	mov	r3, fp
 800a146:	4622      	mov	r2, r4
 800a148:	4629      	mov	r1, r5
 800a14a:	4630      	mov	r0, r6
 800a14c:	f7ff ffa1 	bl	800a092 <__sfputs_r>
 800a150:	3001      	adds	r0, #1
 800a152:	f000 80a7 	beq.w	800a2a4 <_vfiprintf_r+0x1ec>
 800a156:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a158:	445a      	add	r2, fp
 800a15a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a15c:	f89a 3000 	ldrb.w	r3, [sl]
 800a160:	2b00      	cmp	r3, #0
 800a162:	f000 809f 	beq.w	800a2a4 <_vfiprintf_r+0x1ec>
 800a166:	2300      	movs	r3, #0
 800a168:	f04f 32ff 	mov.w	r2, #4294967295
 800a16c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a170:	f10a 0a01 	add.w	sl, sl, #1
 800a174:	9304      	str	r3, [sp, #16]
 800a176:	9307      	str	r3, [sp, #28]
 800a178:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a17c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a17e:	4654      	mov	r4, sl
 800a180:	2205      	movs	r2, #5
 800a182:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a186:	4853      	ldr	r0, [pc, #332]	@ (800a2d4 <_vfiprintf_r+0x21c>)
 800a188:	f7f6 f822 	bl	80001d0 <memchr>
 800a18c:	9a04      	ldr	r2, [sp, #16]
 800a18e:	b9d8      	cbnz	r0, 800a1c8 <_vfiprintf_r+0x110>
 800a190:	06d1      	lsls	r1, r2, #27
 800a192:	bf44      	itt	mi
 800a194:	2320      	movmi	r3, #32
 800a196:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a19a:	0713      	lsls	r3, r2, #28
 800a19c:	bf44      	itt	mi
 800a19e:	232b      	movmi	r3, #43	@ 0x2b
 800a1a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1a4:	f89a 3000 	ldrb.w	r3, [sl]
 800a1a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1aa:	d015      	beq.n	800a1d8 <_vfiprintf_r+0x120>
 800a1ac:	9a07      	ldr	r2, [sp, #28]
 800a1ae:	4654      	mov	r4, sl
 800a1b0:	2000      	movs	r0, #0
 800a1b2:	f04f 0c0a 	mov.w	ip, #10
 800a1b6:	4621      	mov	r1, r4
 800a1b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1bc:	3b30      	subs	r3, #48	@ 0x30
 800a1be:	2b09      	cmp	r3, #9
 800a1c0:	d94b      	bls.n	800a25a <_vfiprintf_r+0x1a2>
 800a1c2:	b1b0      	cbz	r0, 800a1f2 <_vfiprintf_r+0x13a>
 800a1c4:	9207      	str	r2, [sp, #28]
 800a1c6:	e014      	b.n	800a1f2 <_vfiprintf_r+0x13a>
 800a1c8:	eba0 0308 	sub.w	r3, r0, r8
 800a1cc:	fa09 f303 	lsl.w	r3, r9, r3
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	9304      	str	r3, [sp, #16]
 800a1d4:	46a2      	mov	sl, r4
 800a1d6:	e7d2      	b.n	800a17e <_vfiprintf_r+0xc6>
 800a1d8:	9b03      	ldr	r3, [sp, #12]
 800a1da:	1d19      	adds	r1, r3, #4
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	9103      	str	r1, [sp, #12]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	bfbb      	ittet	lt
 800a1e4:	425b      	neglt	r3, r3
 800a1e6:	f042 0202 	orrlt.w	r2, r2, #2
 800a1ea:	9307      	strge	r3, [sp, #28]
 800a1ec:	9307      	strlt	r3, [sp, #28]
 800a1ee:	bfb8      	it	lt
 800a1f0:	9204      	strlt	r2, [sp, #16]
 800a1f2:	7823      	ldrb	r3, [r4, #0]
 800a1f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1f6:	d10a      	bne.n	800a20e <_vfiprintf_r+0x156>
 800a1f8:	7863      	ldrb	r3, [r4, #1]
 800a1fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1fc:	d132      	bne.n	800a264 <_vfiprintf_r+0x1ac>
 800a1fe:	9b03      	ldr	r3, [sp, #12]
 800a200:	1d1a      	adds	r2, r3, #4
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	9203      	str	r2, [sp, #12]
 800a206:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a20a:	3402      	adds	r4, #2
 800a20c:	9305      	str	r3, [sp, #20]
 800a20e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a2e4 <_vfiprintf_r+0x22c>
 800a212:	7821      	ldrb	r1, [r4, #0]
 800a214:	2203      	movs	r2, #3
 800a216:	4650      	mov	r0, sl
 800a218:	f7f5 ffda 	bl	80001d0 <memchr>
 800a21c:	b138      	cbz	r0, 800a22e <_vfiprintf_r+0x176>
 800a21e:	9b04      	ldr	r3, [sp, #16]
 800a220:	eba0 000a 	sub.w	r0, r0, sl
 800a224:	2240      	movs	r2, #64	@ 0x40
 800a226:	4082      	lsls	r2, r0
 800a228:	4313      	orrs	r3, r2
 800a22a:	3401      	adds	r4, #1
 800a22c:	9304      	str	r3, [sp, #16]
 800a22e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a232:	4829      	ldr	r0, [pc, #164]	@ (800a2d8 <_vfiprintf_r+0x220>)
 800a234:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a238:	2206      	movs	r2, #6
 800a23a:	f7f5 ffc9 	bl	80001d0 <memchr>
 800a23e:	2800      	cmp	r0, #0
 800a240:	d03f      	beq.n	800a2c2 <_vfiprintf_r+0x20a>
 800a242:	4b26      	ldr	r3, [pc, #152]	@ (800a2dc <_vfiprintf_r+0x224>)
 800a244:	bb1b      	cbnz	r3, 800a28e <_vfiprintf_r+0x1d6>
 800a246:	9b03      	ldr	r3, [sp, #12]
 800a248:	3307      	adds	r3, #7
 800a24a:	f023 0307 	bic.w	r3, r3, #7
 800a24e:	3308      	adds	r3, #8
 800a250:	9303      	str	r3, [sp, #12]
 800a252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a254:	443b      	add	r3, r7
 800a256:	9309      	str	r3, [sp, #36]	@ 0x24
 800a258:	e76a      	b.n	800a130 <_vfiprintf_r+0x78>
 800a25a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a25e:	460c      	mov	r4, r1
 800a260:	2001      	movs	r0, #1
 800a262:	e7a8      	b.n	800a1b6 <_vfiprintf_r+0xfe>
 800a264:	2300      	movs	r3, #0
 800a266:	3401      	adds	r4, #1
 800a268:	9305      	str	r3, [sp, #20]
 800a26a:	4619      	mov	r1, r3
 800a26c:	f04f 0c0a 	mov.w	ip, #10
 800a270:	4620      	mov	r0, r4
 800a272:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a276:	3a30      	subs	r2, #48	@ 0x30
 800a278:	2a09      	cmp	r2, #9
 800a27a:	d903      	bls.n	800a284 <_vfiprintf_r+0x1cc>
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d0c6      	beq.n	800a20e <_vfiprintf_r+0x156>
 800a280:	9105      	str	r1, [sp, #20]
 800a282:	e7c4      	b.n	800a20e <_vfiprintf_r+0x156>
 800a284:	fb0c 2101 	mla	r1, ip, r1, r2
 800a288:	4604      	mov	r4, r0
 800a28a:	2301      	movs	r3, #1
 800a28c:	e7f0      	b.n	800a270 <_vfiprintf_r+0x1b8>
 800a28e:	ab03      	add	r3, sp, #12
 800a290:	9300      	str	r3, [sp, #0]
 800a292:	462a      	mov	r2, r5
 800a294:	4b12      	ldr	r3, [pc, #72]	@ (800a2e0 <_vfiprintf_r+0x228>)
 800a296:	a904      	add	r1, sp, #16
 800a298:	4630      	mov	r0, r6
 800a29a:	f3af 8000 	nop.w
 800a29e:	4607      	mov	r7, r0
 800a2a0:	1c78      	adds	r0, r7, #1
 800a2a2:	d1d6      	bne.n	800a252 <_vfiprintf_r+0x19a>
 800a2a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2a6:	07d9      	lsls	r1, r3, #31
 800a2a8:	d405      	bmi.n	800a2b6 <_vfiprintf_r+0x1fe>
 800a2aa:	89ab      	ldrh	r3, [r5, #12]
 800a2ac:	059a      	lsls	r2, r3, #22
 800a2ae:	d402      	bmi.n	800a2b6 <_vfiprintf_r+0x1fe>
 800a2b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2b2:	f7ff fe7d 	bl	8009fb0 <__retarget_lock_release_recursive>
 800a2b6:	89ab      	ldrh	r3, [r5, #12]
 800a2b8:	065b      	lsls	r3, r3, #25
 800a2ba:	f53f af1f 	bmi.w	800a0fc <_vfiprintf_r+0x44>
 800a2be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2c0:	e71e      	b.n	800a100 <_vfiprintf_r+0x48>
 800a2c2:	ab03      	add	r3, sp, #12
 800a2c4:	9300      	str	r3, [sp, #0]
 800a2c6:	462a      	mov	r2, r5
 800a2c8:	4b05      	ldr	r3, [pc, #20]	@ (800a2e0 <_vfiprintf_r+0x228>)
 800a2ca:	a904      	add	r1, sp, #16
 800a2cc:	4630      	mov	r0, r6
 800a2ce:	f000 f879 	bl	800a3c4 <_printf_i>
 800a2d2:	e7e4      	b.n	800a29e <_vfiprintf_r+0x1e6>
 800a2d4:	0800c29c 	.word	0x0800c29c
 800a2d8:	0800c2a6 	.word	0x0800c2a6
 800a2dc:	00000000 	.word	0x00000000
 800a2e0:	0800a093 	.word	0x0800a093
 800a2e4:	0800c2a2 	.word	0x0800c2a2

0800a2e8 <_printf_common>:
 800a2e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2ec:	4616      	mov	r6, r2
 800a2ee:	4698      	mov	r8, r3
 800a2f0:	688a      	ldr	r2, [r1, #8]
 800a2f2:	690b      	ldr	r3, [r1, #16]
 800a2f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	bfb8      	it	lt
 800a2fc:	4613      	movlt	r3, r2
 800a2fe:	6033      	str	r3, [r6, #0]
 800a300:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a304:	4607      	mov	r7, r0
 800a306:	460c      	mov	r4, r1
 800a308:	b10a      	cbz	r2, 800a30e <_printf_common+0x26>
 800a30a:	3301      	adds	r3, #1
 800a30c:	6033      	str	r3, [r6, #0]
 800a30e:	6823      	ldr	r3, [r4, #0]
 800a310:	0699      	lsls	r1, r3, #26
 800a312:	bf42      	ittt	mi
 800a314:	6833      	ldrmi	r3, [r6, #0]
 800a316:	3302      	addmi	r3, #2
 800a318:	6033      	strmi	r3, [r6, #0]
 800a31a:	6825      	ldr	r5, [r4, #0]
 800a31c:	f015 0506 	ands.w	r5, r5, #6
 800a320:	d106      	bne.n	800a330 <_printf_common+0x48>
 800a322:	f104 0a19 	add.w	sl, r4, #25
 800a326:	68e3      	ldr	r3, [r4, #12]
 800a328:	6832      	ldr	r2, [r6, #0]
 800a32a:	1a9b      	subs	r3, r3, r2
 800a32c:	42ab      	cmp	r3, r5
 800a32e:	dc26      	bgt.n	800a37e <_printf_common+0x96>
 800a330:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a334:	6822      	ldr	r2, [r4, #0]
 800a336:	3b00      	subs	r3, #0
 800a338:	bf18      	it	ne
 800a33a:	2301      	movne	r3, #1
 800a33c:	0692      	lsls	r2, r2, #26
 800a33e:	d42b      	bmi.n	800a398 <_printf_common+0xb0>
 800a340:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a344:	4641      	mov	r1, r8
 800a346:	4638      	mov	r0, r7
 800a348:	47c8      	blx	r9
 800a34a:	3001      	adds	r0, #1
 800a34c:	d01e      	beq.n	800a38c <_printf_common+0xa4>
 800a34e:	6823      	ldr	r3, [r4, #0]
 800a350:	6922      	ldr	r2, [r4, #16]
 800a352:	f003 0306 	and.w	r3, r3, #6
 800a356:	2b04      	cmp	r3, #4
 800a358:	bf02      	ittt	eq
 800a35a:	68e5      	ldreq	r5, [r4, #12]
 800a35c:	6833      	ldreq	r3, [r6, #0]
 800a35e:	1aed      	subeq	r5, r5, r3
 800a360:	68a3      	ldr	r3, [r4, #8]
 800a362:	bf0c      	ite	eq
 800a364:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a368:	2500      	movne	r5, #0
 800a36a:	4293      	cmp	r3, r2
 800a36c:	bfc4      	itt	gt
 800a36e:	1a9b      	subgt	r3, r3, r2
 800a370:	18ed      	addgt	r5, r5, r3
 800a372:	2600      	movs	r6, #0
 800a374:	341a      	adds	r4, #26
 800a376:	42b5      	cmp	r5, r6
 800a378:	d11a      	bne.n	800a3b0 <_printf_common+0xc8>
 800a37a:	2000      	movs	r0, #0
 800a37c:	e008      	b.n	800a390 <_printf_common+0xa8>
 800a37e:	2301      	movs	r3, #1
 800a380:	4652      	mov	r2, sl
 800a382:	4641      	mov	r1, r8
 800a384:	4638      	mov	r0, r7
 800a386:	47c8      	blx	r9
 800a388:	3001      	adds	r0, #1
 800a38a:	d103      	bne.n	800a394 <_printf_common+0xac>
 800a38c:	f04f 30ff 	mov.w	r0, #4294967295
 800a390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a394:	3501      	adds	r5, #1
 800a396:	e7c6      	b.n	800a326 <_printf_common+0x3e>
 800a398:	18e1      	adds	r1, r4, r3
 800a39a:	1c5a      	adds	r2, r3, #1
 800a39c:	2030      	movs	r0, #48	@ 0x30
 800a39e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a3a2:	4422      	add	r2, r4
 800a3a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a3a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a3ac:	3302      	adds	r3, #2
 800a3ae:	e7c7      	b.n	800a340 <_printf_common+0x58>
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	4622      	mov	r2, r4
 800a3b4:	4641      	mov	r1, r8
 800a3b6:	4638      	mov	r0, r7
 800a3b8:	47c8      	blx	r9
 800a3ba:	3001      	adds	r0, #1
 800a3bc:	d0e6      	beq.n	800a38c <_printf_common+0xa4>
 800a3be:	3601      	adds	r6, #1
 800a3c0:	e7d9      	b.n	800a376 <_printf_common+0x8e>
	...

0800a3c4 <_printf_i>:
 800a3c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a3c8:	7e0f      	ldrb	r7, [r1, #24]
 800a3ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a3cc:	2f78      	cmp	r7, #120	@ 0x78
 800a3ce:	4691      	mov	r9, r2
 800a3d0:	4680      	mov	r8, r0
 800a3d2:	460c      	mov	r4, r1
 800a3d4:	469a      	mov	sl, r3
 800a3d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a3da:	d807      	bhi.n	800a3ec <_printf_i+0x28>
 800a3dc:	2f62      	cmp	r7, #98	@ 0x62
 800a3de:	d80a      	bhi.n	800a3f6 <_printf_i+0x32>
 800a3e0:	2f00      	cmp	r7, #0
 800a3e2:	f000 80d1 	beq.w	800a588 <_printf_i+0x1c4>
 800a3e6:	2f58      	cmp	r7, #88	@ 0x58
 800a3e8:	f000 80b8 	beq.w	800a55c <_printf_i+0x198>
 800a3ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a3f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a3f4:	e03a      	b.n	800a46c <_printf_i+0xa8>
 800a3f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a3fa:	2b15      	cmp	r3, #21
 800a3fc:	d8f6      	bhi.n	800a3ec <_printf_i+0x28>
 800a3fe:	a101      	add	r1, pc, #4	@ (adr r1, 800a404 <_printf_i+0x40>)
 800a400:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a404:	0800a45d 	.word	0x0800a45d
 800a408:	0800a471 	.word	0x0800a471
 800a40c:	0800a3ed 	.word	0x0800a3ed
 800a410:	0800a3ed 	.word	0x0800a3ed
 800a414:	0800a3ed 	.word	0x0800a3ed
 800a418:	0800a3ed 	.word	0x0800a3ed
 800a41c:	0800a471 	.word	0x0800a471
 800a420:	0800a3ed 	.word	0x0800a3ed
 800a424:	0800a3ed 	.word	0x0800a3ed
 800a428:	0800a3ed 	.word	0x0800a3ed
 800a42c:	0800a3ed 	.word	0x0800a3ed
 800a430:	0800a56f 	.word	0x0800a56f
 800a434:	0800a49b 	.word	0x0800a49b
 800a438:	0800a529 	.word	0x0800a529
 800a43c:	0800a3ed 	.word	0x0800a3ed
 800a440:	0800a3ed 	.word	0x0800a3ed
 800a444:	0800a591 	.word	0x0800a591
 800a448:	0800a3ed 	.word	0x0800a3ed
 800a44c:	0800a49b 	.word	0x0800a49b
 800a450:	0800a3ed 	.word	0x0800a3ed
 800a454:	0800a3ed 	.word	0x0800a3ed
 800a458:	0800a531 	.word	0x0800a531
 800a45c:	6833      	ldr	r3, [r6, #0]
 800a45e:	1d1a      	adds	r2, r3, #4
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	6032      	str	r2, [r6, #0]
 800a464:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a468:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a46c:	2301      	movs	r3, #1
 800a46e:	e09c      	b.n	800a5aa <_printf_i+0x1e6>
 800a470:	6833      	ldr	r3, [r6, #0]
 800a472:	6820      	ldr	r0, [r4, #0]
 800a474:	1d19      	adds	r1, r3, #4
 800a476:	6031      	str	r1, [r6, #0]
 800a478:	0606      	lsls	r6, r0, #24
 800a47a:	d501      	bpl.n	800a480 <_printf_i+0xbc>
 800a47c:	681d      	ldr	r5, [r3, #0]
 800a47e:	e003      	b.n	800a488 <_printf_i+0xc4>
 800a480:	0645      	lsls	r5, r0, #25
 800a482:	d5fb      	bpl.n	800a47c <_printf_i+0xb8>
 800a484:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a488:	2d00      	cmp	r5, #0
 800a48a:	da03      	bge.n	800a494 <_printf_i+0xd0>
 800a48c:	232d      	movs	r3, #45	@ 0x2d
 800a48e:	426d      	negs	r5, r5
 800a490:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a494:	4858      	ldr	r0, [pc, #352]	@ (800a5f8 <_printf_i+0x234>)
 800a496:	230a      	movs	r3, #10
 800a498:	e011      	b.n	800a4be <_printf_i+0xfa>
 800a49a:	6821      	ldr	r1, [r4, #0]
 800a49c:	6833      	ldr	r3, [r6, #0]
 800a49e:	0608      	lsls	r0, r1, #24
 800a4a0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a4a4:	d402      	bmi.n	800a4ac <_printf_i+0xe8>
 800a4a6:	0649      	lsls	r1, r1, #25
 800a4a8:	bf48      	it	mi
 800a4aa:	b2ad      	uxthmi	r5, r5
 800a4ac:	2f6f      	cmp	r7, #111	@ 0x6f
 800a4ae:	4852      	ldr	r0, [pc, #328]	@ (800a5f8 <_printf_i+0x234>)
 800a4b0:	6033      	str	r3, [r6, #0]
 800a4b2:	bf14      	ite	ne
 800a4b4:	230a      	movne	r3, #10
 800a4b6:	2308      	moveq	r3, #8
 800a4b8:	2100      	movs	r1, #0
 800a4ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a4be:	6866      	ldr	r6, [r4, #4]
 800a4c0:	60a6      	str	r6, [r4, #8]
 800a4c2:	2e00      	cmp	r6, #0
 800a4c4:	db05      	blt.n	800a4d2 <_printf_i+0x10e>
 800a4c6:	6821      	ldr	r1, [r4, #0]
 800a4c8:	432e      	orrs	r6, r5
 800a4ca:	f021 0104 	bic.w	r1, r1, #4
 800a4ce:	6021      	str	r1, [r4, #0]
 800a4d0:	d04b      	beq.n	800a56a <_printf_i+0x1a6>
 800a4d2:	4616      	mov	r6, r2
 800a4d4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a4d8:	fb03 5711 	mls	r7, r3, r1, r5
 800a4dc:	5dc7      	ldrb	r7, [r0, r7]
 800a4de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a4e2:	462f      	mov	r7, r5
 800a4e4:	42bb      	cmp	r3, r7
 800a4e6:	460d      	mov	r5, r1
 800a4e8:	d9f4      	bls.n	800a4d4 <_printf_i+0x110>
 800a4ea:	2b08      	cmp	r3, #8
 800a4ec:	d10b      	bne.n	800a506 <_printf_i+0x142>
 800a4ee:	6823      	ldr	r3, [r4, #0]
 800a4f0:	07df      	lsls	r7, r3, #31
 800a4f2:	d508      	bpl.n	800a506 <_printf_i+0x142>
 800a4f4:	6923      	ldr	r3, [r4, #16]
 800a4f6:	6861      	ldr	r1, [r4, #4]
 800a4f8:	4299      	cmp	r1, r3
 800a4fa:	bfde      	ittt	le
 800a4fc:	2330      	movle	r3, #48	@ 0x30
 800a4fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a502:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a506:	1b92      	subs	r2, r2, r6
 800a508:	6122      	str	r2, [r4, #16]
 800a50a:	f8cd a000 	str.w	sl, [sp]
 800a50e:	464b      	mov	r3, r9
 800a510:	aa03      	add	r2, sp, #12
 800a512:	4621      	mov	r1, r4
 800a514:	4640      	mov	r0, r8
 800a516:	f7ff fee7 	bl	800a2e8 <_printf_common>
 800a51a:	3001      	adds	r0, #1
 800a51c:	d14a      	bne.n	800a5b4 <_printf_i+0x1f0>
 800a51e:	f04f 30ff 	mov.w	r0, #4294967295
 800a522:	b004      	add	sp, #16
 800a524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a528:	6823      	ldr	r3, [r4, #0]
 800a52a:	f043 0320 	orr.w	r3, r3, #32
 800a52e:	6023      	str	r3, [r4, #0]
 800a530:	4832      	ldr	r0, [pc, #200]	@ (800a5fc <_printf_i+0x238>)
 800a532:	2778      	movs	r7, #120	@ 0x78
 800a534:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a538:	6823      	ldr	r3, [r4, #0]
 800a53a:	6831      	ldr	r1, [r6, #0]
 800a53c:	061f      	lsls	r7, r3, #24
 800a53e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a542:	d402      	bmi.n	800a54a <_printf_i+0x186>
 800a544:	065f      	lsls	r7, r3, #25
 800a546:	bf48      	it	mi
 800a548:	b2ad      	uxthmi	r5, r5
 800a54a:	6031      	str	r1, [r6, #0]
 800a54c:	07d9      	lsls	r1, r3, #31
 800a54e:	bf44      	itt	mi
 800a550:	f043 0320 	orrmi.w	r3, r3, #32
 800a554:	6023      	strmi	r3, [r4, #0]
 800a556:	b11d      	cbz	r5, 800a560 <_printf_i+0x19c>
 800a558:	2310      	movs	r3, #16
 800a55a:	e7ad      	b.n	800a4b8 <_printf_i+0xf4>
 800a55c:	4826      	ldr	r0, [pc, #152]	@ (800a5f8 <_printf_i+0x234>)
 800a55e:	e7e9      	b.n	800a534 <_printf_i+0x170>
 800a560:	6823      	ldr	r3, [r4, #0]
 800a562:	f023 0320 	bic.w	r3, r3, #32
 800a566:	6023      	str	r3, [r4, #0]
 800a568:	e7f6      	b.n	800a558 <_printf_i+0x194>
 800a56a:	4616      	mov	r6, r2
 800a56c:	e7bd      	b.n	800a4ea <_printf_i+0x126>
 800a56e:	6833      	ldr	r3, [r6, #0]
 800a570:	6825      	ldr	r5, [r4, #0]
 800a572:	6961      	ldr	r1, [r4, #20]
 800a574:	1d18      	adds	r0, r3, #4
 800a576:	6030      	str	r0, [r6, #0]
 800a578:	062e      	lsls	r6, r5, #24
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	d501      	bpl.n	800a582 <_printf_i+0x1be>
 800a57e:	6019      	str	r1, [r3, #0]
 800a580:	e002      	b.n	800a588 <_printf_i+0x1c4>
 800a582:	0668      	lsls	r0, r5, #25
 800a584:	d5fb      	bpl.n	800a57e <_printf_i+0x1ba>
 800a586:	8019      	strh	r1, [r3, #0]
 800a588:	2300      	movs	r3, #0
 800a58a:	6123      	str	r3, [r4, #16]
 800a58c:	4616      	mov	r6, r2
 800a58e:	e7bc      	b.n	800a50a <_printf_i+0x146>
 800a590:	6833      	ldr	r3, [r6, #0]
 800a592:	1d1a      	adds	r2, r3, #4
 800a594:	6032      	str	r2, [r6, #0]
 800a596:	681e      	ldr	r6, [r3, #0]
 800a598:	6862      	ldr	r2, [r4, #4]
 800a59a:	2100      	movs	r1, #0
 800a59c:	4630      	mov	r0, r6
 800a59e:	f7f5 fe17 	bl	80001d0 <memchr>
 800a5a2:	b108      	cbz	r0, 800a5a8 <_printf_i+0x1e4>
 800a5a4:	1b80      	subs	r0, r0, r6
 800a5a6:	6060      	str	r0, [r4, #4]
 800a5a8:	6863      	ldr	r3, [r4, #4]
 800a5aa:	6123      	str	r3, [r4, #16]
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5b2:	e7aa      	b.n	800a50a <_printf_i+0x146>
 800a5b4:	6923      	ldr	r3, [r4, #16]
 800a5b6:	4632      	mov	r2, r6
 800a5b8:	4649      	mov	r1, r9
 800a5ba:	4640      	mov	r0, r8
 800a5bc:	47d0      	blx	sl
 800a5be:	3001      	adds	r0, #1
 800a5c0:	d0ad      	beq.n	800a51e <_printf_i+0x15a>
 800a5c2:	6823      	ldr	r3, [r4, #0]
 800a5c4:	079b      	lsls	r3, r3, #30
 800a5c6:	d413      	bmi.n	800a5f0 <_printf_i+0x22c>
 800a5c8:	68e0      	ldr	r0, [r4, #12]
 800a5ca:	9b03      	ldr	r3, [sp, #12]
 800a5cc:	4298      	cmp	r0, r3
 800a5ce:	bfb8      	it	lt
 800a5d0:	4618      	movlt	r0, r3
 800a5d2:	e7a6      	b.n	800a522 <_printf_i+0x15e>
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	4632      	mov	r2, r6
 800a5d8:	4649      	mov	r1, r9
 800a5da:	4640      	mov	r0, r8
 800a5dc:	47d0      	blx	sl
 800a5de:	3001      	adds	r0, #1
 800a5e0:	d09d      	beq.n	800a51e <_printf_i+0x15a>
 800a5e2:	3501      	adds	r5, #1
 800a5e4:	68e3      	ldr	r3, [r4, #12]
 800a5e6:	9903      	ldr	r1, [sp, #12]
 800a5e8:	1a5b      	subs	r3, r3, r1
 800a5ea:	42ab      	cmp	r3, r5
 800a5ec:	dcf2      	bgt.n	800a5d4 <_printf_i+0x210>
 800a5ee:	e7eb      	b.n	800a5c8 <_printf_i+0x204>
 800a5f0:	2500      	movs	r5, #0
 800a5f2:	f104 0619 	add.w	r6, r4, #25
 800a5f6:	e7f5      	b.n	800a5e4 <_printf_i+0x220>
 800a5f8:	0800c2ad 	.word	0x0800c2ad
 800a5fc:	0800c2be 	.word	0x0800c2be

0800a600 <__sflush_r>:
 800a600:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a608:	0716      	lsls	r6, r2, #28
 800a60a:	4605      	mov	r5, r0
 800a60c:	460c      	mov	r4, r1
 800a60e:	d454      	bmi.n	800a6ba <__sflush_r+0xba>
 800a610:	684b      	ldr	r3, [r1, #4]
 800a612:	2b00      	cmp	r3, #0
 800a614:	dc02      	bgt.n	800a61c <__sflush_r+0x1c>
 800a616:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a618:	2b00      	cmp	r3, #0
 800a61a:	dd48      	ble.n	800a6ae <__sflush_r+0xae>
 800a61c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a61e:	2e00      	cmp	r6, #0
 800a620:	d045      	beq.n	800a6ae <__sflush_r+0xae>
 800a622:	2300      	movs	r3, #0
 800a624:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a628:	682f      	ldr	r7, [r5, #0]
 800a62a:	6a21      	ldr	r1, [r4, #32]
 800a62c:	602b      	str	r3, [r5, #0]
 800a62e:	d030      	beq.n	800a692 <__sflush_r+0x92>
 800a630:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a632:	89a3      	ldrh	r3, [r4, #12]
 800a634:	0759      	lsls	r1, r3, #29
 800a636:	d505      	bpl.n	800a644 <__sflush_r+0x44>
 800a638:	6863      	ldr	r3, [r4, #4]
 800a63a:	1ad2      	subs	r2, r2, r3
 800a63c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a63e:	b10b      	cbz	r3, 800a644 <__sflush_r+0x44>
 800a640:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a642:	1ad2      	subs	r2, r2, r3
 800a644:	2300      	movs	r3, #0
 800a646:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a648:	6a21      	ldr	r1, [r4, #32]
 800a64a:	4628      	mov	r0, r5
 800a64c:	47b0      	blx	r6
 800a64e:	1c43      	adds	r3, r0, #1
 800a650:	89a3      	ldrh	r3, [r4, #12]
 800a652:	d106      	bne.n	800a662 <__sflush_r+0x62>
 800a654:	6829      	ldr	r1, [r5, #0]
 800a656:	291d      	cmp	r1, #29
 800a658:	d82b      	bhi.n	800a6b2 <__sflush_r+0xb2>
 800a65a:	4a2a      	ldr	r2, [pc, #168]	@ (800a704 <__sflush_r+0x104>)
 800a65c:	40ca      	lsrs	r2, r1
 800a65e:	07d6      	lsls	r6, r2, #31
 800a660:	d527      	bpl.n	800a6b2 <__sflush_r+0xb2>
 800a662:	2200      	movs	r2, #0
 800a664:	6062      	str	r2, [r4, #4]
 800a666:	04d9      	lsls	r1, r3, #19
 800a668:	6922      	ldr	r2, [r4, #16]
 800a66a:	6022      	str	r2, [r4, #0]
 800a66c:	d504      	bpl.n	800a678 <__sflush_r+0x78>
 800a66e:	1c42      	adds	r2, r0, #1
 800a670:	d101      	bne.n	800a676 <__sflush_r+0x76>
 800a672:	682b      	ldr	r3, [r5, #0]
 800a674:	b903      	cbnz	r3, 800a678 <__sflush_r+0x78>
 800a676:	6560      	str	r0, [r4, #84]	@ 0x54
 800a678:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a67a:	602f      	str	r7, [r5, #0]
 800a67c:	b1b9      	cbz	r1, 800a6ae <__sflush_r+0xae>
 800a67e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a682:	4299      	cmp	r1, r3
 800a684:	d002      	beq.n	800a68c <__sflush_r+0x8c>
 800a686:	4628      	mov	r0, r5
 800a688:	f7ff fca2 	bl	8009fd0 <_free_r>
 800a68c:	2300      	movs	r3, #0
 800a68e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a690:	e00d      	b.n	800a6ae <__sflush_r+0xae>
 800a692:	2301      	movs	r3, #1
 800a694:	4628      	mov	r0, r5
 800a696:	47b0      	blx	r6
 800a698:	4602      	mov	r2, r0
 800a69a:	1c50      	adds	r0, r2, #1
 800a69c:	d1c9      	bne.n	800a632 <__sflush_r+0x32>
 800a69e:	682b      	ldr	r3, [r5, #0]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d0c6      	beq.n	800a632 <__sflush_r+0x32>
 800a6a4:	2b1d      	cmp	r3, #29
 800a6a6:	d001      	beq.n	800a6ac <__sflush_r+0xac>
 800a6a8:	2b16      	cmp	r3, #22
 800a6aa:	d11e      	bne.n	800a6ea <__sflush_r+0xea>
 800a6ac:	602f      	str	r7, [r5, #0]
 800a6ae:	2000      	movs	r0, #0
 800a6b0:	e022      	b.n	800a6f8 <__sflush_r+0xf8>
 800a6b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6b6:	b21b      	sxth	r3, r3
 800a6b8:	e01b      	b.n	800a6f2 <__sflush_r+0xf2>
 800a6ba:	690f      	ldr	r7, [r1, #16]
 800a6bc:	2f00      	cmp	r7, #0
 800a6be:	d0f6      	beq.n	800a6ae <__sflush_r+0xae>
 800a6c0:	0793      	lsls	r3, r2, #30
 800a6c2:	680e      	ldr	r6, [r1, #0]
 800a6c4:	bf08      	it	eq
 800a6c6:	694b      	ldreq	r3, [r1, #20]
 800a6c8:	600f      	str	r7, [r1, #0]
 800a6ca:	bf18      	it	ne
 800a6cc:	2300      	movne	r3, #0
 800a6ce:	eba6 0807 	sub.w	r8, r6, r7
 800a6d2:	608b      	str	r3, [r1, #8]
 800a6d4:	f1b8 0f00 	cmp.w	r8, #0
 800a6d8:	dde9      	ble.n	800a6ae <__sflush_r+0xae>
 800a6da:	6a21      	ldr	r1, [r4, #32]
 800a6dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a6de:	4643      	mov	r3, r8
 800a6e0:	463a      	mov	r2, r7
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	47b0      	blx	r6
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	dc08      	bgt.n	800a6fc <__sflush_r+0xfc>
 800a6ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6f2:	81a3      	strh	r3, [r4, #12]
 800a6f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6fc:	4407      	add	r7, r0
 800a6fe:	eba8 0800 	sub.w	r8, r8, r0
 800a702:	e7e7      	b.n	800a6d4 <__sflush_r+0xd4>
 800a704:	20400001 	.word	0x20400001

0800a708 <_fflush_r>:
 800a708:	b538      	push	{r3, r4, r5, lr}
 800a70a:	690b      	ldr	r3, [r1, #16]
 800a70c:	4605      	mov	r5, r0
 800a70e:	460c      	mov	r4, r1
 800a710:	b913      	cbnz	r3, 800a718 <_fflush_r+0x10>
 800a712:	2500      	movs	r5, #0
 800a714:	4628      	mov	r0, r5
 800a716:	bd38      	pop	{r3, r4, r5, pc}
 800a718:	b118      	cbz	r0, 800a722 <_fflush_r+0x1a>
 800a71a:	6a03      	ldr	r3, [r0, #32]
 800a71c:	b90b      	cbnz	r3, 800a722 <_fflush_r+0x1a>
 800a71e:	f7ff fb31 	bl	8009d84 <__sinit>
 800a722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d0f3      	beq.n	800a712 <_fflush_r+0xa>
 800a72a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a72c:	07d0      	lsls	r0, r2, #31
 800a72e:	d404      	bmi.n	800a73a <_fflush_r+0x32>
 800a730:	0599      	lsls	r1, r3, #22
 800a732:	d402      	bmi.n	800a73a <_fflush_r+0x32>
 800a734:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a736:	f7ff fc3a 	bl	8009fae <__retarget_lock_acquire_recursive>
 800a73a:	4628      	mov	r0, r5
 800a73c:	4621      	mov	r1, r4
 800a73e:	f7ff ff5f 	bl	800a600 <__sflush_r>
 800a742:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a744:	07da      	lsls	r2, r3, #31
 800a746:	4605      	mov	r5, r0
 800a748:	d4e4      	bmi.n	800a714 <_fflush_r+0xc>
 800a74a:	89a3      	ldrh	r3, [r4, #12]
 800a74c:	059b      	lsls	r3, r3, #22
 800a74e:	d4e1      	bmi.n	800a714 <_fflush_r+0xc>
 800a750:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a752:	f7ff fc2d 	bl	8009fb0 <__retarget_lock_release_recursive>
 800a756:	e7dd      	b.n	800a714 <_fflush_r+0xc>

0800a758 <__swbuf_r>:
 800a758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a75a:	460e      	mov	r6, r1
 800a75c:	4614      	mov	r4, r2
 800a75e:	4605      	mov	r5, r0
 800a760:	b118      	cbz	r0, 800a76a <__swbuf_r+0x12>
 800a762:	6a03      	ldr	r3, [r0, #32]
 800a764:	b90b      	cbnz	r3, 800a76a <__swbuf_r+0x12>
 800a766:	f7ff fb0d 	bl	8009d84 <__sinit>
 800a76a:	69a3      	ldr	r3, [r4, #24]
 800a76c:	60a3      	str	r3, [r4, #8]
 800a76e:	89a3      	ldrh	r3, [r4, #12]
 800a770:	071a      	lsls	r2, r3, #28
 800a772:	d501      	bpl.n	800a778 <__swbuf_r+0x20>
 800a774:	6923      	ldr	r3, [r4, #16]
 800a776:	b943      	cbnz	r3, 800a78a <__swbuf_r+0x32>
 800a778:	4621      	mov	r1, r4
 800a77a:	4628      	mov	r0, r5
 800a77c:	f000 f82a 	bl	800a7d4 <__swsetup_r>
 800a780:	b118      	cbz	r0, 800a78a <__swbuf_r+0x32>
 800a782:	f04f 37ff 	mov.w	r7, #4294967295
 800a786:	4638      	mov	r0, r7
 800a788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a78a:	6823      	ldr	r3, [r4, #0]
 800a78c:	6922      	ldr	r2, [r4, #16]
 800a78e:	1a98      	subs	r0, r3, r2
 800a790:	6963      	ldr	r3, [r4, #20]
 800a792:	b2f6      	uxtb	r6, r6
 800a794:	4283      	cmp	r3, r0
 800a796:	4637      	mov	r7, r6
 800a798:	dc05      	bgt.n	800a7a6 <__swbuf_r+0x4e>
 800a79a:	4621      	mov	r1, r4
 800a79c:	4628      	mov	r0, r5
 800a79e:	f7ff ffb3 	bl	800a708 <_fflush_r>
 800a7a2:	2800      	cmp	r0, #0
 800a7a4:	d1ed      	bne.n	800a782 <__swbuf_r+0x2a>
 800a7a6:	68a3      	ldr	r3, [r4, #8]
 800a7a8:	3b01      	subs	r3, #1
 800a7aa:	60a3      	str	r3, [r4, #8]
 800a7ac:	6823      	ldr	r3, [r4, #0]
 800a7ae:	1c5a      	adds	r2, r3, #1
 800a7b0:	6022      	str	r2, [r4, #0]
 800a7b2:	701e      	strb	r6, [r3, #0]
 800a7b4:	6962      	ldr	r2, [r4, #20]
 800a7b6:	1c43      	adds	r3, r0, #1
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d004      	beq.n	800a7c6 <__swbuf_r+0x6e>
 800a7bc:	89a3      	ldrh	r3, [r4, #12]
 800a7be:	07db      	lsls	r3, r3, #31
 800a7c0:	d5e1      	bpl.n	800a786 <__swbuf_r+0x2e>
 800a7c2:	2e0a      	cmp	r6, #10
 800a7c4:	d1df      	bne.n	800a786 <__swbuf_r+0x2e>
 800a7c6:	4621      	mov	r1, r4
 800a7c8:	4628      	mov	r0, r5
 800a7ca:	f7ff ff9d 	bl	800a708 <_fflush_r>
 800a7ce:	2800      	cmp	r0, #0
 800a7d0:	d0d9      	beq.n	800a786 <__swbuf_r+0x2e>
 800a7d2:	e7d6      	b.n	800a782 <__swbuf_r+0x2a>

0800a7d4 <__swsetup_r>:
 800a7d4:	b538      	push	{r3, r4, r5, lr}
 800a7d6:	4b29      	ldr	r3, [pc, #164]	@ (800a87c <__swsetup_r+0xa8>)
 800a7d8:	4605      	mov	r5, r0
 800a7da:	6818      	ldr	r0, [r3, #0]
 800a7dc:	460c      	mov	r4, r1
 800a7de:	b118      	cbz	r0, 800a7e8 <__swsetup_r+0x14>
 800a7e0:	6a03      	ldr	r3, [r0, #32]
 800a7e2:	b90b      	cbnz	r3, 800a7e8 <__swsetup_r+0x14>
 800a7e4:	f7ff face 	bl	8009d84 <__sinit>
 800a7e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7ec:	0719      	lsls	r1, r3, #28
 800a7ee:	d422      	bmi.n	800a836 <__swsetup_r+0x62>
 800a7f0:	06da      	lsls	r2, r3, #27
 800a7f2:	d407      	bmi.n	800a804 <__swsetup_r+0x30>
 800a7f4:	2209      	movs	r2, #9
 800a7f6:	602a      	str	r2, [r5, #0]
 800a7f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7fc:	81a3      	strh	r3, [r4, #12]
 800a7fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a802:	e033      	b.n	800a86c <__swsetup_r+0x98>
 800a804:	0758      	lsls	r0, r3, #29
 800a806:	d512      	bpl.n	800a82e <__swsetup_r+0x5a>
 800a808:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a80a:	b141      	cbz	r1, 800a81e <__swsetup_r+0x4a>
 800a80c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a810:	4299      	cmp	r1, r3
 800a812:	d002      	beq.n	800a81a <__swsetup_r+0x46>
 800a814:	4628      	mov	r0, r5
 800a816:	f7ff fbdb 	bl	8009fd0 <_free_r>
 800a81a:	2300      	movs	r3, #0
 800a81c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a81e:	89a3      	ldrh	r3, [r4, #12]
 800a820:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a824:	81a3      	strh	r3, [r4, #12]
 800a826:	2300      	movs	r3, #0
 800a828:	6063      	str	r3, [r4, #4]
 800a82a:	6923      	ldr	r3, [r4, #16]
 800a82c:	6023      	str	r3, [r4, #0]
 800a82e:	89a3      	ldrh	r3, [r4, #12]
 800a830:	f043 0308 	orr.w	r3, r3, #8
 800a834:	81a3      	strh	r3, [r4, #12]
 800a836:	6923      	ldr	r3, [r4, #16]
 800a838:	b94b      	cbnz	r3, 800a84e <__swsetup_r+0x7a>
 800a83a:	89a3      	ldrh	r3, [r4, #12]
 800a83c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a840:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a844:	d003      	beq.n	800a84e <__swsetup_r+0x7a>
 800a846:	4621      	mov	r1, r4
 800a848:	4628      	mov	r0, r5
 800a84a:	f000 f83f 	bl	800a8cc <__smakebuf_r>
 800a84e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a852:	f013 0201 	ands.w	r2, r3, #1
 800a856:	d00a      	beq.n	800a86e <__swsetup_r+0x9a>
 800a858:	2200      	movs	r2, #0
 800a85a:	60a2      	str	r2, [r4, #8]
 800a85c:	6962      	ldr	r2, [r4, #20]
 800a85e:	4252      	negs	r2, r2
 800a860:	61a2      	str	r2, [r4, #24]
 800a862:	6922      	ldr	r2, [r4, #16]
 800a864:	b942      	cbnz	r2, 800a878 <__swsetup_r+0xa4>
 800a866:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a86a:	d1c5      	bne.n	800a7f8 <__swsetup_r+0x24>
 800a86c:	bd38      	pop	{r3, r4, r5, pc}
 800a86e:	0799      	lsls	r1, r3, #30
 800a870:	bf58      	it	pl
 800a872:	6962      	ldrpl	r2, [r4, #20]
 800a874:	60a2      	str	r2, [r4, #8]
 800a876:	e7f4      	b.n	800a862 <__swsetup_r+0x8e>
 800a878:	2000      	movs	r0, #0
 800a87a:	e7f7      	b.n	800a86c <__swsetup_r+0x98>
 800a87c:	20000030 	.word	0x20000030

0800a880 <__swhatbuf_r>:
 800a880:	b570      	push	{r4, r5, r6, lr}
 800a882:	460c      	mov	r4, r1
 800a884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a888:	2900      	cmp	r1, #0
 800a88a:	b096      	sub	sp, #88	@ 0x58
 800a88c:	4615      	mov	r5, r2
 800a88e:	461e      	mov	r6, r3
 800a890:	da0d      	bge.n	800a8ae <__swhatbuf_r+0x2e>
 800a892:	89a3      	ldrh	r3, [r4, #12]
 800a894:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a898:	f04f 0100 	mov.w	r1, #0
 800a89c:	bf14      	ite	ne
 800a89e:	2340      	movne	r3, #64	@ 0x40
 800a8a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a8a4:	2000      	movs	r0, #0
 800a8a6:	6031      	str	r1, [r6, #0]
 800a8a8:	602b      	str	r3, [r5, #0]
 800a8aa:	b016      	add	sp, #88	@ 0x58
 800a8ac:	bd70      	pop	{r4, r5, r6, pc}
 800a8ae:	466a      	mov	r2, sp
 800a8b0:	f000 f848 	bl	800a944 <_fstat_r>
 800a8b4:	2800      	cmp	r0, #0
 800a8b6:	dbec      	blt.n	800a892 <__swhatbuf_r+0x12>
 800a8b8:	9901      	ldr	r1, [sp, #4]
 800a8ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a8be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a8c2:	4259      	negs	r1, r3
 800a8c4:	4159      	adcs	r1, r3
 800a8c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a8ca:	e7eb      	b.n	800a8a4 <__swhatbuf_r+0x24>

0800a8cc <__smakebuf_r>:
 800a8cc:	898b      	ldrh	r3, [r1, #12]
 800a8ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8d0:	079d      	lsls	r5, r3, #30
 800a8d2:	4606      	mov	r6, r0
 800a8d4:	460c      	mov	r4, r1
 800a8d6:	d507      	bpl.n	800a8e8 <__smakebuf_r+0x1c>
 800a8d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a8dc:	6023      	str	r3, [r4, #0]
 800a8de:	6123      	str	r3, [r4, #16]
 800a8e0:	2301      	movs	r3, #1
 800a8e2:	6163      	str	r3, [r4, #20]
 800a8e4:	b003      	add	sp, #12
 800a8e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8e8:	ab01      	add	r3, sp, #4
 800a8ea:	466a      	mov	r2, sp
 800a8ec:	f7ff ffc8 	bl	800a880 <__swhatbuf_r>
 800a8f0:	9f00      	ldr	r7, [sp, #0]
 800a8f2:	4605      	mov	r5, r0
 800a8f4:	4639      	mov	r1, r7
 800a8f6:	4630      	mov	r0, r6
 800a8f8:	f7ff f92c 	bl	8009b54 <_malloc_r>
 800a8fc:	b948      	cbnz	r0, 800a912 <__smakebuf_r+0x46>
 800a8fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a902:	059a      	lsls	r2, r3, #22
 800a904:	d4ee      	bmi.n	800a8e4 <__smakebuf_r+0x18>
 800a906:	f023 0303 	bic.w	r3, r3, #3
 800a90a:	f043 0302 	orr.w	r3, r3, #2
 800a90e:	81a3      	strh	r3, [r4, #12]
 800a910:	e7e2      	b.n	800a8d8 <__smakebuf_r+0xc>
 800a912:	89a3      	ldrh	r3, [r4, #12]
 800a914:	6020      	str	r0, [r4, #0]
 800a916:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a91a:	81a3      	strh	r3, [r4, #12]
 800a91c:	9b01      	ldr	r3, [sp, #4]
 800a91e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a922:	b15b      	cbz	r3, 800a93c <__smakebuf_r+0x70>
 800a924:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a928:	4630      	mov	r0, r6
 800a92a:	f000 f81d 	bl	800a968 <_isatty_r>
 800a92e:	b128      	cbz	r0, 800a93c <__smakebuf_r+0x70>
 800a930:	89a3      	ldrh	r3, [r4, #12]
 800a932:	f023 0303 	bic.w	r3, r3, #3
 800a936:	f043 0301 	orr.w	r3, r3, #1
 800a93a:	81a3      	strh	r3, [r4, #12]
 800a93c:	89a3      	ldrh	r3, [r4, #12]
 800a93e:	431d      	orrs	r5, r3
 800a940:	81a5      	strh	r5, [r4, #12]
 800a942:	e7cf      	b.n	800a8e4 <__smakebuf_r+0x18>

0800a944 <_fstat_r>:
 800a944:	b538      	push	{r3, r4, r5, lr}
 800a946:	4d07      	ldr	r5, [pc, #28]	@ (800a964 <_fstat_r+0x20>)
 800a948:	2300      	movs	r3, #0
 800a94a:	4604      	mov	r4, r0
 800a94c:	4608      	mov	r0, r1
 800a94e:	4611      	mov	r1, r2
 800a950:	602b      	str	r3, [r5, #0]
 800a952:	f7f7 f8fc 	bl	8001b4e <_fstat>
 800a956:	1c43      	adds	r3, r0, #1
 800a958:	d102      	bne.n	800a960 <_fstat_r+0x1c>
 800a95a:	682b      	ldr	r3, [r5, #0]
 800a95c:	b103      	cbz	r3, 800a960 <_fstat_r+0x1c>
 800a95e:	6023      	str	r3, [r4, #0]
 800a960:	bd38      	pop	{r3, r4, r5, pc}
 800a962:	bf00      	nop
 800a964:	20002060 	.word	0x20002060

0800a968 <_isatty_r>:
 800a968:	b538      	push	{r3, r4, r5, lr}
 800a96a:	4d06      	ldr	r5, [pc, #24]	@ (800a984 <_isatty_r+0x1c>)
 800a96c:	2300      	movs	r3, #0
 800a96e:	4604      	mov	r4, r0
 800a970:	4608      	mov	r0, r1
 800a972:	602b      	str	r3, [r5, #0]
 800a974:	f7f7 f8fb 	bl	8001b6e <_isatty>
 800a978:	1c43      	adds	r3, r0, #1
 800a97a:	d102      	bne.n	800a982 <_isatty_r+0x1a>
 800a97c:	682b      	ldr	r3, [r5, #0]
 800a97e:	b103      	cbz	r3, 800a982 <_isatty_r+0x1a>
 800a980:	6023      	str	r3, [r4, #0]
 800a982:	bd38      	pop	{r3, r4, r5, pc}
 800a984:	20002060 	.word	0x20002060

0800a988 <log10>:
 800a988:	b538      	push	{r3, r4, r5, lr}
 800a98a:	ed2d 8b02 	vpush	{d8}
 800a98e:	ec55 4b10 	vmov	r4, r5, d0
 800a992:	f000 f8bd 	bl	800ab10 <__ieee754_log10>
 800a996:	4622      	mov	r2, r4
 800a998:	462b      	mov	r3, r5
 800a99a:	4620      	mov	r0, r4
 800a99c:	4629      	mov	r1, r5
 800a99e:	eeb0 8a40 	vmov.f32	s16, s0
 800a9a2:	eef0 8a60 	vmov.f32	s17, s1
 800a9a6:	f7f6 f8b9 	bl	8000b1c <__aeabi_dcmpun>
 800a9aa:	b998      	cbnz	r0, 800a9d4 <log10+0x4c>
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	4629      	mov	r1, r5
 800a9b4:	f7f6 f894 	bl	8000ae0 <__aeabi_dcmple>
 800a9b8:	b160      	cbz	r0, 800a9d4 <log10+0x4c>
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	2300      	movs	r3, #0
 800a9be:	4620      	mov	r0, r4
 800a9c0:	4629      	mov	r1, r5
 800a9c2:	f7f6 f879 	bl	8000ab8 <__aeabi_dcmpeq>
 800a9c6:	b160      	cbz	r0, 800a9e2 <log10+0x5a>
 800a9c8:	f7ff fac6 	bl	8009f58 <__errno>
 800a9cc:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800a9f8 <log10+0x70>
 800a9d0:	2322      	movs	r3, #34	@ 0x22
 800a9d2:	6003      	str	r3, [r0, #0]
 800a9d4:	eeb0 0a48 	vmov.f32	s0, s16
 800a9d8:	eef0 0a68 	vmov.f32	s1, s17
 800a9dc:	ecbd 8b02 	vpop	{d8}
 800a9e0:	bd38      	pop	{r3, r4, r5, pc}
 800a9e2:	f7ff fab9 	bl	8009f58 <__errno>
 800a9e6:	ecbd 8b02 	vpop	{d8}
 800a9ea:	2321      	movs	r3, #33	@ 0x21
 800a9ec:	6003      	str	r3, [r0, #0]
 800a9ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9f2:	4803      	ldr	r0, [pc, #12]	@ (800aa00 <log10+0x78>)
 800a9f4:	f000 b884 	b.w	800ab00 <nan>
 800a9f8:	00000000 	.word	0x00000000
 800a9fc:	fff00000 	.word	0xfff00000
 800aa00:	0800c2a1 	.word	0x0800c2a1

0800aa04 <pow>:
 800aa04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa06:	ed2d 8b02 	vpush	{d8}
 800aa0a:	eeb0 8a40 	vmov.f32	s16, s0
 800aa0e:	eef0 8a60 	vmov.f32	s17, s1
 800aa12:	ec55 4b11 	vmov	r4, r5, d1
 800aa16:	f000 f907 	bl	800ac28 <__ieee754_pow>
 800aa1a:	4622      	mov	r2, r4
 800aa1c:	462b      	mov	r3, r5
 800aa1e:	4620      	mov	r0, r4
 800aa20:	4629      	mov	r1, r5
 800aa22:	ec57 6b10 	vmov	r6, r7, d0
 800aa26:	f7f6 f879 	bl	8000b1c <__aeabi_dcmpun>
 800aa2a:	2800      	cmp	r0, #0
 800aa2c:	d13b      	bne.n	800aaa6 <pow+0xa2>
 800aa2e:	ec51 0b18 	vmov	r0, r1, d8
 800aa32:	2200      	movs	r2, #0
 800aa34:	2300      	movs	r3, #0
 800aa36:	f7f6 f83f 	bl	8000ab8 <__aeabi_dcmpeq>
 800aa3a:	b1b8      	cbz	r0, 800aa6c <pow+0x68>
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	2300      	movs	r3, #0
 800aa40:	4620      	mov	r0, r4
 800aa42:	4629      	mov	r1, r5
 800aa44:	f7f6 f838 	bl	8000ab8 <__aeabi_dcmpeq>
 800aa48:	2800      	cmp	r0, #0
 800aa4a:	d146      	bne.n	800aada <pow+0xd6>
 800aa4c:	ec45 4b10 	vmov	d0, r4, r5
 800aa50:	f000 f848 	bl	800aae4 <finite>
 800aa54:	b338      	cbz	r0, 800aaa6 <pow+0xa2>
 800aa56:	2200      	movs	r2, #0
 800aa58:	2300      	movs	r3, #0
 800aa5a:	4620      	mov	r0, r4
 800aa5c:	4629      	mov	r1, r5
 800aa5e:	f7f6 f835 	bl	8000acc <__aeabi_dcmplt>
 800aa62:	b300      	cbz	r0, 800aaa6 <pow+0xa2>
 800aa64:	f7ff fa78 	bl	8009f58 <__errno>
 800aa68:	2322      	movs	r3, #34	@ 0x22
 800aa6a:	e01b      	b.n	800aaa4 <pow+0xa0>
 800aa6c:	ec47 6b10 	vmov	d0, r6, r7
 800aa70:	f000 f838 	bl	800aae4 <finite>
 800aa74:	b9e0      	cbnz	r0, 800aab0 <pow+0xac>
 800aa76:	eeb0 0a48 	vmov.f32	s0, s16
 800aa7a:	eef0 0a68 	vmov.f32	s1, s17
 800aa7e:	f000 f831 	bl	800aae4 <finite>
 800aa82:	b1a8      	cbz	r0, 800aab0 <pow+0xac>
 800aa84:	ec45 4b10 	vmov	d0, r4, r5
 800aa88:	f000 f82c 	bl	800aae4 <finite>
 800aa8c:	b180      	cbz	r0, 800aab0 <pow+0xac>
 800aa8e:	4632      	mov	r2, r6
 800aa90:	463b      	mov	r3, r7
 800aa92:	4630      	mov	r0, r6
 800aa94:	4639      	mov	r1, r7
 800aa96:	f7f6 f841 	bl	8000b1c <__aeabi_dcmpun>
 800aa9a:	2800      	cmp	r0, #0
 800aa9c:	d0e2      	beq.n	800aa64 <pow+0x60>
 800aa9e:	f7ff fa5b 	bl	8009f58 <__errno>
 800aaa2:	2321      	movs	r3, #33	@ 0x21
 800aaa4:	6003      	str	r3, [r0, #0]
 800aaa6:	ecbd 8b02 	vpop	{d8}
 800aaaa:	ec47 6b10 	vmov	d0, r6, r7
 800aaae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aab0:	2200      	movs	r2, #0
 800aab2:	2300      	movs	r3, #0
 800aab4:	4630      	mov	r0, r6
 800aab6:	4639      	mov	r1, r7
 800aab8:	f7f5 fffe 	bl	8000ab8 <__aeabi_dcmpeq>
 800aabc:	2800      	cmp	r0, #0
 800aabe:	d0f2      	beq.n	800aaa6 <pow+0xa2>
 800aac0:	eeb0 0a48 	vmov.f32	s0, s16
 800aac4:	eef0 0a68 	vmov.f32	s1, s17
 800aac8:	f000 f80c 	bl	800aae4 <finite>
 800aacc:	2800      	cmp	r0, #0
 800aace:	d0ea      	beq.n	800aaa6 <pow+0xa2>
 800aad0:	ec45 4b10 	vmov	d0, r4, r5
 800aad4:	f000 f806 	bl	800aae4 <finite>
 800aad8:	e7c3      	b.n	800aa62 <pow+0x5e>
 800aada:	4f01      	ldr	r7, [pc, #4]	@ (800aae0 <pow+0xdc>)
 800aadc:	2600      	movs	r6, #0
 800aade:	e7e2      	b.n	800aaa6 <pow+0xa2>
 800aae0:	3ff00000 	.word	0x3ff00000

0800aae4 <finite>:
 800aae4:	b082      	sub	sp, #8
 800aae6:	ed8d 0b00 	vstr	d0, [sp]
 800aaea:	9801      	ldr	r0, [sp, #4]
 800aaec:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800aaf0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800aaf4:	0fc0      	lsrs	r0, r0, #31
 800aaf6:	b002      	add	sp, #8
 800aaf8:	4770      	bx	lr
 800aafa:	0000      	movs	r0, r0
 800aafc:	0000      	movs	r0, r0
	...

0800ab00 <nan>:
 800ab00:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ab08 <nan+0x8>
 800ab04:	4770      	bx	lr
 800ab06:	bf00      	nop
 800ab08:	00000000 	.word	0x00000000
 800ab0c:	7ff80000 	.word	0x7ff80000

0800ab10 <__ieee754_log10>:
 800ab10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab14:	ec55 4b10 	vmov	r4, r5, d0
 800ab18:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800ab1c:	ed2d 8b02 	vpush	{d8}
 800ab20:	462b      	mov	r3, r5
 800ab22:	da2e      	bge.n	800ab82 <__ieee754_log10+0x72>
 800ab24:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ab28:	4322      	orrs	r2, r4
 800ab2a:	d10b      	bne.n	800ab44 <__ieee754_log10+0x34>
 800ab2c:	493a      	ldr	r1, [pc, #232]	@ (800ac18 <__ieee754_log10+0x108>)
 800ab2e:	2200      	movs	r2, #0
 800ab30:	2300      	movs	r3, #0
 800ab32:	2000      	movs	r0, #0
 800ab34:	f7f5 fe82 	bl	800083c <__aeabi_ddiv>
 800ab38:	ecbd 8b02 	vpop	{d8}
 800ab3c:	ec41 0b10 	vmov	d0, r0, r1
 800ab40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab44:	2d00      	cmp	r5, #0
 800ab46:	da07      	bge.n	800ab58 <__ieee754_log10+0x48>
 800ab48:	4622      	mov	r2, r4
 800ab4a:	4620      	mov	r0, r4
 800ab4c:	4629      	mov	r1, r5
 800ab4e:	f7f5 fb93 	bl	8000278 <__aeabi_dsub>
 800ab52:	2200      	movs	r2, #0
 800ab54:	2300      	movs	r3, #0
 800ab56:	e7ed      	b.n	800ab34 <__ieee754_log10+0x24>
 800ab58:	4b30      	ldr	r3, [pc, #192]	@ (800ac1c <__ieee754_log10+0x10c>)
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	4620      	mov	r0, r4
 800ab5e:	4629      	mov	r1, r5
 800ab60:	f7f5 fd42 	bl	80005e8 <__aeabi_dmul>
 800ab64:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800ab68:	4604      	mov	r4, r0
 800ab6a:	460d      	mov	r5, r1
 800ab6c:	460b      	mov	r3, r1
 800ab6e:	492c      	ldr	r1, [pc, #176]	@ (800ac20 <__ieee754_log10+0x110>)
 800ab70:	428b      	cmp	r3, r1
 800ab72:	dd08      	ble.n	800ab86 <__ieee754_log10+0x76>
 800ab74:	4622      	mov	r2, r4
 800ab76:	462b      	mov	r3, r5
 800ab78:	4620      	mov	r0, r4
 800ab7a:	4629      	mov	r1, r5
 800ab7c:	f7f5 fb7e 	bl	800027c <__adddf3>
 800ab80:	e7da      	b.n	800ab38 <__ieee754_log10+0x28>
 800ab82:	2200      	movs	r2, #0
 800ab84:	e7f3      	b.n	800ab6e <__ieee754_log10+0x5e>
 800ab86:	1518      	asrs	r0, r3, #20
 800ab88:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 800ab8c:	4410      	add	r0, r2
 800ab8e:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 800ab92:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800ab96:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800ab9a:	f7f5 fcbb 	bl	8000514 <__aeabi_i2d>
 800ab9e:	f5c9 737f 	rsb	r3, r9, #1020	@ 0x3fc
 800aba2:	3303      	adds	r3, #3
 800aba4:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800aba8:	a315      	add	r3, pc, #84	@ (adr r3, 800ac00 <__ieee754_log10+0xf0>)
 800abaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abae:	ec45 4b18 	vmov	d8, r4, r5
 800abb2:	4606      	mov	r6, r0
 800abb4:	460f      	mov	r7, r1
 800abb6:	f7f5 fd17 	bl	80005e8 <__aeabi_dmul>
 800abba:	eeb0 0a48 	vmov.f32	s0, s16
 800abbe:	eef0 0a68 	vmov.f32	s1, s17
 800abc2:	4604      	mov	r4, r0
 800abc4:	460d      	mov	r5, r1
 800abc6:	f000 ff13 	bl	800b9f0 <__ieee754_log>
 800abca:	a30f      	add	r3, pc, #60	@ (adr r3, 800ac08 <__ieee754_log10+0xf8>)
 800abcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abd0:	ec51 0b10 	vmov	r0, r1, d0
 800abd4:	f7f5 fd08 	bl	80005e8 <__aeabi_dmul>
 800abd8:	4622      	mov	r2, r4
 800abda:	462b      	mov	r3, r5
 800abdc:	f7f5 fb4e 	bl	800027c <__adddf3>
 800abe0:	a30b      	add	r3, pc, #44	@ (adr r3, 800ac10 <__ieee754_log10+0x100>)
 800abe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abe6:	4604      	mov	r4, r0
 800abe8:	460d      	mov	r5, r1
 800abea:	4630      	mov	r0, r6
 800abec:	4639      	mov	r1, r7
 800abee:	f7f5 fcfb 	bl	80005e8 <__aeabi_dmul>
 800abf2:	4602      	mov	r2, r0
 800abf4:	460b      	mov	r3, r1
 800abf6:	4620      	mov	r0, r4
 800abf8:	4629      	mov	r1, r5
 800abfa:	e7bf      	b.n	800ab7c <__ieee754_log10+0x6c>
 800abfc:	f3af 8000 	nop.w
 800ac00:	11f12b36 	.word	0x11f12b36
 800ac04:	3d59fef3 	.word	0x3d59fef3
 800ac08:	1526e50e 	.word	0x1526e50e
 800ac0c:	3fdbcb7b 	.word	0x3fdbcb7b
 800ac10:	509f6000 	.word	0x509f6000
 800ac14:	3fd34413 	.word	0x3fd34413
 800ac18:	c3500000 	.word	0xc3500000
 800ac1c:	43500000 	.word	0x43500000
 800ac20:	7fefffff 	.word	0x7fefffff
 800ac24:	00000000 	.word	0x00000000

0800ac28 <__ieee754_pow>:
 800ac28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac2c:	b091      	sub	sp, #68	@ 0x44
 800ac2e:	ed8d 1b00 	vstr	d1, [sp]
 800ac32:	e9dd 1900 	ldrd	r1, r9, [sp]
 800ac36:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800ac3a:	ea5a 0001 	orrs.w	r0, sl, r1
 800ac3e:	ec57 6b10 	vmov	r6, r7, d0
 800ac42:	d113      	bne.n	800ac6c <__ieee754_pow+0x44>
 800ac44:	19b3      	adds	r3, r6, r6
 800ac46:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800ac4a:	4152      	adcs	r2, r2
 800ac4c:	4298      	cmp	r0, r3
 800ac4e:	4b9a      	ldr	r3, [pc, #616]	@ (800aeb8 <__ieee754_pow+0x290>)
 800ac50:	4193      	sbcs	r3, r2
 800ac52:	f080 84ee 	bcs.w	800b632 <__ieee754_pow+0xa0a>
 800ac56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac5a:	4630      	mov	r0, r6
 800ac5c:	4639      	mov	r1, r7
 800ac5e:	f7f5 fb0d 	bl	800027c <__adddf3>
 800ac62:	ec41 0b10 	vmov	d0, r0, r1
 800ac66:	b011      	add	sp, #68	@ 0x44
 800ac68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac6c:	4a93      	ldr	r2, [pc, #588]	@ (800aebc <__ieee754_pow+0x294>)
 800ac6e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800ac72:	4295      	cmp	r5, r2
 800ac74:	46b8      	mov	r8, r7
 800ac76:	4633      	mov	r3, r6
 800ac78:	d80a      	bhi.n	800ac90 <__ieee754_pow+0x68>
 800ac7a:	d104      	bne.n	800ac86 <__ieee754_pow+0x5e>
 800ac7c:	2e00      	cmp	r6, #0
 800ac7e:	d1ea      	bne.n	800ac56 <__ieee754_pow+0x2e>
 800ac80:	45aa      	cmp	sl, r5
 800ac82:	d8e8      	bhi.n	800ac56 <__ieee754_pow+0x2e>
 800ac84:	e001      	b.n	800ac8a <__ieee754_pow+0x62>
 800ac86:	4592      	cmp	sl, r2
 800ac88:	d802      	bhi.n	800ac90 <__ieee754_pow+0x68>
 800ac8a:	4592      	cmp	sl, r2
 800ac8c:	d10f      	bne.n	800acae <__ieee754_pow+0x86>
 800ac8e:	b171      	cbz	r1, 800acae <__ieee754_pow+0x86>
 800ac90:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800ac94:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800ac98:	ea58 0803 	orrs.w	r8, r8, r3
 800ac9c:	d1db      	bne.n	800ac56 <__ieee754_pow+0x2e>
 800ac9e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800aca2:	18db      	adds	r3, r3, r3
 800aca4:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800aca8:	4152      	adcs	r2, r2
 800acaa:	4598      	cmp	r8, r3
 800acac:	e7cf      	b.n	800ac4e <__ieee754_pow+0x26>
 800acae:	f1b8 0f00 	cmp.w	r8, #0
 800acb2:	46ab      	mov	fp, r5
 800acb4:	da43      	bge.n	800ad3e <__ieee754_pow+0x116>
 800acb6:	4a82      	ldr	r2, [pc, #520]	@ (800aec0 <__ieee754_pow+0x298>)
 800acb8:	4592      	cmp	sl, r2
 800acba:	d856      	bhi.n	800ad6a <__ieee754_pow+0x142>
 800acbc:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800acc0:	4592      	cmp	sl, r2
 800acc2:	f240 84c5 	bls.w	800b650 <__ieee754_pow+0xa28>
 800acc6:	ea4f 522a 	mov.w	r2, sl, asr #20
 800acca:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800acce:	2a14      	cmp	r2, #20
 800acd0:	dd18      	ble.n	800ad04 <__ieee754_pow+0xdc>
 800acd2:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800acd6:	fa21 f402 	lsr.w	r4, r1, r2
 800acda:	fa04 f202 	lsl.w	r2, r4, r2
 800acde:	428a      	cmp	r2, r1
 800ace0:	f040 84b6 	bne.w	800b650 <__ieee754_pow+0xa28>
 800ace4:	f004 0401 	and.w	r4, r4, #1
 800ace8:	f1c4 0402 	rsb	r4, r4, #2
 800acec:	2900      	cmp	r1, #0
 800acee:	d159      	bne.n	800ada4 <__ieee754_pow+0x17c>
 800acf0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800acf4:	d148      	bne.n	800ad88 <__ieee754_pow+0x160>
 800acf6:	4632      	mov	r2, r6
 800acf8:	463b      	mov	r3, r7
 800acfa:	4630      	mov	r0, r6
 800acfc:	4639      	mov	r1, r7
 800acfe:	f7f5 fc73 	bl	80005e8 <__aeabi_dmul>
 800ad02:	e7ae      	b.n	800ac62 <__ieee754_pow+0x3a>
 800ad04:	2900      	cmp	r1, #0
 800ad06:	d14c      	bne.n	800ada2 <__ieee754_pow+0x17a>
 800ad08:	f1c2 0214 	rsb	r2, r2, #20
 800ad0c:	fa4a f402 	asr.w	r4, sl, r2
 800ad10:	fa04 f202 	lsl.w	r2, r4, r2
 800ad14:	4552      	cmp	r2, sl
 800ad16:	f040 8498 	bne.w	800b64a <__ieee754_pow+0xa22>
 800ad1a:	f004 0401 	and.w	r4, r4, #1
 800ad1e:	f1c4 0402 	rsb	r4, r4, #2
 800ad22:	4a68      	ldr	r2, [pc, #416]	@ (800aec4 <__ieee754_pow+0x29c>)
 800ad24:	4592      	cmp	sl, r2
 800ad26:	d1e3      	bne.n	800acf0 <__ieee754_pow+0xc8>
 800ad28:	f1b9 0f00 	cmp.w	r9, #0
 800ad2c:	f280 8489 	bge.w	800b642 <__ieee754_pow+0xa1a>
 800ad30:	4964      	ldr	r1, [pc, #400]	@ (800aec4 <__ieee754_pow+0x29c>)
 800ad32:	4632      	mov	r2, r6
 800ad34:	463b      	mov	r3, r7
 800ad36:	2000      	movs	r0, #0
 800ad38:	f7f5 fd80 	bl	800083c <__aeabi_ddiv>
 800ad3c:	e791      	b.n	800ac62 <__ieee754_pow+0x3a>
 800ad3e:	2400      	movs	r4, #0
 800ad40:	bb81      	cbnz	r1, 800ada4 <__ieee754_pow+0x17c>
 800ad42:	4a5e      	ldr	r2, [pc, #376]	@ (800aebc <__ieee754_pow+0x294>)
 800ad44:	4592      	cmp	sl, r2
 800ad46:	d1ec      	bne.n	800ad22 <__ieee754_pow+0xfa>
 800ad48:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800ad4c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800ad50:	431a      	orrs	r2, r3
 800ad52:	f000 846e 	beq.w	800b632 <__ieee754_pow+0xa0a>
 800ad56:	4b5c      	ldr	r3, [pc, #368]	@ (800aec8 <__ieee754_pow+0x2a0>)
 800ad58:	429d      	cmp	r5, r3
 800ad5a:	d908      	bls.n	800ad6e <__ieee754_pow+0x146>
 800ad5c:	f1b9 0f00 	cmp.w	r9, #0
 800ad60:	f280 846b 	bge.w	800b63a <__ieee754_pow+0xa12>
 800ad64:	2000      	movs	r0, #0
 800ad66:	2100      	movs	r1, #0
 800ad68:	e77b      	b.n	800ac62 <__ieee754_pow+0x3a>
 800ad6a:	2402      	movs	r4, #2
 800ad6c:	e7e8      	b.n	800ad40 <__ieee754_pow+0x118>
 800ad6e:	f1b9 0f00 	cmp.w	r9, #0
 800ad72:	f04f 0000 	mov.w	r0, #0
 800ad76:	f04f 0100 	mov.w	r1, #0
 800ad7a:	f6bf af72 	bge.w	800ac62 <__ieee754_pow+0x3a>
 800ad7e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800ad82:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ad86:	e76c      	b.n	800ac62 <__ieee754_pow+0x3a>
 800ad88:	4a50      	ldr	r2, [pc, #320]	@ (800aecc <__ieee754_pow+0x2a4>)
 800ad8a:	4591      	cmp	r9, r2
 800ad8c:	d10a      	bne.n	800ada4 <__ieee754_pow+0x17c>
 800ad8e:	f1b8 0f00 	cmp.w	r8, #0
 800ad92:	db07      	blt.n	800ada4 <__ieee754_pow+0x17c>
 800ad94:	ec47 6b10 	vmov	d0, r6, r7
 800ad98:	b011      	add	sp, #68	@ 0x44
 800ad9a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad9e:	f000 bd4f 	b.w	800b840 <__ieee754_sqrt>
 800ada2:	2400      	movs	r4, #0
 800ada4:	ec47 6b10 	vmov	d0, r6, r7
 800ada8:	9302      	str	r3, [sp, #8]
 800adaa:	f000 fc87 	bl	800b6bc <fabs>
 800adae:	9b02      	ldr	r3, [sp, #8]
 800adb0:	ec51 0b10 	vmov	r0, r1, d0
 800adb4:	bb43      	cbnz	r3, 800ae08 <__ieee754_pow+0x1e0>
 800adb6:	4b43      	ldr	r3, [pc, #268]	@ (800aec4 <__ieee754_pow+0x29c>)
 800adb8:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800adbc:	429a      	cmp	r2, r3
 800adbe:	d000      	beq.n	800adc2 <__ieee754_pow+0x19a>
 800adc0:	bb15      	cbnz	r5, 800ae08 <__ieee754_pow+0x1e0>
 800adc2:	f1b9 0f00 	cmp.w	r9, #0
 800adc6:	da05      	bge.n	800add4 <__ieee754_pow+0x1ac>
 800adc8:	4602      	mov	r2, r0
 800adca:	460b      	mov	r3, r1
 800adcc:	2000      	movs	r0, #0
 800adce:	493d      	ldr	r1, [pc, #244]	@ (800aec4 <__ieee754_pow+0x29c>)
 800add0:	f7f5 fd34 	bl	800083c <__aeabi_ddiv>
 800add4:	f1b8 0f00 	cmp.w	r8, #0
 800add8:	f6bf af43 	bge.w	800ac62 <__ieee754_pow+0x3a>
 800addc:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800ade0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800ade4:	4325      	orrs	r5, r4
 800ade6:	d108      	bne.n	800adfa <__ieee754_pow+0x1d2>
 800ade8:	4602      	mov	r2, r0
 800adea:	460b      	mov	r3, r1
 800adec:	4610      	mov	r0, r2
 800adee:	4619      	mov	r1, r3
 800adf0:	f7f5 fa42 	bl	8000278 <__aeabi_dsub>
 800adf4:	4602      	mov	r2, r0
 800adf6:	460b      	mov	r3, r1
 800adf8:	e79e      	b.n	800ad38 <__ieee754_pow+0x110>
 800adfa:	2c01      	cmp	r4, #1
 800adfc:	f47f af31 	bne.w	800ac62 <__ieee754_pow+0x3a>
 800ae00:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ae04:	4619      	mov	r1, r3
 800ae06:	e72c      	b.n	800ac62 <__ieee754_pow+0x3a>
 800ae08:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800ae0c:	3b01      	subs	r3, #1
 800ae0e:	ea53 0204 	orrs.w	r2, r3, r4
 800ae12:	d102      	bne.n	800ae1a <__ieee754_pow+0x1f2>
 800ae14:	4632      	mov	r2, r6
 800ae16:	463b      	mov	r3, r7
 800ae18:	e7e8      	b.n	800adec <__ieee754_pow+0x1c4>
 800ae1a:	3c01      	subs	r4, #1
 800ae1c:	431c      	orrs	r4, r3
 800ae1e:	d016      	beq.n	800ae4e <__ieee754_pow+0x226>
 800ae20:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800aea8 <__ieee754_pow+0x280>
 800ae24:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800ae28:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ae2c:	f240 8110 	bls.w	800b050 <__ieee754_pow+0x428>
 800ae30:	4b27      	ldr	r3, [pc, #156]	@ (800aed0 <__ieee754_pow+0x2a8>)
 800ae32:	459a      	cmp	sl, r3
 800ae34:	4b24      	ldr	r3, [pc, #144]	@ (800aec8 <__ieee754_pow+0x2a0>)
 800ae36:	d916      	bls.n	800ae66 <__ieee754_pow+0x23e>
 800ae38:	429d      	cmp	r5, r3
 800ae3a:	d80b      	bhi.n	800ae54 <__ieee754_pow+0x22c>
 800ae3c:	f1b9 0f00 	cmp.w	r9, #0
 800ae40:	da0b      	bge.n	800ae5a <__ieee754_pow+0x232>
 800ae42:	2000      	movs	r0, #0
 800ae44:	b011      	add	sp, #68	@ 0x44
 800ae46:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae4a:	f000 bcf1 	b.w	800b830 <__math_oflow>
 800ae4e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800aeb0 <__ieee754_pow+0x288>
 800ae52:	e7e7      	b.n	800ae24 <__ieee754_pow+0x1fc>
 800ae54:	f1b9 0f00 	cmp.w	r9, #0
 800ae58:	dcf3      	bgt.n	800ae42 <__ieee754_pow+0x21a>
 800ae5a:	2000      	movs	r0, #0
 800ae5c:	b011      	add	sp, #68	@ 0x44
 800ae5e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae62:	f000 bcdd 	b.w	800b820 <__math_uflow>
 800ae66:	429d      	cmp	r5, r3
 800ae68:	d20c      	bcs.n	800ae84 <__ieee754_pow+0x25c>
 800ae6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae6e:	2200      	movs	r2, #0
 800ae70:	2300      	movs	r3, #0
 800ae72:	f7f5 fe2b 	bl	8000acc <__aeabi_dcmplt>
 800ae76:	3800      	subs	r0, #0
 800ae78:	bf18      	it	ne
 800ae7a:	2001      	movne	r0, #1
 800ae7c:	f1b9 0f00 	cmp.w	r9, #0
 800ae80:	daec      	bge.n	800ae5c <__ieee754_pow+0x234>
 800ae82:	e7df      	b.n	800ae44 <__ieee754_pow+0x21c>
 800ae84:	4b0f      	ldr	r3, [pc, #60]	@ (800aec4 <__ieee754_pow+0x29c>)
 800ae86:	429d      	cmp	r5, r3
 800ae88:	f04f 0200 	mov.w	r2, #0
 800ae8c:	d922      	bls.n	800aed4 <__ieee754_pow+0x2ac>
 800ae8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae92:	2300      	movs	r3, #0
 800ae94:	f7f5 fe1a 	bl	8000acc <__aeabi_dcmplt>
 800ae98:	3800      	subs	r0, #0
 800ae9a:	bf18      	it	ne
 800ae9c:	2001      	movne	r0, #1
 800ae9e:	f1b9 0f00 	cmp.w	r9, #0
 800aea2:	dccf      	bgt.n	800ae44 <__ieee754_pow+0x21c>
 800aea4:	e7da      	b.n	800ae5c <__ieee754_pow+0x234>
 800aea6:	bf00      	nop
 800aea8:	00000000 	.word	0x00000000
 800aeac:	3ff00000 	.word	0x3ff00000
 800aeb0:	00000000 	.word	0x00000000
 800aeb4:	bff00000 	.word	0xbff00000
 800aeb8:	fff00000 	.word	0xfff00000
 800aebc:	7ff00000 	.word	0x7ff00000
 800aec0:	433fffff 	.word	0x433fffff
 800aec4:	3ff00000 	.word	0x3ff00000
 800aec8:	3fefffff 	.word	0x3fefffff
 800aecc:	3fe00000 	.word	0x3fe00000
 800aed0:	43f00000 	.word	0x43f00000
 800aed4:	4b5a      	ldr	r3, [pc, #360]	@ (800b040 <__ieee754_pow+0x418>)
 800aed6:	f7f5 f9cf 	bl	8000278 <__aeabi_dsub>
 800aeda:	a351      	add	r3, pc, #324	@ (adr r3, 800b020 <__ieee754_pow+0x3f8>)
 800aedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee0:	4604      	mov	r4, r0
 800aee2:	460d      	mov	r5, r1
 800aee4:	f7f5 fb80 	bl	80005e8 <__aeabi_dmul>
 800aee8:	a34f      	add	r3, pc, #316	@ (adr r3, 800b028 <__ieee754_pow+0x400>)
 800aeea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeee:	4606      	mov	r6, r0
 800aef0:	460f      	mov	r7, r1
 800aef2:	4620      	mov	r0, r4
 800aef4:	4629      	mov	r1, r5
 800aef6:	f7f5 fb77 	bl	80005e8 <__aeabi_dmul>
 800aefa:	4b52      	ldr	r3, [pc, #328]	@ (800b044 <__ieee754_pow+0x41c>)
 800aefc:	4682      	mov	sl, r0
 800aefe:	468b      	mov	fp, r1
 800af00:	2200      	movs	r2, #0
 800af02:	4620      	mov	r0, r4
 800af04:	4629      	mov	r1, r5
 800af06:	f7f5 fb6f 	bl	80005e8 <__aeabi_dmul>
 800af0a:	4602      	mov	r2, r0
 800af0c:	460b      	mov	r3, r1
 800af0e:	a148      	add	r1, pc, #288	@ (adr r1, 800b030 <__ieee754_pow+0x408>)
 800af10:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af14:	f7f5 f9b0 	bl	8000278 <__aeabi_dsub>
 800af18:	4622      	mov	r2, r4
 800af1a:	462b      	mov	r3, r5
 800af1c:	f7f5 fb64 	bl	80005e8 <__aeabi_dmul>
 800af20:	4602      	mov	r2, r0
 800af22:	460b      	mov	r3, r1
 800af24:	2000      	movs	r0, #0
 800af26:	4948      	ldr	r1, [pc, #288]	@ (800b048 <__ieee754_pow+0x420>)
 800af28:	f7f5 f9a6 	bl	8000278 <__aeabi_dsub>
 800af2c:	4622      	mov	r2, r4
 800af2e:	4680      	mov	r8, r0
 800af30:	4689      	mov	r9, r1
 800af32:	462b      	mov	r3, r5
 800af34:	4620      	mov	r0, r4
 800af36:	4629      	mov	r1, r5
 800af38:	f7f5 fb56 	bl	80005e8 <__aeabi_dmul>
 800af3c:	4602      	mov	r2, r0
 800af3e:	460b      	mov	r3, r1
 800af40:	4640      	mov	r0, r8
 800af42:	4649      	mov	r1, r9
 800af44:	f7f5 fb50 	bl	80005e8 <__aeabi_dmul>
 800af48:	a33b      	add	r3, pc, #236	@ (adr r3, 800b038 <__ieee754_pow+0x410>)
 800af4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4e:	f7f5 fb4b 	bl	80005e8 <__aeabi_dmul>
 800af52:	4602      	mov	r2, r0
 800af54:	460b      	mov	r3, r1
 800af56:	4650      	mov	r0, sl
 800af58:	4659      	mov	r1, fp
 800af5a:	f7f5 f98d 	bl	8000278 <__aeabi_dsub>
 800af5e:	4602      	mov	r2, r0
 800af60:	460b      	mov	r3, r1
 800af62:	4680      	mov	r8, r0
 800af64:	4689      	mov	r9, r1
 800af66:	4630      	mov	r0, r6
 800af68:	4639      	mov	r1, r7
 800af6a:	f7f5 f987 	bl	800027c <__adddf3>
 800af6e:	2400      	movs	r4, #0
 800af70:	4632      	mov	r2, r6
 800af72:	463b      	mov	r3, r7
 800af74:	4620      	mov	r0, r4
 800af76:	460d      	mov	r5, r1
 800af78:	f7f5 f97e 	bl	8000278 <__aeabi_dsub>
 800af7c:	4602      	mov	r2, r0
 800af7e:	460b      	mov	r3, r1
 800af80:	4640      	mov	r0, r8
 800af82:	4649      	mov	r1, r9
 800af84:	f7f5 f978 	bl	8000278 <__aeabi_dsub>
 800af88:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af8c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800af90:	2300      	movs	r3, #0
 800af92:	9304      	str	r3, [sp, #16]
 800af94:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800af98:	4606      	mov	r6, r0
 800af9a:	460f      	mov	r7, r1
 800af9c:	465b      	mov	r3, fp
 800af9e:	4652      	mov	r2, sl
 800afa0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800afa4:	f7f5 f968 	bl	8000278 <__aeabi_dsub>
 800afa8:	4622      	mov	r2, r4
 800afaa:	462b      	mov	r3, r5
 800afac:	f7f5 fb1c 	bl	80005e8 <__aeabi_dmul>
 800afb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800afb4:	4680      	mov	r8, r0
 800afb6:	4689      	mov	r9, r1
 800afb8:	4630      	mov	r0, r6
 800afba:	4639      	mov	r1, r7
 800afbc:	f7f5 fb14 	bl	80005e8 <__aeabi_dmul>
 800afc0:	4602      	mov	r2, r0
 800afc2:	460b      	mov	r3, r1
 800afc4:	4640      	mov	r0, r8
 800afc6:	4649      	mov	r1, r9
 800afc8:	f7f5 f958 	bl	800027c <__adddf3>
 800afcc:	465b      	mov	r3, fp
 800afce:	4606      	mov	r6, r0
 800afd0:	460f      	mov	r7, r1
 800afd2:	4652      	mov	r2, sl
 800afd4:	4620      	mov	r0, r4
 800afd6:	4629      	mov	r1, r5
 800afd8:	f7f5 fb06 	bl	80005e8 <__aeabi_dmul>
 800afdc:	460b      	mov	r3, r1
 800afde:	4602      	mov	r2, r0
 800afe0:	4680      	mov	r8, r0
 800afe2:	4689      	mov	r9, r1
 800afe4:	4630      	mov	r0, r6
 800afe6:	4639      	mov	r1, r7
 800afe8:	f7f5 f948 	bl	800027c <__adddf3>
 800afec:	4b17      	ldr	r3, [pc, #92]	@ (800b04c <__ieee754_pow+0x424>)
 800afee:	4299      	cmp	r1, r3
 800aff0:	4604      	mov	r4, r0
 800aff2:	460d      	mov	r5, r1
 800aff4:	468b      	mov	fp, r1
 800aff6:	f340 820b 	ble.w	800b410 <__ieee754_pow+0x7e8>
 800affa:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800affe:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800b002:	4303      	orrs	r3, r0
 800b004:	f000 81ea 	beq.w	800b3dc <__ieee754_pow+0x7b4>
 800b008:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b00c:	2200      	movs	r2, #0
 800b00e:	2300      	movs	r3, #0
 800b010:	f7f5 fd5c 	bl	8000acc <__aeabi_dcmplt>
 800b014:	3800      	subs	r0, #0
 800b016:	bf18      	it	ne
 800b018:	2001      	movne	r0, #1
 800b01a:	e713      	b.n	800ae44 <__ieee754_pow+0x21c>
 800b01c:	f3af 8000 	nop.w
 800b020:	60000000 	.word	0x60000000
 800b024:	3ff71547 	.word	0x3ff71547
 800b028:	f85ddf44 	.word	0xf85ddf44
 800b02c:	3e54ae0b 	.word	0x3e54ae0b
 800b030:	55555555 	.word	0x55555555
 800b034:	3fd55555 	.word	0x3fd55555
 800b038:	652b82fe 	.word	0x652b82fe
 800b03c:	3ff71547 	.word	0x3ff71547
 800b040:	3ff00000 	.word	0x3ff00000
 800b044:	3fd00000 	.word	0x3fd00000
 800b048:	3fe00000 	.word	0x3fe00000
 800b04c:	408fffff 	.word	0x408fffff
 800b050:	4bd5      	ldr	r3, [pc, #852]	@ (800b3a8 <__ieee754_pow+0x780>)
 800b052:	ea08 0303 	and.w	r3, r8, r3
 800b056:	2200      	movs	r2, #0
 800b058:	b92b      	cbnz	r3, 800b066 <__ieee754_pow+0x43e>
 800b05a:	4bd4      	ldr	r3, [pc, #848]	@ (800b3ac <__ieee754_pow+0x784>)
 800b05c:	f7f5 fac4 	bl	80005e8 <__aeabi_dmul>
 800b060:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800b064:	468b      	mov	fp, r1
 800b066:	ea4f 532b 	mov.w	r3, fp, asr #20
 800b06a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800b06e:	4413      	add	r3, r2
 800b070:	930a      	str	r3, [sp, #40]	@ 0x28
 800b072:	4bcf      	ldr	r3, [pc, #828]	@ (800b3b0 <__ieee754_pow+0x788>)
 800b074:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800b078:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800b07c:	459b      	cmp	fp, r3
 800b07e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b082:	dd08      	ble.n	800b096 <__ieee754_pow+0x46e>
 800b084:	4bcb      	ldr	r3, [pc, #812]	@ (800b3b4 <__ieee754_pow+0x78c>)
 800b086:	459b      	cmp	fp, r3
 800b088:	f340 81a5 	ble.w	800b3d6 <__ieee754_pow+0x7ae>
 800b08c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b08e:	3301      	adds	r3, #1
 800b090:	930a      	str	r3, [sp, #40]	@ 0x28
 800b092:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800b096:	f04f 0a00 	mov.w	sl, #0
 800b09a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800b09e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0a0:	4bc5      	ldr	r3, [pc, #788]	@ (800b3b8 <__ieee754_pow+0x790>)
 800b0a2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b0a6:	ed93 7b00 	vldr	d7, [r3]
 800b0aa:	4629      	mov	r1, r5
 800b0ac:	ec53 2b17 	vmov	r2, r3, d7
 800b0b0:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b0b4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b0b8:	f7f5 f8de 	bl	8000278 <__aeabi_dsub>
 800b0bc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b0c0:	4606      	mov	r6, r0
 800b0c2:	460f      	mov	r7, r1
 800b0c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0c8:	f7f5 f8d8 	bl	800027c <__adddf3>
 800b0cc:	4602      	mov	r2, r0
 800b0ce:	460b      	mov	r3, r1
 800b0d0:	2000      	movs	r0, #0
 800b0d2:	49ba      	ldr	r1, [pc, #744]	@ (800b3bc <__ieee754_pow+0x794>)
 800b0d4:	f7f5 fbb2 	bl	800083c <__aeabi_ddiv>
 800b0d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800b0dc:	4602      	mov	r2, r0
 800b0de:	460b      	mov	r3, r1
 800b0e0:	4630      	mov	r0, r6
 800b0e2:	4639      	mov	r1, r7
 800b0e4:	f7f5 fa80 	bl	80005e8 <__aeabi_dmul>
 800b0e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0ec:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800b0f0:	106d      	asrs	r5, r5, #1
 800b0f2:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800b0f6:	f04f 0b00 	mov.w	fp, #0
 800b0fa:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800b0fe:	4661      	mov	r1, ip
 800b100:	2200      	movs	r2, #0
 800b102:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800b106:	4658      	mov	r0, fp
 800b108:	46e1      	mov	r9, ip
 800b10a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800b10e:	4614      	mov	r4, r2
 800b110:	461d      	mov	r5, r3
 800b112:	f7f5 fa69 	bl	80005e8 <__aeabi_dmul>
 800b116:	4602      	mov	r2, r0
 800b118:	460b      	mov	r3, r1
 800b11a:	4630      	mov	r0, r6
 800b11c:	4639      	mov	r1, r7
 800b11e:	f7f5 f8ab 	bl	8000278 <__aeabi_dsub>
 800b122:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b126:	4606      	mov	r6, r0
 800b128:	460f      	mov	r7, r1
 800b12a:	4620      	mov	r0, r4
 800b12c:	4629      	mov	r1, r5
 800b12e:	f7f5 f8a3 	bl	8000278 <__aeabi_dsub>
 800b132:	4602      	mov	r2, r0
 800b134:	460b      	mov	r3, r1
 800b136:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b13a:	f7f5 f89d 	bl	8000278 <__aeabi_dsub>
 800b13e:	465a      	mov	r2, fp
 800b140:	464b      	mov	r3, r9
 800b142:	f7f5 fa51 	bl	80005e8 <__aeabi_dmul>
 800b146:	4602      	mov	r2, r0
 800b148:	460b      	mov	r3, r1
 800b14a:	4630      	mov	r0, r6
 800b14c:	4639      	mov	r1, r7
 800b14e:	f7f5 f893 	bl	8000278 <__aeabi_dsub>
 800b152:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b156:	f7f5 fa47 	bl	80005e8 <__aeabi_dmul>
 800b15a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b15e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b162:	4610      	mov	r0, r2
 800b164:	4619      	mov	r1, r3
 800b166:	f7f5 fa3f 	bl	80005e8 <__aeabi_dmul>
 800b16a:	a37d      	add	r3, pc, #500	@ (adr r3, 800b360 <__ieee754_pow+0x738>)
 800b16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b170:	4604      	mov	r4, r0
 800b172:	460d      	mov	r5, r1
 800b174:	f7f5 fa38 	bl	80005e8 <__aeabi_dmul>
 800b178:	a37b      	add	r3, pc, #492	@ (adr r3, 800b368 <__ieee754_pow+0x740>)
 800b17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17e:	f7f5 f87d 	bl	800027c <__adddf3>
 800b182:	4622      	mov	r2, r4
 800b184:	462b      	mov	r3, r5
 800b186:	f7f5 fa2f 	bl	80005e8 <__aeabi_dmul>
 800b18a:	a379      	add	r3, pc, #484	@ (adr r3, 800b370 <__ieee754_pow+0x748>)
 800b18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b190:	f7f5 f874 	bl	800027c <__adddf3>
 800b194:	4622      	mov	r2, r4
 800b196:	462b      	mov	r3, r5
 800b198:	f7f5 fa26 	bl	80005e8 <__aeabi_dmul>
 800b19c:	a376      	add	r3, pc, #472	@ (adr r3, 800b378 <__ieee754_pow+0x750>)
 800b19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a2:	f7f5 f86b 	bl	800027c <__adddf3>
 800b1a6:	4622      	mov	r2, r4
 800b1a8:	462b      	mov	r3, r5
 800b1aa:	f7f5 fa1d 	bl	80005e8 <__aeabi_dmul>
 800b1ae:	a374      	add	r3, pc, #464	@ (adr r3, 800b380 <__ieee754_pow+0x758>)
 800b1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b4:	f7f5 f862 	bl	800027c <__adddf3>
 800b1b8:	4622      	mov	r2, r4
 800b1ba:	462b      	mov	r3, r5
 800b1bc:	f7f5 fa14 	bl	80005e8 <__aeabi_dmul>
 800b1c0:	a371      	add	r3, pc, #452	@ (adr r3, 800b388 <__ieee754_pow+0x760>)
 800b1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c6:	f7f5 f859 	bl	800027c <__adddf3>
 800b1ca:	4622      	mov	r2, r4
 800b1cc:	4606      	mov	r6, r0
 800b1ce:	460f      	mov	r7, r1
 800b1d0:	462b      	mov	r3, r5
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	4629      	mov	r1, r5
 800b1d6:	f7f5 fa07 	bl	80005e8 <__aeabi_dmul>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	460b      	mov	r3, r1
 800b1de:	4630      	mov	r0, r6
 800b1e0:	4639      	mov	r1, r7
 800b1e2:	f7f5 fa01 	bl	80005e8 <__aeabi_dmul>
 800b1e6:	465a      	mov	r2, fp
 800b1e8:	4604      	mov	r4, r0
 800b1ea:	460d      	mov	r5, r1
 800b1ec:	464b      	mov	r3, r9
 800b1ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1f2:	f7f5 f843 	bl	800027c <__adddf3>
 800b1f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b1fa:	f7f5 f9f5 	bl	80005e8 <__aeabi_dmul>
 800b1fe:	4622      	mov	r2, r4
 800b200:	462b      	mov	r3, r5
 800b202:	f7f5 f83b 	bl	800027c <__adddf3>
 800b206:	465a      	mov	r2, fp
 800b208:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b20c:	464b      	mov	r3, r9
 800b20e:	4658      	mov	r0, fp
 800b210:	4649      	mov	r1, r9
 800b212:	f7f5 f9e9 	bl	80005e8 <__aeabi_dmul>
 800b216:	4b6a      	ldr	r3, [pc, #424]	@ (800b3c0 <__ieee754_pow+0x798>)
 800b218:	2200      	movs	r2, #0
 800b21a:	4606      	mov	r6, r0
 800b21c:	460f      	mov	r7, r1
 800b21e:	f7f5 f82d 	bl	800027c <__adddf3>
 800b222:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b226:	f7f5 f829 	bl	800027c <__adddf3>
 800b22a:	46d8      	mov	r8, fp
 800b22c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800b230:	460d      	mov	r5, r1
 800b232:	465a      	mov	r2, fp
 800b234:	460b      	mov	r3, r1
 800b236:	4640      	mov	r0, r8
 800b238:	4649      	mov	r1, r9
 800b23a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800b23e:	f7f5 f9d3 	bl	80005e8 <__aeabi_dmul>
 800b242:	465c      	mov	r4, fp
 800b244:	4680      	mov	r8, r0
 800b246:	4689      	mov	r9, r1
 800b248:	4b5d      	ldr	r3, [pc, #372]	@ (800b3c0 <__ieee754_pow+0x798>)
 800b24a:	2200      	movs	r2, #0
 800b24c:	4620      	mov	r0, r4
 800b24e:	4629      	mov	r1, r5
 800b250:	f7f5 f812 	bl	8000278 <__aeabi_dsub>
 800b254:	4632      	mov	r2, r6
 800b256:	463b      	mov	r3, r7
 800b258:	f7f5 f80e 	bl	8000278 <__aeabi_dsub>
 800b25c:	4602      	mov	r2, r0
 800b25e:	460b      	mov	r3, r1
 800b260:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b264:	f7f5 f808 	bl	8000278 <__aeabi_dsub>
 800b268:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b26c:	f7f5 f9bc 	bl	80005e8 <__aeabi_dmul>
 800b270:	4622      	mov	r2, r4
 800b272:	4606      	mov	r6, r0
 800b274:	460f      	mov	r7, r1
 800b276:	462b      	mov	r3, r5
 800b278:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b27c:	f7f5 f9b4 	bl	80005e8 <__aeabi_dmul>
 800b280:	4602      	mov	r2, r0
 800b282:	460b      	mov	r3, r1
 800b284:	4630      	mov	r0, r6
 800b286:	4639      	mov	r1, r7
 800b288:	f7f4 fff8 	bl	800027c <__adddf3>
 800b28c:	4606      	mov	r6, r0
 800b28e:	460f      	mov	r7, r1
 800b290:	4602      	mov	r2, r0
 800b292:	460b      	mov	r3, r1
 800b294:	4640      	mov	r0, r8
 800b296:	4649      	mov	r1, r9
 800b298:	f7f4 fff0 	bl	800027c <__adddf3>
 800b29c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800b2a0:	a33b      	add	r3, pc, #236	@ (adr r3, 800b390 <__ieee754_pow+0x768>)
 800b2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a6:	4658      	mov	r0, fp
 800b2a8:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800b2ac:	460d      	mov	r5, r1
 800b2ae:	f7f5 f99b 	bl	80005e8 <__aeabi_dmul>
 800b2b2:	465c      	mov	r4, fp
 800b2b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b2b8:	4642      	mov	r2, r8
 800b2ba:	464b      	mov	r3, r9
 800b2bc:	4620      	mov	r0, r4
 800b2be:	4629      	mov	r1, r5
 800b2c0:	f7f4 ffda 	bl	8000278 <__aeabi_dsub>
 800b2c4:	4602      	mov	r2, r0
 800b2c6:	460b      	mov	r3, r1
 800b2c8:	4630      	mov	r0, r6
 800b2ca:	4639      	mov	r1, r7
 800b2cc:	f7f4 ffd4 	bl	8000278 <__aeabi_dsub>
 800b2d0:	a331      	add	r3, pc, #196	@ (adr r3, 800b398 <__ieee754_pow+0x770>)
 800b2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d6:	f7f5 f987 	bl	80005e8 <__aeabi_dmul>
 800b2da:	a331      	add	r3, pc, #196	@ (adr r3, 800b3a0 <__ieee754_pow+0x778>)
 800b2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e0:	4606      	mov	r6, r0
 800b2e2:	460f      	mov	r7, r1
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	4629      	mov	r1, r5
 800b2e8:	f7f5 f97e 	bl	80005e8 <__aeabi_dmul>
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	460b      	mov	r3, r1
 800b2f0:	4630      	mov	r0, r6
 800b2f2:	4639      	mov	r1, r7
 800b2f4:	f7f4 ffc2 	bl	800027c <__adddf3>
 800b2f8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b2fa:	4b32      	ldr	r3, [pc, #200]	@ (800b3c4 <__ieee754_pow+0x79c>)
 800b2fc:	4413      	add	r3, r2
 800b2fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b302:	f7f4 ffbb 	bl	800027c <__adddf3>
 800b306:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b30a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b30c:	f7f5 f902 	bl	8000514 <__aeabi_i2d>
 800b310:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b312:	4b2d      	ldr	r3, [pc, #180]	@ (800b3c8 <__ieee754_pow+0x7a0>)
 800b314:	4413      	add	r3, r2
 800b316:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b31a:	4606      	mov	r6, r0
 800b31c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b320:	460f      	mov	r7, r1
 800b322:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b326:	f7f4 ffa9 	bl	800027c <__adddf3>
 800b32a:	4642      	mov	r2, r8
 800b32c:	464b      	mov	r3, r9
 800b32e:	f7f4 ffa5 	bl	800027c <__adddf3>
 800b332:	4632      	mov	r2, r6
 800b334:	463b      	mov	r3, r7
 800b336:	f7f4 ffa1 	bl	800027c <__adddf3>
 800b33a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800b33e:	4632      	mov	r2, r6
 800b340:	463b      	mov	r3, r7
 800b342:	4658      	mov	r0, fp
 800b344:	460d      	mov	r5, r1
 800b346:	f7f4 ff97 	bl	8000278 <__aeabi_dsub>
 800b34a:	4642      	mov	r2, r8
 800b34c:	464b      	mov	r3, r9
 800b34e:	f7f4 ff93 	bl	8000278 <__aeabi_dsub>
 800b352:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b356:	f7f4 ff8f 	bl	8000278 <__aeabi_dsub>
 800b35a:	465c      	mov	r4, fp
 800b35c:	e036      	b.n	800b3cc <__ieee754_pow+0x7a4>
 800b35e:	bf00      	nop
 800b360:	4a454eef 	.word	0x4a454eef
 800b364:	3fca7e28 	.word	0x3fca7e28
 800b368:	93c9db65 	.word	0x93c9db65
 800b36c:	3fcd864a 	.word	0x3fcd864a
 800b370:	a91d4101 	.word	0xa91d4101
 800b374:	3fd17460 	.word	0x3fd17460
 800b378:	518f264d 	.word	0x518f264d
 800b37c:	3fd55555 	.word	0x3fd55555
 800b380:	db6fabff 	.word	0xdb6fabff
 800b384:	3fdb6db6 	.word	0x3fdb6db6
 800b388:	33333303 	.word	0x33333303
 800b38c:	3fe33333 	.word	0x3fe33333
 800b390:	e0000000 	.word	0xe0000000
 800b394:	3feec709 	.word	0x3feec709
 800b398:	dc3a03fd 	.word	0xdc3a03fd
 800b39c:	3feec709 	.word	0x3feec709
 800b3a0:	145b01f5 	.word	0x145b01f5
 800b3a4:	be3e2fe0 	.word	0xbe3e2fe0
 800b3a8:	7ff00000 	.word	0x7ff00000
 800b3ac:	43400000 	.word	0x43400000
 800b3b0:	0003988e 	.word	0x0003988e
 800b3b4:	000bb679 	.word	0x000bb679
 800b3b8:	0800c2f0 	.word	0x0800c2f0
 800b3bc:	3ff00000 	.word	0x3ff00000
 800b3c0:	40080000 	.word	0x40080000
 800b3c4:	0800c2d0 	.word	0x0800c2d0
 800b3c8:	0800c2e0 	.word	0x0800c2e0
 800b3cc:	4602      	mov	r2, r0
 800b3ce:	460b      	mov	r3, r1
 800b3d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3d4:	e5d6      	b.n	800af84 <__ieee754_pow+0x35c>
 800b3d6:	f04f 0a01 	mov.w	sl, #1
 800b3da:	e65e      	b.n	800b09a <__ieee754_pow+0x472>
 800b3dc:	a3b5      	add	r3, pc, #724	@ (adr r3, 800b6b4 <__ieee754_pow+0xa8c>)
 800b3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3e2:	4630      	mov	r0, r6
 800b3e4:	4639      	mov	r1, r7
 800b3e6:	f7f4 ff49 	bl	800027c <__adddf3>
 800b3ea:	4642      	mov	r2, r8
 800b3ec:	e9cd 0100 	strd	r0, r1, [sp]
 800b3f0:	464b      	mov	r3, r9
 800b3f2:	4620      	mov	r0, r4
 800b3f4:	4629      	mov	r1, r5
 800b3f6:	f7f4 ff3f 	bl	8000278 <__aeabi_dsub>
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	460b      	mov	r3, r1
 800b3fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b402:	f7f5 fb81 	bl	8000b08 <__aeabi_dcmpgt>
 800b406:	2800      	cmp	r0, #0
 800b408:	f47f adfe 	bne.w	800b008 <__ieee754_pow+0x3e0>
 800b40c:	4ba2      	ldr	r3, [pc, #648]	@ (800b698 <__ieee754_pow+0xa70>)
 800b40e:	e022      	b.n	800b456 <__ieee754_pow+0x82e>
 800b410:	4ca2      	ldr	r4, [pc, #648]	@ (800b69c <__ieee754_pow+0xa74>)
 800b412:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b416:	42a3      	cmp	r3, r4
 800b418:	d919      	bls.n	800b44e <__ieee754_pow+0x826>
 800b41a:	4ba1      	ldr	r3, [pc, #644]	@ (800b6a0 <__ieee754_pow+0xa78>)
 800b41c:	440b      	add	r3, r1
 800b41e:	4303      	orrs	r3, r0
 800b420:	d009      	beq.n	800b436 <__ieee754_pow+0x80e>
 800b422:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b426:	2200      	movs	r2, #0
 800b428:	2300      	movs	r3, #0
 800b42a:	f7f5 fb4f 	bl	8000acc <__aeabi_dcmplt>
 800b42e:	3800      	subs	r0, #0
 800b430:	bf18      	it	ne
 800b432:	2001      	movne	r0, #1
 800b434:	e512      	b.n	800ae5c <__ieee754_pow+0x234>
 800b436:	4642      	mov	r2, r8
 800b438:	464b      	mov	r3, r9
 800b43a:	f7f4 ff1d 	bl	8000278 <__aeabi_dsub>
 800b43e:	4632      	mov	r2, r6
 800b440:	463b      	mov	r3, r7
 800b442:	f7f5 fb57 	bl	8000af4 <__aeabi_dcmpge>
 800b446:	2800      	cmp	r0, #0
 800b448:	d1eb      	bne.n	800b422 <__ieee754_pow+0x7fa>
 800b44a:	4b96      	ldr	r3, [pc, #600]	@ (800b6a4 <__ieee754_pow+0xa7c>)
 800b44c:	e003      	b.n	800b456 <__ieee754_pow+0x82e>
 800b44e:	4a96      	ldr	r2, [pc, #600]	@ (800b6a8 <__ieee754_pow+0xa80>)
 800b450:	4293      	cmp	r3, r2
 800b452:	f240 80e7 	bls.w	800b624 <__ieee754_pow+0x9fc>
 800b456:	151b      	asrs	r3, r3, #20
 800b458:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800b45c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800b460:	fa4a fa03 	asr.w	sl, sl, r3
 800b464:	44da      	add	sl, fp
 800b466:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800b46a:	4890      	ldr	r0, [pc, #576]	@ (800b6ac <__ieee754_pow+0xa84>)
 800b46c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800b470:	4108      	asrs	r0, r1
 800b472:	ea00 030a 	and.w	r3, r0, sl
 800b476:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800b47a:	f1c1 0114 	rsb	r1, r1, #20
 800b47e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800b482:	fa4a fa01 	asr.w	sl, sl, r1
 800b486:	f1bb 0f00 	cmp.w	fp, #0
 800b48a:	4640      	mov	r0, r8
 800b48c:	4649      	mov	r1, r9
 800b48e:	f04f 0200 	mov.w	r2, #0
 800b492:	bfb8      	it	lt
 800b494:	f1ca 0a00 	rsblt	sl, sl, #0
 800b498:	f7f4 feee 	bl	8000278 <__aeabi_dsub>
 800b49c:	4680      	mov	r8, r0
 800b49e:	4689      	mov	r9, r1
 800b4a0:	4632      	mov	r2, r6
 800b4a2:	463b      	mov	r3, r7
 800b4a4:	4640      	mov	r0, r8
 800b4a6:	4649      	mov	r1, r9
 800b4a8:	f7f4 fee8 	bl	800027c <__adddf3>
 800b4ac:	2400      	movs	r4, #0
 800b4ae:	a36a      	add	r3, pc, #424	@ (adr r3, 800b658 <__ieee754_pow+0xa30>)
 800b4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b4:	4620      	mov	r0, r4
 800b4b6:	460d      	mov	r5, r1
 800b4b8:	f7f5 f896 	bl	80005e8 <__aeabi_dmul>
 800b4bc:	4642      	mov	r2, r8
 800b4be:	e9cd 0100 	strd	r0, r1, [sp]
 800b4c2:	464b      	mov	r3, r9
 800b4c4:	4620      	mov	r0, r4
 800b4c6:	4629      	mov	r1, r5
 800b4c8:	f7f4 fed6 	bl	8000278 <__aeabi_dsub>
 800b4cc:	4602      	mov	r2, r0
 800b4ce:	460b      	mov	r3, r1
 800b4d0:	4630      	mov	r0, r6
 800b4d2:	4639      	mov	r1, r7
 800b4d4:	f7f4 fed0 	bl	8000278 <__aeabi_dsub>
 800b4d8:	a361      	add	r3, pc, #388	@ (adr r3, 800b660 <__ieee754_pow+0xa38>)
 800b4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4de:	f7f5 f883 	bl	80005e8 <__aeabi_dmul>
 800b4e2:	a361      	add	r3, pc, #388	@ (adr r3, 800b668 <__ieee754_pow+0xa40>)
 800b4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e8:	4680      	mov	r8, r0
 800b4ea:	4689      	mov	r9, r1
 800b4ec:	4620      	mov	r0, r4
 800b4ee:	4629      	mov	r1, r5
 800b4f0:	f7f5 f87a 	bl	80005e8 <__aeabi_dmul>
 800b4f4:	4602      	mov	r2, r0
 800b4f6:	460b      	mov	r3, r1
 800b4f8:	4640      	mov	r0, r8
 800b4fa:	4649      	mov	r1, r9
 800b4fc:	f7f4 febe 	bl	800027c <__adddf3>
 800b500:	4604      	mov	r4, r0
 800b502:	460d      	mov	r5, r1
 800b504:	4602      	mov	r2, r0
 800b506:	460b      	mov	r3, r1
 800b508:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b50c:	f7f4 feb6 	bl	800027c <__adddf3>
 800b510:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b514:	4680      	mov	r8, r0
 800b516:	4689      	mov	r9, r1
 800b518:	f7f4 feae 	bl	8000278 <__aeabi_dsub>
 800b51c:	4602      	mov	r2, r0
 800b51e:	460b      	mov	r3, r1
 800b520:	4620      	mov	r0, r4
 800b522:	4629      	mov	r1, r5
 800b524:	f7f4 fea8 	bl	8000278 <__aeabi_dsub>
 800b528:	4642      	mov	r2, r8
 800b52a:	4606      	mov	r6, r0
 800b52c:	460f      	mov	r7, r1
 800b52e:	464b      	mov	r3, r9
 800b530:	4640      	mov	r0, r8
 800b532:	4649      	mov	r1, r9
 800b534:	f7f5 f858 	bl	80005e8 <__aeabi_dmul>
 800b538:	a34d      	add	r3, pc, #308	@ (adr r3, 800b670 <__ieee754_pow+0xa48>)
 800b53a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b53e:	4604      	mov	r4, r0
 800b540:	460d      	mov	r5, r1
 800b542:	f7f5 f851 	bl	80005e8 <__aeabi_dmul>
 800b546:	a34c      	add	r3, pc, #304	@ (adr r3, 800b678 <__ieee754_pow+0xa50>)
 800b548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b54c:	f7f4 fe94 	bl	8000278 <__aeabi_dsub>
 800b550:	4622      	mov	r2, r4
 800b552:	462b      	mov	r3, r5
 800b554:	f7f5 f848 	bl	80005e8 <__aeabi_dmul>
 800b558:	a349      	add	r3, pc, #292	@ (adr r3, 800b680 <__ieee754_pow+0xa58>)
 800b55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b55e:	f7f4 fe8d 	bl	800027c <__adddf3>
 800b562:	4622      	mov	r2, r4
 800b564:	462b      	mov	r3, r5
 800b566:	f7f5 f83f 	bl	80005e8 <__aeabi_dmul>
 800b56a:	a347      	add	r3, pc, #284	@ (adr r3, 800b688 <__ieee754_pow+0xa60>)
 800b56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b570:	f7f4 fe82 	bl	8000278 <__aeabi_dsub>
 800b574:	4622      	mov	r2, r4
 800b576:	462b      	mov	r3, r5
 800b578:	f7f5 f836 	bl	80005e8 <__aeabi_dmul>
 800b57c:	a344      	add	r3, pc, #272	@ (adr r3, 800b690 <__ieee754_pow+0xa68>)
 800b57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b582:	f7f4 fe7b 	bl	800027c <__adddf3>
 800b586:	4622      	mov	r2, r4
 800b588:	462b      	mov	r3, r5
 800b58a:	f7f5 f82d 	bl	80005e8 <__aeabi_dmul>
 800b58e:	4602      	mov	r2, r0
 800b590:	460b      	mov	r3, r1
 800b592:	4640      	mov	r0, r8
 800b594:	4649      	mov	r1, r9
 800b596:	f7f4 fe6f 	bl	8000278 <__aeabi_dsub>
 800b59a:	4604      	mov	r4, r0
 800b59c:	460d      	mov	r5, r1
 800b59e:	4602      	mov	r2, r0
 800b5a0:	460b      	mov	r3, r1
 800b5a2:	4640      	mov	r0, r8
 800b5a4:	4649      	mov	r1, r9
 800b5a6:	f7f5 f81f 	bl	80005e8 <__aeabi_dmul>
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	e9cd 0100 	strd	r0, r1, [sp]
 800b5b0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b5b4:	4620      	mov	r0, r4
 800b5b6:	4629      	mov	r1, r5
 800b5b8:	f7f4 fe5e 	bl	8000278 <__aeabi_dsub>
 800b5bc:	4602      	mov	r2, r0
 800b5be:	460b      	mov	r3, r1
 800b5c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b5c4:	f7f5 f93a 	bl	800083c <__aeabi_ddiv>
 800b5c8:	4632      	mov	r2, r6
 800b5ca:	4604      	mov	r4, r0
 800b5cc:	460d      	mov	r5, r1
 800b5ce:	463b      	mov	r3, r7
 800b5d0:	4640      	mov	r0, r8
 800b5d2:	4649      	mov	r1, r9
 800b5d4:	f7f5 f808 	bl	80005e8 <__aeabi_dmul>
 800b5d8:	4632      	mov	r2, r6
 800b5da:	463b      	mov	r3, r7
 800b5dc:	f7f4 fe4e 	bl	800027c <__adddf3>
 800b5e0:	4602      	mov	r2, r0
 800b5e2:	460b      	mov	r3, r1
 800b5e4:	4620      	mov	r0, r4
 800b5e6:	4629      	mov	r1, r5
 800b5e8:	f7f4 fe46 	bl	8000278 <__aeabi_dsub>
 800b5ec:	4642      	mov	r2, r8
 800b5ee:	464b      	mov	r3, r9
 800b5f0:	f7f4 fe42 	bl	8000278 <__aeabi_dsub>
 800b5f4:	460b      	mov	r3, r1
 800b5f6:	4602      	mov	r2, r0
 800b5f8:	492d      	ldr	r1, [pc, #180]	@ (800b6b0 <__ieee754_pow+0xa88>)
 800b5fa:	2000      	movs	r0, #0
 800b5fc:	f7f4 fe3c 	bl	8000278 <__aeabi_dsub>
 800b600:	ec41 0b10 	vmov	d0, r0, r1
 800b604:	ee10 3a90 	vmov	r3, s1
 800b608:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800b60c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b610:	da0b      	bge.n	800b62a <__ieee754_pow+0xa02>
 800b612:	4650      	mov	r0, sl
 800b614:	f000 f85c 	bl	800b6d0 <scalbn>
 800b618:	ec51 0b10 	vmov	r0, r1, d0
 800b61c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b620:	f7ff bb6d 	b.w	800acfe <__ieee754_pow+0xd6>
 800b624:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b628:	e73a      	b.n	800b4a0 <__ieee754_pow+0x878>
 800b62a:	ec51 0b10 	vmov	r0, r1, d0
 800b62e:	4619      	mov	r1, r3
 800b630:	e7f4      	b.n	800b61c <__ieee754_pow+0x9f4>
 800b632:	491f      	ldr	r1, [pc, #124]	@ (800b6b0 <__ieee754_pow+0xa88>)
 800b634:	2000      	movs	r0, #0
 800b636:	f7ff bb14 	b.w	800ac62 <__ieee754_pow+0x3a>
 800b63a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b63e:	f7ff bb10 	b.w	800ac62 <__ieee754_pow+0x3a>
 800b642:	4630      	mov	r0, r6
 800b644:	4639      	mov	r1, r7
 800b646:	f7ff bb0c 	b.w	800ac62 <__ieee754_pow+0x3a>
 800b64a:	460c      	mov	r4, r1
 800b64c:	f7ff bb69 	b.w	800ad22 <__ieee754_pow+0xfa>
 800b650:	2400      	movs	r4, #0
 800b652:	f7ff bb4b 	b.w	800acec <__ieee754_pow+0xc4>
 800b656:	bf00      	nop
 800b658:	00000000 	.word	0x00000000
 800b65c:	3fe62e43 	.word	0x3fe62e43
 800b660:	fefa39ef 	.word	0xfefa39ef
 800b664:	3fe62e42 	.word	0x3fe62e42
 800b668:	0ca86c39 	.word	0x0ca86c39
 800b66c:	be205c61 	.word	0xbe205c61
 800b670:	72bea4d0 	.word	0x72bea4d0
 800b674:	3e663769 	.word	0x3e663769
 800b678:	c5d26bf1 	.word	0xc5d26bf1
 800b67c:	3ebbbd41 	.word	0x3ebbbd41
 800b680:	af25de2c 	.word	0xaf25de2c
 800b684:	3f11566a 	.word	0x3f11566a
 800b688:	16bebd93 	.word	0x16bebd93
 800b68c:	3f66c16c 	.word	0x3f66c16c
 800b690:	5555553e 	.word	0x5555553e
 800b694:	3fc55555 	.word	0x3fc55555
 800b698:	40900000 	.word	0x40900000
 800b69c:	4090cbff 	.word	0x4090cbff
 800b6a0:	3f6f3400 	.word	0x3f6f3400
 800b6a4:	4090cc00 	.word	0x4090cc00
 800b6a8:	3fe00000 	.word	0x3fe00000
 800b6ac:	fff00000 	.word	0xfff00000
 800b6b0:	3ff00000 	.word	0x3ff00000
 800b6b4:	652b82fe 	.word	0x652b82fe
 800b6b8:	3c971547 	.word	0x3c971547

0800b6bc <fabs>:
 800b6bc:	ec51 0b10 	vmov	r0, r1, d0
 800b6c0:	4602      	mov	r2, r0
 800b6c2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b6c6:	ec43 2b10 	vmov	d0, r2, r3
 800b6ca:	4770      	bx	lr
 800b6cc:	0000      	movs	r0, r0
	...

0800b6d0 <scalbn>:
 800b6d0:	b570      	push	{r4, r5, r6, lr}
 800b6d2:	ec55 4b10 	vmov	r4, r5, d0
 800b6d6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800b6da:	4606      	mov	r6, r0
 800b6dc:	462b      	mov	r3, r5
 800b6de:	b991      	cbnz	r1, 800b706 <scalbn+0x36>
 800b6e0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b6e4:	4323      	orrs	r3, r4
 800b6e6:	d03b      	beq.n	800b760 <scalbn+0x90>
 800b6e8:	4b33      	ldr	r3, [pc, #204]	@ (800b7b8 <scalbn+0xe8>)
 800b6ea:	4620      	mov	r0, r4
 800b6ec:	4629      	mov	r1, r5
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	f7f4 ff7a 	bl	80005e8 <__aeabi_dmul>
 800b6f4:	4b31      	ldr	r3, [pc, #196]	@ (800b7bc <scalbn+0xec>)
 800b6f6:	429e      	cmp	r6, r3
 800b6f8:	4604      	mov	r4, r0
 800b6fa:	460d      	mov	r5, r1
 800b6fc:	da0f      	bge.n	800b71e <scalbn+0x4e>
 800b6fe:	a326      	add	r3, pc, #152	@ (adr r3, 800b798 <scalbn+0xc8>)
 800b700:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b704:	e01e      	b.n	800b744 <scalbn+0x74>
 800b706:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800b70a:	4291      	cmp	r1, r2
 800b70c:	d10b      	bne.n	800b726 <scalbn+0x56>
 800b70e:	4622      	mov	r2, r4
 800b710:	4620      	mov	r0, r4
 800b712:	4629      	mov	r1, r5
 800b714:	f7f4 fdb2 	bl	800027c <__adddf3>
 800b718:	4604      	mov	r4, r0
 800b71a:	460d      	mov	r5, r1
 800b71c:	e020      	b.n	800b760 <scalbn+0x90>
 800b71e:	460b      	mov	r3, r1
 800b720:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800b724:	3936      	subs	r1, #54	@ 0x36
 800b726:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b72a:	4296      	cmp	r6, r2
 800b72c:	dd0d      	ble.n	800b74a <scalbn+0x7a>
 800b72e:	2d00      	cmp	r5, #0
 800b730:	a11b      	add	r1, pc, #108	@ (adr r1, 800b7a0 <scalbn+0xd0>)
 800b732:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b736:	da02      	bge.n	800b73e <scalbn+0x6e>
 800b738:	a11b      	add	r1, pc, #108	@ (adr r1, 800b7a8 <scalbn+0xd8>)
 800b73a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b73e:	a318      	add	r3, pc, #96	@ (adr r3, 800b7a0 <scalbn+0xd0>)
 800b740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b744:	f7f4 ff50 	bl	80005e8 <__aeabi_dmul>
 800b748:	e7e6      	b.n	800b718 <scalbn+0x48>
 800b74a:	1872      	adds	r2, r6, r1
 800b74c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800b750:	428a      	cmp	r2, r1
 800b752:	dcec      	bgt.n	800b72e <scalbn+0x5e>
 800b754:	2a00      	cmp	r2, #0
 800b756:	dd06      	ble.n	800b766 <scalbn+0x96>
 800b758:	f36f 531e 	bfc	r3, #20, #11
 800b75c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b760:	ec45 4b10 	vmov	d0, r4, r5
 800b764:	bd70      	pop	{r4, r5, r6, pc}
 800b766:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800b76a:	da08      	bge.n	800b77e <scalbn+0xae>
 800b76c:	2d00      	cmp	r5, #0
 800b76e:	a10a      	add	r1, pc, #40	@ (adr r1, 800b798 <scalbn+0xc8>)
 800b770:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b774:	dac3      	bge.n	800b6fe <scalbn+0x2e>
 800b776:	a10e      	add	r1, pc, #56	@ (adr r1, 800b7b0 <scalbn+0xe0>)
 800b778:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b77c:	e7bf      	b.n	800b6fe <scalbn+0x2e>
 800b77e:	3236      	adds	r2, #54	@ 0x36
 800b780:	f36f 531e 	bfc	r3, #20, #11
 800b784:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b788:	4620      	mov	r0, r4
 800b78a:	4b0d      	ldr	r3, [pc, #52]	@ (800b7c0 <scalbn+0xf0>)
 800b78c:	4629      	mov	r1, r5
 800b78e:	2200      	movs	r2, #0
 800b790:	e7d8      	b.n	800b744 <scalbn+0x74>
 800b792:	bf00      	nop
 800b794:	f3af 8000 	nop.w
 800b798:	c2f8f359 	.word	0xc2f8f359
 800b79c:	01a56e1f 	.word	0x01a56e1f
 800b7a0:	8800759c 	.word	0x8800759c
 800b7a4:	7e37e43c 	.word	0x7e37e43c
 800b7a8:	8800759c 	.word	0x8800759c
 800b7ac:	fe37e43c 	.word	0xfe37e43c
 800b7b0:	c2f8f359 	.word	0xc2f8f359
 800b7b4:	81a56e1f 	.word	0x81a56e1f
 800b7b8:	43500000 	.word	0x43500000
 800b7bc:	ffff3cb0 	.word	0xffff3cb0
 800b7c0:	3c900000 	.word	0x3c900000

0800b7c4 <with_errno>:
 800b7c4:	b510      	push	{r4, lr}
 800b7c6:	ed2d 8b02 	vpush	{d8}
 800b7ca:	eeb0 8a40 	vmov.f32	s16, s0
 800b7ce:	eef0 8a60 	vmov.f32	s17, s1
 800b7d2:	4604      	mov	r4, r0
 800b7d4:	f7fe fbc0 	bl	8009f58 <__errno>
 800b7d8:	eeb0 0a48 	vmov.f32	s0, s16
 800b7dc:	eef0 0a68 	vmov.f32	s1, s17
 800b7e0:	ecbd 8b02 	vpop	{d8}
 800b7e4:	6004      	str	r4, [r0, #0]
 800b7e6:	bd10      	pop	{r4, pc}

0800b7e8 <xflow>:
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	b507      	push	{r0, r1, r2, lr}
 800b7ec:	ec51 0b10 	vmov	r0, r1, d0
 800b7f0:	b183      	cbz	r3, 800b814 <xflow+0x2c>
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b7f8:	e9cd 2300 	strd	r2, r3, [sp]
 800b7fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b800:	f7f4 fef2 	bl	80005e8 <__aeabi_dmul>
 800b804:	ec41 0b10 	vmov	d0, r0, r1
 800b808:	2022      	movs	r0, #34	@ 0x22
 800b80a:	b003      	add	sp, #12
 800b80c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b810:	f7ff bfd8 	b.w	800b7c4 <with_errno>
 800b814:	4602      	mov	r2, r0
 800b816:	460b      	mov	r3, r1
 800b818:	e7ee      	b.n	800b7f8 <xflow+0x10>
 800b81a:	0000      	movs	r0, r0
 800b81c:	0000      	movs	r0, r0
	...

0800b820 <__math_uflow>:
 800b820:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b828 <__math_uflow+0x8>
 800b824:	f7ff bfe0 	b.w	800b7e8 <xflow>
 800b828:	00000000 	.word	0x00000000
 800b82c:	10000000 	.word	0x10000000

0800b830 <__math_oflow>:
 800b830:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b838 <__math_oflow+0x8>
 800b834:	f7ff bfd8 	b.w	800b7e8 <xflow>
 800b838:	00000000 	.word	0x00000000
 800b83c:	70000000 	.word	0x70000000

0800b840 <__ieee754_sqrt>:
 800b840:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b844:	4a66      	ldr	r2, [pc, #408]	@ (800b9e0 <__ieee754_sqrt+0x1a0>)
 800b846:	ec55 4b10 	vmov	r4, r5, d0
 800b84a:	43aa      	bics	r2, r5
 800b84c:	462b      	mov	r3, r5
 800b84e:	4621      	mov	r1, r4
 800b850:	d110      	bne.n	800b874 <__ieee754_sqrt+0x34>
 800b852:	4622      	mov	r2, r4
 800b854:	4620      	mov	r0, r4
 800b856:	4629      	mov	r1, r5
 800b858:	f7f4 fec6 	bl	80005e8 <__aeabi_dmul>
 800b85c:	4602      	mov	r2, r0
 800b85e:	460b      	mov	r3, r1
 800b860:	4620      	mov	r0, r4
 800b862:	4629      	mov	r1, r5
 800b864:	f7f4 fd0a 	bl	800027c <__adddf3>
 800b868:	4604      	mov	r4, r0
 800b86a:	460d      	mov	r5, r1
 800b86c:	ec45 4b10 	vmov	d0, r4, r5
 800b870:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b874:	2d00      	cmp	r5, #0
 800b876:	dc0e      	bgt.n	800b896 <__ieee754_sqrt+0x56>
 800b878:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800b87c:	4322      	orrs	r2, r4
 800b87e:	d0f5      	beq.n	800b86c <__ieee754_sqrt+0x2c>
 800b880:	b19d      	cbz	r5, 800b8aa <__ieee754_sqrt+0x6a>
 800b882:	4622      	mov	r2, r4
 800b884:	4620      	mov	r0, r4
 800b886:	4629      	mov	r1, r5
 800b888:	f7f4 fcf6 	bl	8000278 <__aeabi_dsub>
 800b88c:	4602      	mov	r2, r0
 800b88e:	460b      	mov	r3, r1
 800b890:	f7f4 ffd4 	bl	800083c <__aeabi_ddiv>
 800b894:	e7e8      	b.n	800b868 <__ieee754_sqrt+0x28>
 800b896:	152a      	asrs	r2, r5, #20
 800b898:	d115      	bne.n	800b8c6 <__ieee754_sqrt+0x86>
 800b89a:	2000      	movs	r0, #0
 800b89c:	e009      	b.n	800b8b2 <__ieee754_sqrt+0x72>
 800b89e:	0acb      	lsrs	r3, r1, #11
 800b8a0:	3a15      	subs	r2, #21
 800b8a2:	0549      	lsls	r1, r1, #21
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d0fa      	beq.n	800b89e <__ieee754_sqrt+0x5e>
 800b8a8:	e7f7      	b.n	800b89a <__ieee754_sqrt+0x5a>
 800b8aa:	462a      	mov	r2, r5
 800b8ac:	e7fa      	b.n	800b8a4 <__ieee754_sqrt+0x64>
 800b8ae:	005b      	lsls	r3, r3, #1
 800b8b0:	3001      	adds	r0, #1
 800b8b2:	02dc      	lsls	r4, r3, #11
 800b8b4:	d5fb      	bpl.n	800b8ae <__ieee754_sqrt+0x6e>
 800b8b6:	1e44      	subs	r4, r0, #1
 800b8b8:	1b12      	subs	r2, r2, r4
 800b8ba:	f1c0 0420 	rsb	r4, r0, #32
 800b8be:	fa21 f404 	lsr.w	r4, r1, r4
 800b8c2:	4323      	orrs	r3, r4
 800b8c4:	4081      	lsls	r1, r0
 800b8c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8ca:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800b8ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b8d2:	07d2      	lsls	r2, r2, #31
 800b8d4:	bf5c      	itt	pl
 800b8d6:	005b      	lslpl	r3, r3, #1
 800b8d8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800b8dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b8e0:	bf58      	it	pl
 800b8e2:	0049      	lslpl	r1, r1, #1
 800b8e4:	2600      	movs	r6, #0
 800b8e6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800b8ea:	107f      	asrs	r7, r7, #1
 800b8ec:	0049      	lsls	r1, r1, #1
 800b8ee:	2016      	movs	r0, #22
 800b8f0:	4632      	mov	r2, r6
 800b8f2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800b8f6:	1915      	adds	r5, r2, r4
 800b8f8:	429d      	cmp	r5, r3
 800b8fa:	bfde      	ittt	le
 800b8fc:	192a      	addle	r2, r5, r4
 800b8fe:	1b5b      	suble	r3, r3, r5
 800b900:	1936      	addle	r6, r6, r4
 800b902:	0fcd      	lsrs	r5, r1, #31
 800b904:	3801      	subs	r0, #1
 800b906:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800b90a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b90e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b912:	d1f0      	bne.n	800b8f6 <__ieee754_sqrt+0xb6>
 800b914:	4605      	mov	r5, r0
 800b916:	2420      	movs	r4, #32
 800b918:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800b91c:	4293      	cmp	r3, r2
 800b91e:	eb0c 0e00 	add.w	lr, ip, r0
 800b922:	dc02      	bgt.n	800b92a <__ieee754_sqrt+0xea>
 800b924:	d113      	bne.n	800b94e <__ieee754_sqrt+0x10e>
 800b926:	458e      	cmp	lr, r1
 800b928:	d811      	bhi.n	800b94e <__ieee754_sqrt+0x10e>
 800b92a:	f1be 0f00 	cmp.w	lr, #0
 800b92e:	eb0e 000c 	add.w	r0, lr, ip
 800b932:	da3f      	bge.n	800b9b4 <__ieee754_sqrt+0x174>
 800b934:	2800      	cmp	r0, #0
 800b936:	db3d      	blt.n	800b9b4 <__ieee754_sqrt+0x174>
 800b938:	f102 0801 	add.w	r8, r2, #1
 800b93c:	1a9b      	subs	r3, r3, r2
 800b93e:	458e      	cmp	lr, r1
 800b940:	bf88      	it	hi
 800b942:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b946:	eba1 010e 	sub.w	r1, r1, lr
 800b94a:	4465      	add	r5, ip
 800b94c:	4642      	mov	r2, r8
 800b94e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800b952:	3c01      	subs	r4, #1
 800b954:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800b958:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b95c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b960:	d1dc      	bne.n	800b91c <__ieee754_sqrt+0xdc>
 800b962:	4319      	orrs	r1, r3
 800b964:	d01b      	beq.n	800b99e <__ieee754_sqrt+0x15e>
 800b966:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800b9e4 <__ieee754_sqrt+0x1a4>
 800b96a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800b9e8 <__ieee754_sqrt+0x1a8>
 800b96e:	e9da 0100 	ldrd	r0, r1, [sl]
 800b972:	e9db 2300 	ldrd	r2, r3, [fp]
 800b976:	f7f4 fc7f 	bl	8000278 <__aeabi_dsub>
 800b97a:	e9da 8900 	ldrd	r8, r9, [sl]
 800b97e:	4602      	mov	r2, r0
 800b980:	460b      	mov	r3, r1
 800b982:	4640      	mov	r0, r8
 800b984:	4649      	mov	r1, r9
 800b986:	f7f5 f8ab 	bl	8000ae0 <__aeabi_dcmple>
 800b98a:	b140      	cbz	r0, 800b99e <__ieee754_sqrt+0x15e>
 800b98c:	f1b5 3fff 	cmp.w	r5, #4294967295
 800b990:	e9da 0100 	ldrd	r0, r1, [sl]
 800b994:	e9db 2300 	ldrd	r2, r3, [fp]
 800b998:	d10e      	bne.n	800b9b8 <__ieee754_sqrt+0x178>
 800b99a:	3601      	adds	r6, #1
 800b99c:	4625      	mov	r5, r4
 800b99e:	1073      	asrs	r3, r6, #1
 800b9a0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800b9a4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800b9a8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800b9ac:	086b      	lsrs	r3, r5, #1
 800b9ae:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800b9b2:	e759      	b.n	800b868 <__ieee754_sqrt+0x28>
 800b9b4:	4690      	mov	r8, r2
 800b9b6:	e7c1      	b.n	800b93c <__ieee754_sqrt+0xfc>
 800b9b8:	f7f4 fc60 	bl	800027c <__adddf3>
 800b9bc:	e9da 8900 	ldrd	r8, r9, [sl]
 800b9c0:	4602      	mov	r2, r0
 800b9c2:	460b      	mov	r3, r1
 800b9c4:	4640      	mov	r0, r8
 800b9c6:	4649      	mov	r1, r9
 800b9c8:	f7f5 f880 	bl	8000acc <__aeabi_dcmplt>
 800b9cc:	b120      	cbz	r0, 800b9d8 <__ieee754_sqrt+0x198>
 800b9ce:	1cab      	adds	r3, r5, #2
 800b9d0:	bf08      	it	eq
 800b9d2:	3601      	addeq	r6, #1
 800b9d4:	3502      	adds	r5, #2
 800b9d6:	e7e2      	b.n	800b99e <__ieee754_sqrt+0x15e>
 800b9d8:	1c6b      	adds	r3, r5, #1
 800b9da:	f023 0501 	bic.w	r5, r3, #1
 800b9de:	e7de      	b.n	800b99e <__ieee754_sqrt+0x15e>
 800b9e0:	7ff00000 	.word	0x7ff00000
 800b9e4:	0800c308 	.word	0x0800c308
 800b9e8:	0800c300 	.word	0x0800c300
 800b9ec:	00000000 	.word	0x00000000

0800b9f0 <__ieee754_log>:
 800b9f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9f4:	ec51 0b10 	vmov	r0, r1, d0
 800b9f8:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800b9fc:	b087      	sub	sp, #28
 800b9fe:	460d      	mov	r5, r1
 800ba00:	da26      	bge.n	800ba50 <__ieee754_log+0x60>
 800ba02:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ba06:	4303      	orrs	r3, r0
 800ba08:	4602      	mov	r2, r0
 800ba0a:	d10a      	bne.n	800ba22 <__ieee754_log+0x32>
 800ba0c:	49ce      	ldr	r1, [pc, #824]	@ (800bd48 <__ieee754_log+0x358>)
 800ba0e:	2200      	movs	r2, #0
 800ba10:	2300      	movs	r3, #0
 800ba12:	2000      	movs	r0, #0
 800ba14:	f7f4 ff12 	bl	800083c <__aeabi_ddiv>
 800ba18:	ec41 0b10 	vmov	d0, r0, r1
 800ba1c:	b007      	add	sp, #28
 800ba1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba22:	2900      	cmp	r1, #0
 800ba24:	da05      	bge.n	800ba32 <__ieee754_log+0x42>
 800ba26:	460b      	mov	r3, r1
 800ba28:	f7f4 fc26 	bl	8000278 <__aeabi_dsub>
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	2300      	movs	r3, #0
 800ba30:	e7f0      	b.n	800ba14 <__ieee754_log+0x24>
 800ba32:	4bc6      	ldr	r3, [pc, #792]	@ (800bd4c <__ieee754_log+0x35c>)
 800ba34:	2200      	movs	r2, #0
 800ba36:	f7f4 fdd7 	bl	80005e8 <__aeabi_dmul>
 800ba3a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800ba3e:	460d      	mov	r5, r1
 800ba40:	4ac3      	ldr	r2, [pc, #780]	@ (800bd50 <__ieee754_log+0x360>)
 800ba42:	4295      	cmp	r5, r2
 800ba44:	dd06      	ble.n	800ba54 <__ieee754_log+0x64>
 800ba46:	4602      	mov	r2, r0
 800ba48:	460b      	mov	r3, r1
 800ba4a:	f7f4 fc17 	bl	800027c <__adddf3>
 800ba4e:	e7e3      	b.n	800ba18 <__ieee754_log+0x28>
 800ba50:	2300      	movs	r3, #0
 800ba52:	e7f5      	b.n	800ba40 <__ieee754_log+0x50>
 800ba54:	152c      	asrs	r4, r5, #20
 800ba56:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800ba5a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800ba5e:	441c      	add	r4, r3
 800ba60:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800ba64:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800ba68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ba6c:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800ba70:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800ba74:	ea42 0105 	orr.w	r1, r2, r5
 800ba78:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	4bb5      	ldr	r3, [pc, #724]	@ (800bd54 <__ieee754_log+0x364>)
 800ba80:	f7f4 fbfa 	bl	8000278 <__aeabi_dsub>
 800ba84:	1cab      	adds	r3, r5, #2
 800ba86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba8a:	2b02      	cmp	r3, #2
 800ba8c:	4682      	mov	sl, r0
 800ba8e:	468b      	mov	fp, r1
 800ba90:	f04f 0200 	mov.w	r2, #0
 800ba94:	dc53      	bgt.n	800bb3e <__ieee754_log+0x14e>
 800ba96:	2300      	movs	r3, #0
 800ba98:	f7f5 f80e 	bl	8000ab8 <__aeabi_dcmpeq>
 800ba9c:	b1d0      	cbz	r0, 800bad4 <__ieee754_log+0xe4>
 800ba9e:	2c00      	cmp	r4, #0
 800baa0:	f000 8120 	beq.w	800bce4 <__ieee754_log+0x2f4>
 800baa4:	4620      	mov	r0, r4
 800baa6:	f7f4 fd35 	bl	8000514 <__aeabi_i2d>
 800baaa:	a391      	add	r3, pc, #580	@ (adr r3, 800bcf0 <__ieee754_log+0x300>)
 800baac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab0:	4606      	mov	r6, r0
 800bab2:	460f      	mov	r7, r1
 800bab4:	f7f4 fd98 	bl	80005e8 <__aeabi_dmul>
 800bab8:	a38f      	add	r3, pc, #572	@ (adr r3, 800bcf8 <__ieee754_log+0x308>)
 800baba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800babe:	4604      	mov	r4, r0
 800bac0:	460d      	mov	r5, r1
 800bac2:	4630      	mov	r0, r6
 800bac4:	4639      	mov	r1, r7
 800bac6:	f7f4 fd8f 	bl	80005e8 <__aeabi_dmul>
 800baca:	4602      	mov	r2, r0
 800bacc:	460b      	mov	r3, r1
 800bace:	4620      	mov	r0, r4
 800bad0:	4629      	mov	r1, r5
 800bad2:	e7ba      	b.n	800ba4a <__ieee754_log+0x5a>
 800bad4:	a38a      	add	r3, pc, #552	@ (adr r3, 800bd00 <__ieee754_log+0x310>)
 800bad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bada:	4650      	mov	r0, sl
 800badc:	4659      	mov	r1, fp
 800bade:	f7f4 fd83 	bl	80005e8 <__aeabi_dmul>
 800bae2:	4602      	mov	r2, r0
 800bae4:	460b      	mov	r3, r1
 800bae6:	2000      	movs	r0, #0
 800bae8:	499b      	ldr	r1, [pc, #620]	@ (800bd58 <__ieee754_log+0x368>)
 800baea:	f7f4 fbc5 	bl	8000278 <__aeabi_dsub>
 800baee:	4652      	mov	r2, sl
 800baf0:	4606      	mov	r6, r0
 800baf2:	460f      	mov	r7, r1
 800baf4:	465b      	mov	r3, fp
 800baf6:	4650      	mov	r0, sl
 800baf8:	4659      	mov	r1, fp
 800bafa:	f7f4 fd75 	bl	80005e8 <__aeabi_dmul>
 800bafe:	4602      	mov	r2, r0
 800bb00:	460b      	mov	r3, r1
 800bb02:	4630      	mov	r0, r6
 800bb04:	4639      	mov	r1, r7
 800bb06:	f7f4 fd6f 	bl	80005e8 <__aeabi_dmul>
 800bb0a:	4606      	mov	r6, r0
 800bb0c:	460f      	mov	r7, r1
 800bb0e:	b914      	cbnz	r4, 800bb16 <__ieee754_log+0x126>
 800bb10:	4632      	mov	r2, r6
 800bb12:	463b      	mov	r3, r7
 800bb14:	e0a0      	b.n	800bc58 <__ieee754_log+0x268>
 800bb16:	4620      	mov	r0, r4
 800bb18:	f7f4 fcfc 	bl	8000514 <__aeabi_i2d>
 800bb1c:	a374      	add	r3, pc, #464	@ (adr r3, 800bcf0 <__ieee754_log+0x300>)
 800bb1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb22:	4680      	mov	r8, r0
 800bb24:	4689      	mov	r9, r1
 800bb26:	f7f4 fd5f 	bl	80005e8 <__aeabi_dmul>
 800bb2a:	a373      	add	r3, pc, #460	@ (adr r3, 800bcf8 <__ieee754_log+0x308>)
 800bb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb30:	4604      	mov	r4, r0
 800bb32:	460d      	mov	r5, r1
 800bb34:	4640      	mov	r0, r8
 800bb36:	4649      	mov	r1, r9
 800bb38:	f7f4 fd56 	bl	80005e8 <__aeabi_dmul>
 800bb3c:	e0a5      	b.n	800bc8a <__ieee754_log+0x29a>
 800bb3e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bb42:	f7f4 fb9b 	bl	800027c <__adddf3>
 800bb46:	4602      	mov	r2, r0
 800bb48:	460b      	mov	r3, r1
 800bb4a:	4650      	mov	r0, sl
 800bb4c:	4659      	mov	r1, fp
 800bb4e:	f7f4 fe75 	bl	800083c <__aeabi_ddiv>
 800bb52:	e9cd 0100 	strd	r0, r1, [sp]
 800bb56:	4620      	mov	r0, r4
 800bb58:	f7f4 fcdc 	bl	8000514 <__aeabi_i2d>
 800bb5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb64:	4610      	mov	r0, r2
 800bb66:	4619      	mov	r1, r3
 800bb68:	f7f4 fd3e 	bl	80005e8 <__aeabi_dmul>
 800bb6c:	4602      	mov	r2, r0
 800bb6e:	460b      	mov	r3, r1
 800bb70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bb74:	f7f4 fd38 	bl	80005e8 <__aeabi_dmul>
 800bb78:	a363      	add	r3, pc, #396	@ (adr r3, 800bd08 <__ieee754_log+0x318>)
 800bb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7e:	4680      	mov	r8, r0
 800bb80:	4689      	mov	r9, r1
 800bb82:	f7f4 fd31 	bl	80005e8 <__aeabi_dmul>
 800bb86:	a362      	add	r3, pc, #392	@ (adr r3, 800bd10 <__ieee754_log+0x320>)
 800bb88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb8c:	f7f4 fb76 	bl	800027c <__adddf3>
 800bb90:	4642      	mov	r2, r8
 800bb92:	464b      	mov	r3, r9
 800bb94:	f7f4 fd28 	bl	80005e8 <__aeabi_dmul>
 800bb98:	a35f      	add	r3, pc, #380	@ (adr r3, 800bd18 <__ieee754_log+0x328>)
 800bb9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9e:	f7f4 fb6d 	bl	800027c <__adddf3>
 800bba2:	4642      	mov	r2, r8
 800bba4:	464b      	mov	r3, r9
 800bba6:	f7f4 fd1f 	bl	80005e8 <__aeabi_dmul>
 800bbaa:	a35d      	add	r3, pc, #372	@ (adr r3, 800bd20 <__ieee754_log+0x330>)
 800bbac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb0:	f7f4 fb64 	bl	800027c <__adddf3>
 800bbb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bbb8:	f7f4 fd16 	bl	80005e8 <__aeabi_dmul>
 800bbbc:	a35a      	add	r3, pc, #360	@ (adr r3, 800bd28 <__ieee754_log+0x338>)
 800bbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbc6:	4640      	mov	r0, r8
 800bbc8:	4649      	mov	r1, r9
 800bbca:	f7f4 fd0d 	bl	80005e8 <__aeabi_dmul>
 800bbce:	a358      	add	r3, pc, #352	@ (adr r3, 800bd30 <__ieee754_log+0x340>)
 800bbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd4:	f7f4 fb52 	bl	800027c <__adddf3>
 800bbd8:	4642      	mov	r2, r8
 800bbda:	464b      	mov	r3, r9
 800bbdc:	f7f4 fd04 	bl	80005e8 <__aeabi_dmul>
 800bbe0:	a355      	add	r3, pc, #340	@ (adr r3, 800bd38 <__ieee754_log+0x348>)
 800bbe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe6:	f7f4 fb49 	bl	800027c <__adddf3>
 800bbea:	4642      	mov	r2, r8
 800bbec:	464b      	mov	r3, r9
 800bbee:	f7f4 fcfb 	bl	80005e8 <__aeabi_dmul>
 800bbf2:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800bbf6:	4602      	mov	r2, r0
 800bbf8:	460b      	mov	r3, r1
 800bbfa:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800bbfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc02:	f7f4 fb3b 	bl	800027c <__adddf3>
 800bc06:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800bc0a:	3551      	adds	r5, #81	@ 0x51
 800bc0c:	4335      	orrs	r5, r6
 800bc0e:	2d00      	cmp	r5, #0
 800bc10:	4680      	mov	r8, r0
 800bc12:	4689      	mov	r9, r1
 800bc14:	dd48      	ble.n	800bca8 <__ieee754_log+0x2b8>
 800bc16:	4b50      	ldr	r3, [pc, #320]	@ (800bd58 <__ieee754_log+0x368>)
 800bc18:	2200      	movs	r2, #0
 800bc1a:	4650      	mov	r0, sl
 800bc1c:	4659      	mov	r1, fp
 800bc1e:	f7f4 fce3 	bl	80005e8 <__aeabi_dmul>
 800bc22:	4652      	mov	r2, sl
 800bc24:	465b      	mov	r3, fp
 800bc26:	f7f4 fcdf 	bl	80005e8 <__aeabi_dmul>
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	4606      	mov	r6, r0
 800bc30:	460f      	mov	r7, r1
 800bc32:	4640      	mov	r0, r8
 800bc34:	4649      	mov	r1, r9
 800bc36:	f7f4 fb21 	bl	800027c <__adddf3>
 800bc3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc3e:	f7f4 fcd3 	bl	80005e8 <__aeabi_dmul>
 800bc42:	4680      	mov	r8, r0
 800bc44:	4689      	mov	r9, r1
 800bc46:	b964      	cbnz	r4, 800bc62 <__ieee754_log+0x272>
 800bc48:	4602      	mov	r2, r0
 800bc4a:	460b      	mov	r3, r1
 800bc4c:	4630      	mov	r0, r6
 800bc4e:	4639      	mov	r1, r7
 800bc50:	f7f4 fb12 	bl	8000278 <__aeabi_dsub>
 800bc54:	4602      	mov	r2, r0
 800bc56:	460b      	mov	r3, r1
 800bc58:	4650      	mov	r0, sl
 800bc5a:	4659      	mov	r1, fp
 800bc5c:	f7f4 fb0c 	bl	8000278 <__aeabi_dsub>
 800bc60:	e6da      	b.n	800ba18 <__ieee754_log+0x28>
 800bc62:	a323      	add	r3, pc, #140	@ (adr r3, 800bcf0 <__ieee754_log+0x300>)
 800bc64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc6c:	f7f4 fcbc 	bl	80005e8 <__aeabi_dmul>
 800bc70:	a321      	add	r3, pc, #132	@ (adr r3, 800bcf8 <__ieee754_log+0x308>)
 800bc72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc76:	4604      	mov	r4, r0
 800bc78:	460d      	mov	r5, r1
 800bc7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc7e:	f7f4 fcb3 	bl	80005e8 <__aeabi_dmul>
 800bc82:	4642      	mov	r2, r8
 800bc84:	464b      	mov	r3, r9
 800bc86:	f7f4 faf9 	bl	800027c <__adddf3>
 800bc8a:	4602      	mov	r2, r0
 800bc8c:	460b      	mov	r3, r1
 800bc8e:	4630      	mov	r0, r6
 800bc90:	4639      	mov	r1, r7
 800bc92:	f7f4 faf1 	bl	8000278 <__aeabi_dsub>
 800bc96:	4652      	mov	r2, sl
 800bc98:	465b      	mov	r3, fp
 800bc9a:	f7f4 faed 	bl	8000278 <__aeabi_dsub>
 800bc9e:	4602      	mov	r2, r0
 800bca0:	460b      	mov	r3, r1
 800bca2:	4620      	mov	r0, r4
 800bca4:	4629      	mov	r1, r5
 800bca6:	e7d9      	b.n	800bc5c <__ieee754_log+0x26c>
 800bca8:	4602      	mov	r2, r0
 800bcaa:	460b      	mov	r3, r1
 800bcac:	4650      	mov	r0, sl
 800bcae:	4659      	mov	r1, fp
 800bcb0:	f7f4 fae2 	bl	8000278 <__aeabi_dsub>
 800bcb4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bcb8:	f7f4 fc96 	bl	80005e8 <__aeabi_dmul>
 800bcbc:	4606      	mov	r6, r0
 800bcbe:	460f      	mov	r7, r1
 800bcc0:	2c00      	cmp	r4, #0
 800bcc2:	f43f af25 	beq.w	800bb10 <__ieee754_log+0x120>
 800bcc6:	a30a      	add	r3, pc, #40	@ (adr r3, 800bcf0 <__ieee754_log+0x300>)
 800bcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bccc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcd0:	f7f4 fc8a 	bl	80005e8 <__aeabi_dmul>
 800bcd4:	a308      	add	r3, pc, #32	@ (adr r3, 800bcf8 <__ieee754_log+0x308>)
 800bcd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcda:	4604      	mov	r4, r0
 800bcdc:	460d      	mov	r5, r1
 800bcde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bce2:	e729      	b.n	800bb38 <__ieee754_log+0x148>
 800bce4:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800bd40 <__ieee754_log+0x350>
 800bce8:	e698      	b.n	800ba1c <__ieee754_log+0x2c>
 800bcea:	bf00      	nop
 800bcec:	f3af 8000 	nop.w
 800bcf0:	fee00000 	.word	0xfee00000
 800bcf4:	3fe62e42 	.word	0x3fe62e42
 800bcf8:	35793c76 	.word	0x35793c76
 800bcfc:	3dea39ef 	.word	0x3dea39ef
 800bd00:	55555555 	.word	0x55555555
 800bd04:	3fd55555 	.word	0x3fd55555
 800bd08:	df3e5244 	.word	0xdf3e5244
 800bd0c:	3fc2f112 	.word	0x3fc2f112
 800bd10:	96cb03de 	.word	0x96cb03de
 800bd14:	3fc74664 	.word	0x3fc74664
 800bd18:	94229359 	.word	0x94229359
 800bd1c:	3fd24924 	.word	0x3fd24924
 800bd20:	55555593 	.word	0x55555593
 800bd24:	3fe55555 	.word	0x3fe55555
 800bd28:	d078c69f 	.word	0xd078c69f
 800bd2c:	3fc39a09 	.word	0x3fc39a09
 800bd30:	1d8e78af 	.word	0x1d8e78af
 800bd34:	3fcc71c5 	.word	0x3fcc71c5
 800bd38:	9997fa04 	.word	0x9997fa04
 800bd3c:	3fd99999 	.word	0x3fd99999
	...
 800bd48:	c3500000 	.word	0xc3500000
 800bd4c:	43500000 	.word	0x43500000
 800bd50:	7fefffff 	.word	0x7fefffff
 800bd54:	3ff00000 	.word	0x3ff00000
 800bd58:	3fe00000 	.word	0x3fe00000

0800bd5c <_init>:
 800bd5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd5e:	bf00      	nop
 800bd60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd62:	bc08      	pop	{r3}
 800bd64:	469e      	mov	lr, r3
 800bd66:	4770      	bx	lr

0800bd68 <_fini>:
 800bd68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd6a:	bf00      	nop
 800bd6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd6e:	bc08      	pop	{r3}
 800bd70:	469e      	mov	lr, r3
 800bd72:	4770      	bx	lr
