{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712912978535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712912978535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 16:09:34 2024 " "Processing started: Fri Apr 12 16:09:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712912978535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712912978535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off equalizer -c equalizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off equalizer -c equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712912978535 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712912979645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luan1/onedrive/desktop/tks/lab/lab4/code/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luan1/onedrive/desktop/tks/lab/lab4/code/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712912979739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712912979739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luan1/onedrive/desktop/tks/lab/lab4/code/tapped_delay_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luan1/onedrive/desktop/tks/lab/lab4/code/tapped_delay_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 tapped_delay_block " "Found entity 1: tapped_delay_block" {  } { { "../../Code/tapped_delay_block.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/tapped_delay_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712912979739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712912979739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luan1/onedrive/desktop/tks/lab/lab4/code/fir_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luan1/onedrive/desktop/tks/lab/lab4/code/fir_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_n " "Found entity 1: fir_n" {  } { { "../../Code/fir_n.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/fir_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712912979754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712912979754 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic top_module.v(38) " "Verilog HDL error at top_module.v(38): object \"logic\" is not declared" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1712912979754 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(38) " "Verilog HDL Parameter Declaration warning at top_module.v(38): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712912979754 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(44) " "Verilog HDL Parameter Declaration warning at top_module.v(44): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712912979754 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(110) " "Verilog HDL Parameter Declaration warning at top_module.v(110): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 110 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712912979754 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(162) " "Verilog HDL Parameter Declaration warning at top_module.v(162): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 162 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712912979754 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(214) " "Verilog HDL Parameter Declaration warning at top_module.v(214): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 214 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712912979754 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(266) " "Verilog HDL Parameter Declaration warning at top_module.v(266): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 266 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712912979754 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(320) " "Verilog HDL Parameter Declaration warning at top_module.v(320): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 320 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712912979754 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(376) " "Verilog HDL Parameter Declaration warning at top_module.v(376): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 376 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712912979754 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_module top_module.v(432) " "Verilog HDL Parameter Declaration warning at top_module.v(432): Parameter Declaration in module \"top_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../Code/top_module.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab4/Code/top_module.v" 432 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1712912979754 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712912979864 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 12 16:09:39 2024 " "Processing ended: Fri Apr 12 16:09:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712912979864 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712912979864 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712912979864 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712912979864 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712912980551 ""}
