

================================================================
== Vivado HLS Report for 'load_3'
================================================================
* Date:           Mon Sep 25 21:40:14 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 0.68ns
ST_1: in_offset_read (3)  [1/1] 0.00ns
:0  %in_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %in_offset)

ST_1: in_offset_cast2 (4)  [1/1] 0.00ns
:1  %in_offset_cast2 = zext i7 %in_offset_read to i64

ST_1: in_addr (5)  [1/1] 0.00ns
:2  %in_addr = getelementptr [64 x i8]* %in_r, i64 0, i64 %in_offset_cast2

ST_1: in_load (6)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:7
:3  %in_load = load i8* %in_addr, align 1

ST_1: tmp_1375 (7)  [1/1] 0.00ns
:4  %tmp_1375 = trunc i7 %in_offset_read to i6


 <State 2>: 1.43ns
ST_2: in_load (6)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:7
:3  %in_load = load i8* %in_addr, align 1

ST_2: sum (8)  [1/1] 0.75ns
:5  %sum = add i6 1, %tmp_1375

ST_2: sum_cast (9)  [1/1] 0.00ns
:6  %sum_cast = zext i6 %sum to i64

ST_2: in_addr_4 (10)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:8
:7  %in_addr_4 = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum_cast

ST_2: in_load_4 (11)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:8
:8  %in_load_4 = load i8* %in_addr_4, align 1

ST_2: sum2 (12)  [1/1] 0.75ns
:9  %sum2 = add i6 2, %tmp_1375

ST_2: sum2_cast (13)  [1/1] 0.00ns
:10  %sum2_cast = zext i6 %sum2 to i64

ST_2: in_addr_5 (14)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:9
:11  %in_addr_5 = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum2_cast

ST_2: in_load_5 (15)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:9
:12  %in_load_5 = load i8* %in_addr_5, align 1


 <State 3>: 0.68ns
ST_3: in_load_4 (11)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:8
:8  %in_load_4 = load i8* %in_addr_4, align 1

ST_3: in_load_5 (15)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:9
:12  %in_load_5 = load i8* %in_addr_5, align 1

ST_3: tmp (16)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:9
:13  %tmp = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %in_load_5, i8 %in_load_4, i8 %in_load)

ST_3: StgValue_21 (17)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:11
:14  ret i24 %tmp



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	wire read on port 'in_offset' [3]  (0 ns)
	'getelementptr' operation ('in_addr') [5]  (0 ns)
	'load' operation ('in_load', ed25519/src/sc.cpp:7) on array 'in_r' [6]  (0.677 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	'add' operation ('sum') [8]  (0.754 ns)
	'getelementptr' operation ('in_addr_4', ed25519/src/sc.cpp:8) [10]  (0 ns)
	'load' operation ('in_load_4', ed25519/src/sc.cpp:8) on array 'in_r' [11]  (0.677 ns)

 <State 3>: 0.677ns
The critical path consists of the following:
	'load' operation ('in_load_4', ed25519/src/sc.cpp:8) on array 'in_r' [11]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
