#include "core_calculation_LPDDR4.h"

#include <DRAMPower/standards/lpddr4/LPDDR4.h>

namespace DRAMPower {

    double Calculation_LPDDR4::E_pre(double VDD, double IBeta, double IDD2N, double t_RP, uint64_t N_pre) {
        return VDD * (IBeta - IDD2N) * t_RP * N_pre;
    }

    double Calculation_LPDDR4::E_act(double VDD, double I_theta, double IDD3N, double t_RAS, uint64_t N_act) {
        return VDD * (I_theta - IDD3N) * t_RAS * N_act;
    }

    double Calculation_LPDDR4::E_BG_pre(std::size_t B, double VDD, double IDD2N, double T_BG_pre) {
        return (1.0 / B) * VDD * IDD2N * T_BG_pre;
    }

    double Calculation_LPDDR4::E_BG_act_star(std::size_t B, double VDD, double IDD3N, double I_p, double T_BG_act_star) {
        return VDD * (1.0 / B) * (IDD3N - I_p) * T_BG_act_star;
    }

    double Calculation_LPDDR4::E_BG_act_shared(double VDD, double I_p, double T_bg_act) {
        return VDD * I_p * T_bg_act;
    }

    double Calculation_LPDDR4::E_RD(double VDD, double IDD4_R, double IDD3N, std::size_t BL, std::size_t DR, double t_CK, uint64_t N_RD) {
        return VDD * (IDD4_R - IDD3N) * (BL / DR) * t_CK * N_RD;
    }

    double Calculation_LPDDR4::E_WR(double VDD, double IDD4_W, double IDD3N, std::size_t BL, std::size_t DR, double t_CK, uint64_t N_WR) {
        return VDD * (IDD4_W - IDD3N) * (BL / DR) * t_CK * N_WR;
    }

    double Calculation_LPDDR4::E_ref_ab(std::size_t B, double VDD, double IDD5, double approx_IDD3N, double tRFC, uint64_t N_REF) {
        return (1.0 / B) * VDD * (IDD5 - approx_IDD3N) * tRFC * N_REF;
    }

    double Calculation_LPDDR4::E_ref_pb(double VDD, double IDD5PB_B, double IDD3N, double tRFCPB, uint64_t N_PB_REF) {
        return VDD * (IDD5PB_B - IDD3N) * tRFCPB * N_PB_REF;
    }

    energy_t Calculation_LPDDR4::calcEnergy(timestamp_t timestamp, LPDDR4 &dram) {
        auto stats = dram.getWindowStats(timestamp);

        auto t_CK = dram.memSpec.memTimingSpec.tCK;
        auto t_RAS = dram.memSpec.memTimingSpec.tRAS * t_CK;
        auto t_RP = dram.memSpec.memTimingSpec.tRP * t_CK;
        auto t_RFC = dram.memSpec.memTimingSpec.tRFC * t_CK;
        auto t_RFCPB = dram.memSpec.memTimingSpec.tRFCPB * t_CK;
        auto t_REFI = dram.memSpec.memTimingSpec.tREFI * t_CK;

        auto rho = dram.memSpec.bwParams.bwPowerFactRho;
        auto BL = dram.memSpec.burstLength;
        auto DR = dram.memSpec.dataRate;
        auto B = dram.memSpec.numberOfBanks;

        energy_t energy(dram.memSpec.numberOfBanks * dram.memSpec.numberOfRanks * dram.memSpec.numberOfDevices);

        for (auto vd : {MemSpecLPDDR4::VoltageDomain::VDD1, MemSpecLPDDR4::VoltageDomain::VDD2}) {
            auto VDD = dram.memSpec.memPowerSpec[vd].vDDX;
            auto IDD_0 = dram.memSpec.memPowerSpec[vd].iDD0X;
            auto IDD2N = dram.memSpec.memPowerSpec[vd].iDD2NX;
            auto IDD3N = dram.memSpec.memPowerSpec[vd].iDD3NX;
            auto IDD2P = dram.memSpec.memPowerSpec[vd].iDD2PX;
            auto IDD3P = dram.memSpec.memPowerSpec[vd].iDD3PX;
            auto IDD4R = dram.memSpec.memPowerSpec[vd].iDD4RX;
            auto IDD4W = dram.memSpec.memPowerSpec[vd].iDD4WX;
            auto IDD5 = dram.memSpec.memPowerSpec[vd].iDD5X;
            auto IDD5PB = dram.memSpec.memPowerSpec[vd].iDD5PBX;
            auto IDD6 = dram.memSpec.memPowerSpec[vd].iDD6X;
            auto IBeta = dram.memSpec.memPowerSpec[vd].iBeta;

            auto I_rho = rho * (IDD3N - IDD2N) + IDD2N;
            auto I_theta = (IDD_0 * (t_RP + t_RAS) - IBeta * t_RP) * (1 / t_RAS);
            auto IDD5PB_B =
                (IDD5PB * (t_REFI / 8) - IDD2N * ((t_REFI / 8) - t_RFCPB)) * (1.0 / t_RFCPB);
            auto approx_IDD3N = I_rho + B * (IDD3N - I_rho);

            size_t energy_offset = 0;
            size_t bank_offset = 0;
            for (size_t i = 0; i < dram.memSpec.numberOfRanks; ++i) {
                for (size_t d = 0; d < dram.memSpec.numberOfDevices; ++d) {
                    energy_offset = i * dram.memSpec.numberOfDevices * dram.memSpec.numberOfBanks
                                    + d * dram.memSpec.numberOfBanks;
                    bank_offset = i * dram.memSpec.numberOfBanks;
                    for (std::size_t b = 0; b < dram.memSpec.numberOfBanks; ++b) {
                        const auto &bank = stats.bank[bank_offset + b];

                        energy.bank_energy[energy_offset + b].E_act +=
                            E_act(VDD, I_theta, IDD3N, t_RAS, bank.counter.act);
                        energy.bank_energy[energy_offset + b].E_pre +=
                            E_pre(VDD, IBeta, IDD2N, t_RP, bank.counter.pre);
                        energy.bank_energy[energy_offset + b].E_bg_act +=
                            E_BG_act_star(B, VDD, approx_IDD3N, I_rho,
                                        stats.bank[bank_offset + b].cycles.activeTime() * t_CK);
                        energy.bank_energy[energy_offset + b].E_bg_pre +=
                            E_BG_pre(B, VDD, IDD2N, stats.rank_total[i].cycles.pre * t_CK);
                        energy.bank_energy[energy_offset + b].E_RD +=
                            E_RD(VDD, IDD4R, IDD3N, BL, DR, t_CK, bank.counter.reads);
                        energy.bank_energy[energy_offset + b].E_WR +=
                            E_WR(VDD, IDD4W, IDD3N, BL, DR, t_CK, bank.counter.writes);
                        energy.bank_energy[energy_offset + b].E_RDA +=
                            E_RD(VDD, IDD4R, IDD3N, BL, DR, t_CK, bank.counter.readAuto);
                        energy.bank_energy[energy_offset + b].E_WRA +=
                            E_WR(VDD, IDD4W, IDD3N, BL, DR, t_CK, bank.counter.writeAuto);
                        energy.bank_energy[energy_offset + b].E_pre_RDA +=
                            E_pre(VDD, IBeta, IDD2N, t_RP, bank.counter.readAuto);
                        energy.bank_energy[energy_offset + b].E_pre_WRA +=
                            E_pre(VDD, IBeta, IDD2N, t_RP, bank.counter.writeAuto);
                        energy.bank_energy[energy_offset + b].E_ref_AB +=
                            E_ref_ab(B, VDD, IDD5, approx_IDD3N, t_RFC, bank.counter.refAllBank);
                        energy.bank_energy[energy_offset + b].E_ref_PB +=
                            E_ref_pb(VDD, IDD5PB_B, IDD3N, t_RFCPB, bank.counter.refPerBank);
                    }   
                }

                energy.E_sref += VDD * IDD6 * stats.rank_total[i].cycles.selfRefresh * t_CK * dram.memSpec.numberOfDevices;
                energy.E_PDNA += VDD * IDD3P * stats.rank_total[i].cycles.powerDownAct * t_CK * dram.memSpec.numberOfDevices;
                energy.E_PDNP += VDD * IDD2P * stats.rank_total[i].cycles.powerDownPre * t_CK * dram.memSpec.numberOfDevices;

                energy.E_bg_act_shared +=
                    E_BG_act_shared(VDD, I_rho, stats.rank_total[i].cycles.act * t_CK) * dram.memSpec.numberOfDevices;
            }
        }

        return energy;
    }
}
