
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010e1c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000794  08010fac  08010fac  00011fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011740  08011740  00013080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011740  08011740  00012740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011748  08011748  00013080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011748  08011748  00012748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801174c  0801174c  0001274c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08011750  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003378  20000080  080117d0  00013080  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200033f8  080117d0  000133f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023142  00000000  00000000  000130b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f8e  00000000  00000000  000361f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002028  00000000  00000000  0003c180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001862  00000000  00000000  0003e1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002aeec  00000000  00000000  0003fa0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b5fa  00000000  00000000  0006a8f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb255  00000000  00000000  00095ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00191145  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008be0  00000000  00000000  00191188  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00199d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010f94 	.word	0x08010f94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08010f94 	.word	0x08010f94

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <has_header_tail>:
	return 0;
}

// Validação genérica de header/tail
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	60f8      	str	r0, [r7, #12]
 8000644:	60b9      	str	r1, [r7, #8]
 8000646:	4611      	mov	r1, r2
 8000648:	461a      	mov	r2, r3
 800064a:	460b      	mov	r3, r1
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	4613      	mov	r3, r2
 8000650:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d011      	beq.n	800067c <has_header_tail+0x40>
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d90e      	bls.n	800067c <has_header_tail+0x40>
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	79fa      	ldrb	r2, [r7, #7]
 8000664:	429a      	cmp	r2, r3
 8000666:	d109      	bne.n	800067c <has_header_tail+0x40>
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	3b01      	subs	r3, #1
 800066c:	68fa      	ldr	r2, [r7, #12]
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	79ba      	ldrb	r2, [r7, #6]
 8000674:	429a      	cmp	r2, r3
 8000676:	d101      	bne.n	800067c <has_header_tail+0x40>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <has_header_tail+0x42>
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	3714      	adds	r7, #20
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr

0800068a <frame_expect_req>:
// =====================
// Validadores de frame
// =====================
// Garante comprimento mínimo, header/tail corretos e tipo esperado
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 800068a:	b580      	push	{r7, lr}
 800068c:	b084      	sub	sp, #16
 800068e:	af00      	add	r7, sp, #0
 8000690:	60f8      	str	r0, [r7, #12]
 8000692:	60b9      	str	r1, [r7, #8]
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	4613      	mov	r3, r2
 8000698:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d003      	beq.n	80006a8 <frame_expect_req+0x1e>
 80006a0:	68ba      	ldr	r2, [r7, #8]
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d202      	bcs.n	80006ae <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ac:	e012      	b.n	80006d4 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80006ae:	2355      	movs	r3, #85	@ 0x55
 80006b0:	22aa      	movs	r2, #170	@ 0xaa
 80006b2:	68b9      	ldr	r1, [r7, #8]
 80006b4:	68f8      	ldr	r0, [r7, #12]
 80006b6:	f7ff ffc1 	bl	800063c <has_header_tail>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d005      	beq.n	80006cc <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	3301      	adds	r3, #1
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	79fa      	ldrb	r2, [r7, #7]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d002      	beq.n	80006d2 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80006cc:	f06f 0301 	mvn.w	r3, #1
 80006d0:	e000      	b.n	80006d4 <frame_expect_req+0x4a>
	return PROTO_OK;
 80006d2:	2300      	movs	r3, #0
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}

080006dc <encoder_status_req_decoder>:
#include "Protocol/Requests/encoder_status_request.h"

int encoder_status_req_decoder(const uint8_t *raw, uint32_t len, encoder_status_req_t *out) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d002      	beq.n	80006f4 <encoder_status_req_decoder+0x18>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d102      	bne.n	80006fa <encoder_status_req_decoder+0x1e>
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	e011      	b.n	800071e <encoder_status_req_decoder+0x42>
    int st = frame_expect_req(raw, len, REQ_ENCODER_STATUS, 4);
 80006fa:	2304      	movs	r3, #4
 80006fc:	2225      	movs	r2, #37	@ 0x25
 80006fe:	68b9      	ldr	r1, [r7, #8]
 8000700:	68f8      	ldr	r0, [r7, #12]
 8000702:	f7ff ffc2 	bl	800068a <frame_expect_req>
 8000706:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <encoder_status_req_decoder+0x36>
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	e005      	b.n	800071e <encoder_status_req_decoder+0x42>
    out->frameId = raw[2];
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	3302      	adds	r3, #2
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	701a      	strb	r2, [r3, #0]
    return PROTO_OK;
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000726:	b480      	push	{r7}
 8000728:	b085      	sub	sp, #20
 800072a:	af00      	add	r7, sp, #0
 800072c:	60f8      	str	r0, [r7, #12]
 800072e:	60b9      	str	r1, [r7, #8]
 8000730:	4611      	mov	r1, r2
 8000732:	461a      	mov	r2, r3
 8000734:	460b      	mov	r3, r1
 8000736:	71fb      	strb	r3, [r7, #7]
 8000738:	4613      	mov	r3, r2
 800073a:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d011      	beq.n	8000766 <has_header_tail+0x40>
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	2b01      	cmp	r3, #1
 8000746:	d90e      	bls.n	8000766 <has_header_tail+0x40>
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	79fa      	ldrb	r2, [r7, #7]
 800074e:	429a      	cmp	r2, r3
 8000750:	d109      	bne.n	8000766 <has_header_tail+0x40>
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	3b01      	subs	r3, #1
 8000756:	68fa      	ldr	r2, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	79ba      	ldrb	r2, [r7, #6]
 800075e:	429a      	cmp	r2, r3
 8000760:	d101      	bne.n	8000766 <has_header_tail+0x40>
 8000762:	2301      	movs	r3, #1
 8000764:	e000      	b.n	8000768 <has_header_tail+0x42>
 8000766:	2300      	movs	r3, #0
}
 8000768:	4618      	mov	r0, r3
 800076a:	3714      	adds	r7, #20
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b21b      	sxth	r3, r3
 8000782:	021b      	lsls	r3, r3, #8
 8000784:	b21a      	sxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	3301      	adds	r3, #1
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	b21b      	sxth	r3, r3
 800078e:	4313      	orrs	r3, r2
 8000790:	b21b      	sxth	r3, r3
 8000792:	b29b      	uxth	r3, r3
}
 8000794:	4618      	mov	r0, r3
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	4613      	mov	r3, r2
 80007ae:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <frame_expect_req+0x1e>
 80007b6:	68ba      	ldr	r2, [r7, #8]
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	d202      	bcs.n	80007c4 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80007be:	f04f 33ff 	mov.w	r3, #4294967295
 80007c2:	e012      	b.n	80007ea <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80007c4:	2355      	movs	r3, #85	@ 0x55
 80007c6:	22aa      	movs	r2, #170	@ 0xaa
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	68f8      	ldr	r0, [r7, #12]
 80007cc:	f7ff ffab 	bl	8000726 <has_header_tail>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d005      	beq.n	80007e2 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	3301      	adds	r3, #1
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	79fa      	ldrb	r2, [r7, #7]
 80007de:	429a      	cmp	r2, r3
 80007e0:	d002      	beq.n	80007e8 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80007e2:	f06f 0301 	mvn.w	r3, #1
 80007e6:	e000      	b.n	80007ea <frame_expect_req+0x4a>
	return PROTO_OK;
 80007e8:	2300      	movs	r3, #0
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3710      	adds	r7, #16
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <led_ctrl_req_decoder>:
// [7]=paridade (XOR dos bytes 1..6), [8]=0x55

#define LED_CTRL_PARITY_LAST_INDEX 6u
#define LED_CTRL_PARITY_INDEX 7u

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	60b9      	str	r1, [r7, #8]
 80007fc:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d002      	beq.n	800080a <led_ctrl_req_decoder+0x18>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d102      	bne.n	8000810 <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
 800080e:	e02a      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    if (len > LED_CTRL_REQ_PADDED_TOTAL_LEN)
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	2b2a      	cmp	r3, #42	@ 0x2a
 8000814:	d902      	bls.n	800081c <led_ctrl_req_decoder+0x2a>
        return PROTO_ERR_RANGE;
 8000816:	f06f 0303 	mvn.w	r3, #3
 800081a:	e024      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, LED_CTRL_REQ_TOTAL_LEN);
 800081c:	2309      	movs	r3, #9
 800081e:	2207      	movs	r2, #7
 8000820:	68b9      	ldr	r1, [r7, #8]
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f7ff ffbc 	bl	80007a0 <frame_expect_req>
 8000828:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <led_ctrl_req_decoder+0x42>
        return st;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	e018      	b.n	8000866 <led_ctrl_req_decoder+0x74>
    out->frameId = raw[2];
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3302      	adds	r3, #2
 8000838:	781a      	ldrb	r2, [r3, #0]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	3303      	adds	r3, #3
 8000842:	781a      	ldrb	r2, [r3, #0]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	705a      	strb	r2, [r3, #1]
    out->channel[0].mode = raw[4];
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3304      	adds	r3, #4
 800084c:	781a      	ldrb	r2, [r3, #0]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	709a      	strb	r2, [r3, #2]
    out->channel[0].frequency = be16_read(raw + 5);
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	3305      	adds	r3, #5
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ff8c 	bl	8000774 <be16_read>
 800085c:	4603      	mov	r3, r0
 800085e:	461a      	mov	r2, r3
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	809a      	strh	r2, [r3, #4]
    return PROTO_OK;
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 800086e:	b480      	push	{r7}
 8000870:	b085      	sub	sp, #20
 8000872:	af00      	add	r7, sp, #0
 8000874:	60f8      	str	r0, [r7, #12]
 8000876:	60b9      	str	r1, [r7, #8]
 8000878:	4611      	mov	r1, r2
 800087a:	461a      	mov	r2, r3
 800087c:	460b      	mov	r3, r1
 800087e:	71fb      	strb	r3, [r7, #7]
 8000880:	4613      	mov	r3, r2
 8000882:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d011      	beq.n	80008ae <has_header_tail+0x40>
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d90e      	bls.n	80008ae <has_header_tail+0x40>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	79fa      	ldrb	r2, [r7, #7]
 8000896:	429a      	cmp	r2, r3
 8000898:	d109      	bne.n	80008ae <has_header_tail+0x40>
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	3b01      	subs	r3, #1
 800089e:	68fa      	ldr	r2, [r7, #12]
 80008a0:	4413      	add	r3, r2
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d101      	bne.n	80008ae <has_header_tail+0x40>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e000      	b.n	80008b0 <has_header_tail+0x42>
 80008ae:	2300      	movs	r3, #0
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	4613      	mov	r3, r2
 80008ca:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d003      	beq.n	80008da <frame_expect_req+0x1e>
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d202      	bcs.n	80008e0 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 80008da:	f04f 33ff 	mov.w	r3, #4294967295
 80008de:	e012      	b.n	8000906 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 80008e0:	2355      	movs	r3, #85	@ 0x55
 80008e2:	22aa      	movs	r2, #170	@ 0xaa
 80008e4:	68b9      	ldr	r1, [r7, #8]
 80008e6:	68f8      	ldr	r0, [r7, #12]
 80008e8:	f7ff ffc1 	bl	800086e <has_header_tail>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d005      	beq.n	80008fe <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	3301      	adds	r3, #1
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	79fa      	ldrb	r2, [r7, #7]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d002      	beq.n	8000904 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 80008fe:	f06f 0301 	mvn.w	r3, #1
 8000902:	e000      	b.n	8000906 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000904:	2300      	movs	r3, #0
}
 8000906:	4618      	mov	r0, r3
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <move_end_req_decoder>:
#include "Protocol/Requests/move_end_request.h"

int move_end_req_decoder(const uint8_t *raw, uint32_t len, move_end_req_t *out) {
 800090e:	b580      	push	{r7, lr}
 8000910:	b086      	sub	sp, #24
 8000912:	af00      	add	r7, sp, #0
 8000914:	60f8      	str	r0, [r7, #12]
 8000916:	60b9      	str	r1, [r7, #8]
 8000918:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d002      	beq.n	8000926 <move_end_req_decoder+0x18>
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d102      	bne.n	800092c <move_end_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000926:	f04f 33ff 	mov.w	r3, #4294967295
 800092a:	e011      	b.n	8000950 <move_end_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_END, 4);
 800092c:	2304      	movs	r3, #4
 800092e:	2206      	movs	r2, #6
 8000930:	68b9      	ldr	r1, [r7, #8]
 8000932:	68f8      	ldr	r0, [r7, #12]
 8000934:	f7ff ffc2 	bl	80008bc <frame_expect_req>
 8000938:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <move_end_req_decoder+0x36>
		return st;
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	e005      	b.n	8000950 <move_end_req_decoder+0x42>
	out->frameId = raw[2];
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	3302      	adds	r3, #2
 8000948:	781a      	ldrb	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 800094e:	2300      	movs	r3, #0
}
 8000950:	4618      	mov	r0, r3
 8000952:	3718      	adds	r7, #24
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	60f8      	str	r0, [r7, #12]
 8000960:	60b9      	str	r1, [r7, #8]
 8000962:	4611      	mov	r1, r2
 8000964:	461a      	mov	r2, r3
 8000966:	460b      	mov	r3, r1
 8000968:	71fb      	strb	r3, [r7, #7]
 800096a:	4613      	mov	r3, r2
 800096c:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d011      	beq.n	8000998 <has_header_tail+0x40>
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	2b01      	cmp	r3, #1
 8000978:	d90e      	bls.n	8000998 <has_header_tail+0x40>
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	79fa      	ldrb	r2, [r7, #7]
 8000980:	429a      	cmp	r2, r3
 8000982:	d109      	bne.n	8000998 <has_header_tail+0x40>
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	3b01      	subs	r3, #1
 8000988:	68fa      	ldr	r2, [r7, #12]
 800098a:	4413      	add	r3, r2
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	79ba      	ldrb	r2, [r7, #6]
 8000990:	429a      	cmp	r2, r3
 8000992:	d101      	bne.n	8000998 <has_header_tail+0x40>
 8000994:	2301      	movs	r3, #1
 8000996:	e000      	b.n	800099a <has_header_tail+0x42>
 8000998:	2300      	movs	r3, #0
}
 800099a:	4618      	mov	r0, r3
 800099c:	3714      	adds	r7, #20
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <be16_read>:
static inline uint16_t be16_read(const uint8_t *p) {
 80009a6:	b480      	push	{r7}
 80009a8:	b083      	sub	sp, #12
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
	return (uint16_t) ((((uint16_t) p[0]) << 8) | p[1]);
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b21b      	sxth	r3, r3
 80009b4:	021b      	lsls	r3, r3, #8
 80009b6:	b21a      	sxth	r2, r3
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3301      	adds	r3, #1
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	b21b      	sxth	r3, r3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	b21b      	sxth	r3, r3
 80009c4:	b29b      	uxth	r3, r3
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr

080009d2 <be32_read>:
static inline uint32_t be32_read(const uint8_t *p) {
 80009d2:	b480      	push	{r7}
 80009d4:	b083      	sub	sp, #12
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
	return (((uint32_t) p[0] << 24) | ((uint32_t) p[1] << 16)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	061a      	lsls	r2, r3, #24
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	3301      	adds	r3, #1
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	041b      	lsls	r3, r3, #16
 80009e8:	431a      	orrs	r2, r3
			| ((uint32_t) p[2] << 8) | (uint32_t) p[3]);
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3302      	adds	r3, #2
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	021b      	lsls	r3, r3, #8
 80009f2:	4313      	orrs	r3, r2
 80009f4:	687a      	ldr	r2, [r7, #4]
 80009f6:	3203      	adds	r2, #3
 80009f8:	7812      	ldrb	r2, [r2, #0]
 80009fa:	4313      	orrs	r3, r2
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	603b      	str	r3, [r7, #0]
 8000a14:	4613      	mov	r3, r2
 8000a16:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d003      	beq.n	8000a26 <frame_expect_req+0x1e>
 8000a1e:	68ba      	ldr	r2, [r7, #8]
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	429a      	cmp	r2, r3
 8000a24:	d202      	bcs.n	8000a2c <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2a:	e012      	b.n	8000a52 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000a2c:	2355      	movs	r3, #85	@ 0x55
 8000a2e:	22aa      	movs	r2, #170	@ 0xaa
 8000a30:	68b9      	ldr	r1, [r7, #8]
 8000a32:	68f8      	ldr	r0, [r7, #12]
 8000a34:	f7ff ff90 	bl	8000958 <has_header_tail>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d005      	beq.n	8000a4a <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3301      	adds	r3, #1
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	79fa      	ldrb	r2, [r7, #7]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d002      	beq.n	8000a50 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000a4a:	f06f 0301 	mvn.w	r3, #1
 8000a4e:	e000      	b.n	8000a52 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3710      	adds	r7, #16
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <move_queue_add_req_decoder>:
#include "Protocol/Requests/move_queue_add_request.h"

int move_queue_add_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_add_req_t *out) {
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b086      	sub	sp, #24
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	60f8      	str	r0, [r7, #12]
 8000a62:	60b9      	str	r1, [r7, #8]
 8000a64:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d002      	beq.n	8000a72 <move_queue_add_req_decoder+0x18>
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d102      	bne.n	8000a78 <move_queue_add_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000a72:	f04f 33ff 	mov.w	r3, #4294967295
 8000a76:	e09a      	b.n	8000bae <move_queue_add_req_decoder+0x154>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_ADD, 42);
 8000a78:	232a      	movs	r3, #42	@ 0x2a
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	68b9      	ldr	r1, [r7, #8]
 8000a7e:	68f8      	ldr	r0, [r7, #12]
 8000a80:	f7ff ffc2 	bl	8000a08 <frame_expect_req>
 8000a84:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <move_queue_add_req_decoder+0x36>
		return st;
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	e08e      	b.n	8000bae <move_queue_add_req_decoder+0x154>
	out->frameId = raw[2];
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	3302      	adds	r3, #2
 8000a94:	781a      	ldrb	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	701a      	strb	r2, [r3, #0]
	out->dirMask = raw[3];
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	3303      	adds	r3, #3
 8000a9e:	781a      	ldrb	r2, [r3, #0]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	705a      	strb	r2, [r3, #1]
	out->vx = be16_read(&raw[4]);
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	3304      	adds	r3, #4
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff7c 	bl	80009a6 <be16_read>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	805a      	strh	r2, [r3, #2]
	out->sx = be32_read(&raw[6]);
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	3306      	adds	r3, #6
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff ff89 	bl	80009d2 <be32_read>
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	605a      	str	r2, [r3, #4]
	out->vy = be16_read(&raw[10]);
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	330a      	adds	r3, #10
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff ff6b 	bl	80009a6 <be16_read>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	811a      	strh	r2, [r3, #8]
	out->sy = be32_read(&raw[12]);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	330c      	adds	r3, #12
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff ff78 	bl	80009d2 <be32_read>
 8000ae2:	4602      	mov	r2, r0
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	60da      	str	r2, [r3, #12]
	out->vz = be16_read(&raw[16]);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	3310      	adds	r3, #16
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff ff5a 	bl	80009a6 <be16_read>
 8000af2:	4603      	mov	r3, r0
 8000af4:	461a      	mov	r2, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	821a      	strh	r2, [r3, #16]
	out->sz = be32_read(&raw[18]);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	3312      	adds	r3, #18
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff ff67 	bl	80009d2 <be32_read>
 8000b04:	4602      	mov	r2, r0
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	615a      	str	r2, [r3, #20]
	out->kp_x = be16_read(&raw[22]);
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	3316      	adds	r3, #22
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff ff49 	bl	80009a6 <be16_read>
 8000b14:	4603      	mov	r3, r0
 8000b16:	461a      	mov	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	831a      	strh	r2, [r3, #24]
	out->ki_x = be16_read(&raw[24]);
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	3318      	adds	r3, #24
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff ff40 	bl	80009a6 <be16_read>
 8000b26:	4603      	mov	r3, r0
 8000b28:	461a      	mov	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	835a      	strh	r2, [r3, #26]
	out->kd_x = be16_read(&raw[26]);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	331a      	adds	r3, #26
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff ff37 	bl	80009a6 <be16_read>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	839a      	strh	r2, [r3, #28]
	out->kp_y = be16_read(&raw[28]);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	331c      	adds	r3, #28
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff ff2e 	bl	80009a6 <be16_read>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	83da      	strh	r2, [r3, #30]
	out->ki_y = be16_read(&raw[30]);
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	331e      	adds	r3, #30
 8000b56:	4618      	mov	r0, r3
 8000b58:	f7ff ff25 	bl	80009a6 <be16_read>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	461a      	mov	r2, r3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	841a      	strh	r2, [r3, #32]
	out->kd_y = be16_read(&raw[32]);
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	3320      	adds	r3, #32
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff1c 	bl	80009a6 <be16_read>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	461a      	mov	r2, r3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	845a      	strh	r2, [r3, #34]	@ 0x22
	out->kp_z = be16_read(&raw[34]);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	3322      	adds	r3, #34	@ 0x22
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff ff13 	bl	80009a6 <be16_read>
 8000b80:	4603      	mov	r3, r0
 8000b82:	461a      	mov	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	849a      	strh	r2, [r3, #36]	@ 0x24
	out->ki_z = be16_read(&raw[36]);
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	3324      	adds	r3, #36	@ 0x24
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f7ff ff0a 	bl	80009a6 <be16_read>
 8000b92:	4603      	mov	r3, r0
 8000b94:	461a      	mov	r2, r3
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	84da      	strh	r2, [r3, #38]	@ 0x26
	out->kd_z = be16_read(&raw[38]);
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	3326      	adds	r3, #38	@ 0x26
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff ff01 	bl	80009a6 <be16_read>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	851a      	strh	r2, [r3, #40]	@ 0x28
	return PROTO_OK;
 8000bac:	2300      	movs	r3, #0
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3718      	adds	r7, #24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000bb6:	b480      	push	{r7}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	4611      	mov	r1, r2
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	71fb      	strb	r3, [r7, #7]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d011      	beq.n	8000bf6 <has_header_tail+0x40>
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d90e      	bls.n	8000bf6 <has_header_tail+0x40>
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	79fa      	ldrb	r2, [r7, #7]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d109      	bne.n	8000bf6 <has_header_tail+0x40>
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	3b01      	subs	r3, #1
 8000be6:	68fa      	ldr	r2, [r7, #12]
 8000be8:	4413      	add	r3, r2
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	79ba      	ldrb	r2, [r7, #6]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d101      	bne.n	8000bf6 <has_header_tail+0x40>
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	e000      	b.n	8000bf8 <has_header_tail+0x42>
 8000bf6:	2300      	movs	r3, #0
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr

08000c04 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	603b      	str	r3, [r7, #0]
 8000c10:	4613      	mov	r3, r2
 8000c12:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d003      	beq.n	8000c22 <frame_expect_req+0x1e>
 8000c1a:	68ba      	ldr	r2, [r7, #8]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d202      	bcs.n	8000c28 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
 8000c26:	e012      	b.n	8000c4e <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000c28:	2355      	movs	r3, #85	@ 0x55
 8000c2a:	22aa      	movs	r2, #170	@ 0xaa
 8000c2c:	68b9      	ldr	r1, [r7, #8]
 8000c2e:	68f8      	ldr	r0, [r7, #12]
 8000c30:	f7ff ffc1 	bl	8000bb6 <has_header_tail>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d005      	beq.n	8000c46 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	79fa      	ldrb	r2, [r7, #7]
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d002      	beq.n	8000c4c <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000c46:	f06f 0301 	mvn.w	r3, #1
 8000c4a:	e000      	b.n	8000c4e <frame_expect_req+0x4a>
	return PROTO_OK;
 8000c4c:	2300      	movs	r3, #0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <move_queue_status_req_decoder>:
#include "Protocol/Requests/move_queue_status_request.h"

int move_queue_status_req_decoder(const uint8_t *raw, uint32_t len,
		move_queue_status_req_t *out) {
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b086      	sub	sp, #24
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	60f8      	str	r0, [r7, #12]
 8000c5e:	60b9      	str	r1, [r7, #8]
 8000c60:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d002      	beq.n	8000c6e <move_queue_status_req_decoder+0x18>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d102      	bne.n	8000c74 <move_queue_status_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 8000c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c72:	e011      	b.n	8000c98 <move_queue_status_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_MOVE_QUEUE_STATUS, 4);
 8000c74:	2304      	movs	r3, #4
 8000c76:	2202      	movs	r2, #2
 8000c78:	68b9      	ldr	r1, [r7, #8]
 8000c7a:	68f8      	ldr	r0, [r7, #12]
 8000c7c:	f7ff ffc2 	bl	8000c04 <frame_expect_req>
 8000c80:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <move_queue_status_req_decoder+0x36>
		return st;
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	e005      	b.n	8000c98 <move_queue_status_req_decoder+0x42>
	out->frameId = raw[2];
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	3302      	adds	r3, #2
 8000c90:	781a      	ldrb	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	4611      	mov	r1, r2
 8000cac:	461a      	mov	r2, r3
 8000cae:	460b      	mov	r3, r1
 8000cb0:	71fb      	strb	r3, [r7, #7]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d011      	beq.n	8000ce0 <has_header_tail+0x40>
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d90e      	bls.n	8000ce0 <has_header_tail+0x40>
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	79fa      	ldrb	r2, [r7, #7]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d109      	bne.n	8000ce0 <has_header_tail+0x40>
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	68fa      	ldr	r2, [r7, #12]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	79ba      	ldrb	r2, [r7, #6]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d101      	bne.n	8000ce0 <has_header_tail+0x40>
 8000cdc:	2301      	movs	r3, #1
 8000cde:	e000      	b.n	8000ce2 <has_header_tail+0x42>
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr

08000cee <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b084      	sub	sp, #16
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	60f8      	str	r0, [r7, #12]
 8000cf6:	60b9      	str	r1, [r7, #8]
 8000cf8:	603b      	str	r3, [r7, #0]
 8000cfa:	4613      	mov	r3, r2
 8000cfc:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d003      	beq.n	8000d0c <frame_expect_req+0x1e>
 8000d04:	68ba      	ldr	r2, [r7, #8]
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d202      	bcs.n	8000d12 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d10:	e012      	b.n	8000d38 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000d12:	2355      	movs	r3, #85	@ 0x55
 8000d14:	22aa      	movs	r2, #170	@ 0xaa
 8000d16:	68b9      	ldr	r1, [r7, #8]
 8000d18:	68f8      	ldr	r0, [r7, #12]
 8000d1a:	f7ff ffc1 	bl	8000ca0 <has_header_tail>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d005      	beq.n	8000d30 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	3301      	adds	r3, #1
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	79fa      	ldrb	r2, [r7, #7]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d002      	beq.n	8000d36 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000d30:	f06f 0301 	mvn.w	r3, #1
 8000d34:	e000      	b.n	8000d38 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000d36:	2300      	movs	r3, #0
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <set_microsteps_axes_req_decoder>:
#include "Protocol/Requests/set_microsteps_axes_request.h"

int set_microsteps_axes_req_decoder(const uint8_t *raw, uint32_t len,
                                    set_microsteps_axes_req_t *out) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d002      	beq.n	8000d58 <set_microsteps_axes_req_decoder+0x18>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d102      	bne.n	8000d5e <set_microsteps_axes_req_decoder+0x1e>
 8000d58:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5c:	e020      	b.n	8000da0 <set_microsteps_axes_req_decoder+0x60>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS_AX, 7);
 8000d5e:	2307      	movs	r3, #7
 8000d60:	2227      	movs	r2, #39	@ 0x27
 8000d62:	68b9      	ldr	r1, [r7, #8]
 8000d64:	68f8      	ldr	r0, [r7, #12]
 8000d66:	f7ff ffc2 	bl	8000cee <frame_expect_req>
 8000d6a:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <set_microsteps_axes_req_decoder+0x36>
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	e014      	b.n	8000da0 <set_microsteps_axes_req_decoder+0x60>
    out->frameId = raw[2];
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	3302      	adds	r3, #2
 8000d7a:	781a      	ldrb	r2, [r3, #0]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	701a      	strb	r2, [r3, #0]
    out->ms_x = raw[3];
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	3303      	adds	r3, #3
 8000d84:	781a      	ldrb	r2, [r3, #0]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	705a      	strb	r2, [r3, #1]
    out->ms_y = raw[4];
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	3304      	adds	r3, #4
 8000d8e:	781a      	ldrb	r2, [r3, #0]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	709a      	strb	r2, [r3, #2]
    out->ms_z = raw[5];
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	3305      	adds	r3, #5
 8000d98:	781a      	ldrb	r2, [r3, #0]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	70da      	strb	r2, [r3, #3]
    return PROTO_OK;
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3718      	adds	r7, #24
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	4611      	mov	r1, r2
 8000db4:	461a      	mov	r2, r3
 8000db6:	460b      	mov	r3, r1
 8000db8:	71fb      	strb	r3, [r7, #7]
 8000dba:	4613      	mov	r3, r2
 8000dbc:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d011      	beq.n	8000de8 <has_header_tail+0x40>
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d90e      	bls.n	8000de8 <has_header_tail+0x40>
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	79fa      	ldrb	r2, [r7, #7]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d109      	bne.n	8000de8 <has_header_tail+0x40>
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	68fa      	ldr	r2, [r7, #12]
 8000dda:	4413      	add	r3, r2
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	79ba      	ldrb	r2, [r7, #6]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d101      	bne.n	8000de8 <has_header_tail+0x40>
 8000de4:	2301      	movs	r3, #1
 8000de6:	e000      	b.n	8000dea <has_header_tail+0x42>
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3714      	adds	r7, #20
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b084      	sub	sp, #16
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	60f8      	str	r0, [r7, #12]
 8000dfe:	60b9      	str	r1, [r7, #8]
 8000e00:	603b      	str	r3, [r7, #0]
 8000e02:	4613      	mov	r3, r2
 8000e04:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d003      	beq.n	8000e14 <frame_expect_req+0x1e>
 8000e0c:	68ba      	ldr	r2, [r7, #8]
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d202      	bcs.n	8000e1a <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000e14:	f04f 33ff 	mov.w	r3, #4294967295
 8000e18:	e012      	b.n	8000e40 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000e1a:	2355      	movs	r3, #85	@ 0x55
 8000e1c:	22aa      	movs	r2, #170	@ 0xaa
 8000e1e:	68b9      	ldr	r1, [r7, #8]
 8000e20:	68f8      	ldr	r0, [r7, #12]
 8000e22:	f7ff ffc1 	bl	8000da8 <has_header_tail>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d005      	beq.n	8000e38 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	79fa      	ldrb	r2, [r7, #7]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d002      	beq.n	8000e3e <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000e38:	f06f 0301 	mvn.w	r3, #1
 8000e3c:	e000      	b.n	8000e40 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000e3e:	2300      	movs	r3, #0
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3710      	adds	r7, #16
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <set_microsteps_req_decoder>:
#include "Protocol/Requests/set_microsteps_request.h"

int set_microsteps_req_decoder(const uint8_t *raw, uint32_t len, set_microsteps_req_t *out) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d002      	beq.n	8000e60 <set_microsteps_req_decoder+0x18>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d102      	bne.n	8000e66 <set_microsteps_req_decoder+0x1e>
 8000e60:	f04f 33ff 	mov.w	r3, #4294967295
 8000e64:	e017      	b.n	8000e96 <set_microsteps_req_decoder+0x4e>
    int st = frame_expect_req(raw, len, REQ_SET_MICROSTEPS, 5);
 8000e66:	2305      	movs	r3, #5
 8000e68:	2226      	movs	r2, #38	@ 0x26
 8000e6a:	68b9      	ldr	r1, [r7, #8]
 8000e6c:	68f8      	ldr	r0, [r7, #12]
 8000e6e:	f7ff ffc2 	bl	8000df6 <frame_expect_req>
 8000e72:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <set_microsteps_req_decoder+0x36>
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	e00b      	b.n	8000e96 <set_microsteps_req_decoder+0x4e>
    out->frameId = raw[2];
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	3302      	adds	r3, #2
 8000e82:	781a      	ldrb	r2, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	701a      	strb	r2, [r3, #0]
    out->microsteps = (uint16_t)raw[3];
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	3303      	adds	r3, #3
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	461a      	mov	r2, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	805a      	strh	r2, [r3, #2]
    return PROTO_OK;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3718      	adds	r7, #24
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000e9e:	b480      	push	{r7}
 8000ea0:	b085      	sub	sp, #20
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	60f8      	str	r0, [r7, #12]
 8000ea6:	60b9      	str	r1, [r7, #8]
 8000ea8:	4611      	mov	r1, r2
 8000eaa:	461a      	mov	r2, r3
 8000eac:	460b      	mov	r3, r1
 8000eae:	71fb      	strb	r3, [r7, #7]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d011      	beq.n	8000ede <has_header_tail+0x40>
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d90e      	bls.n	8000ede <has_header_tail+0x40>
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	79fa      	ldrb	r2, [r7, #7]
 8000ec6:	429a      	cmp	r2, r3
 8000ec8:	d109      	bne.n	8000ede <has_header_tail+0x40>
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	68fa      	ldr	r2, [r7, #12]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	79ba      	ldrb	r2, [r7, #6]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d101      	bne.n	8000ede <has_header_tail+0x40>
 8000eda:	2301      	movs	r3, #1
 8000edc:	e000      	b.n	8000ee0 <has_header_tail+0x42>
 8000ede:	2300      	movs	r3, #0
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	603b      	str	r3, [r7, #0]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d003      	beq.n	8000f0a <frame_expect_req+0x1e>
 8000f02:	68ba      	ldr	r2, [r7, #8]
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d202      	bcs.n	8000f10 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000f0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0e:	e012      	b.n	8000f36 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8000f10:	2355      	movs	r3, #85	@ 0x55
 8000f12:	22aa      	movs	r2, #170	@ 0xaa
 8000f14:	68b9      	ldr	r1, [r7, #8]
 8000f16:	68f8      	ldr	r0, [r7, #12]
 8000f18:	f7ff ffc1 	bl	8000e9e <has_header_tail>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d005      	beq.n	8000f2e <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	3301      	adds	r3, #1
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	79fa      	ldrb	r2, [r7, #7]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d002      	beq.n	8000f34 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8000f2e:	f06f 0301 	mvn.w	r3, #1
 8000f32:	e000      	b.n	8000f36 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <set_origin_req_decoder>:
#include "Protocol/Requests/set_origin_request.h"

int set_origin_req_decoder(const uint8_t *raw, uint32_t len, set_origin_req_t *out) {
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b086      	sub	sp, #24
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	60f8      	str	r0, [r7, #12]
 8000f46:	60b9      	str	r1, [r7, #8]
 8000f48:	607a      	str	r2, [r7, #4]
    if (!raw || !out) return PROTO_ERR_ARG;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d002      	beq.n	8000f56 <set_origin_req_decoder+0x18>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d102      	bne.n	8000f5c <set_origin_req_decoder+0x1e>
 8000f56:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5a:	e01e      	b.n	8000f9a <set_origin_req_decoder+0x5c>
    int st = frame_expect_req(raw, len, REQ_SET_ORIGIN, 6);
 8000f5c:	2306      	movs	r3, #6
 8000f5e:	2224      	movs	r2, #36	@ 0x24
 8000f60:	68b9      	ldr	r1, [r7, #8]
 8000f62:	68f8      	ldr	r0, [r7, #12]
 8000f64:	f7ff ffc2 	bl	8000eec <frame_expect_req>
 8000f68:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK) return st;
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <set_origin_req_decoder+0x36>
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	e012      	b.n	8000f9a <set_origin_req_decoder+0x5c>
    out->frameId = raw[2];
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	3302      	adds	r3, #2
 8000f78:	781a      	ldrb	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	701a      	strb	r2, [r3, #0]
    out->mask = raw[3] & 0x07u;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	3303      	adds	r3, #3
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	f003 0307 	and.w	r3, r3, #7
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	705a      	strb	r2, [r3, #1]
    out->mode = raw[4];
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	3304      	adds	r3, #4
 8000f92:	781a      	ldrb	r2, [r3, #0]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	709a      	strb	r2, [r3, #2]
    return PROTO_OK;
 8000f98:	2300      	movs	r3, #0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <has_header_tail>:
		uint8_t header, uint8_t tail) {
 8000fa2:	b480      	push	{r7}
 8000fa4:	b085      	sub	sp, #20
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	60f8      	str	r0, [r7, #12]
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	4611      	mov	r1, r2
 8000fae:	461a      	mov	r2, r3
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	71fb      	strb	r3, [r7, #7]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d011      	beq.n	8000fe2 <has_header_tail+0x40>
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d90e      	bls.n	8000fe2 <has_header_tail+0x40>
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	79fa      	ldrb	r2, [r7, #7]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d109      	bne.n	8000fe2 <has_header_tail+0x40>
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	68fa      	ldr	r2, [r7, #12]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	79ba      	ldrb	r2, [r7, #6]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d101      	bne.n	8000fe2 <has_header_tail+0x40>
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e000      	b.n	8000fe4 <has_header_tail+0x42>
 8000fe2:	2300      	movs	r3, #0
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3714      	adds	r7, #20
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <frame_expect_req>:
		req_msg_type_t type, uint32_t min_len) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	603b      	str	r3, [r7, #0]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d003      	beq.n	800100e <frame_expect_req+0x1e>
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	429a      	cmp	r2, r3
 800100c:	d202      	bcs.n	8001014 <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 800100e:	f04f 33ff 	mov.w	r3, #4294967295
 8001012:	e012      	b.n	800103a <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 8001014:	2355      	movs	r3, #85	@ 0x55
 8001016:	22aa      	movs	r2, #170	@ 0xaa
 8001018:	68b9      	ldr	r1, [r7, #8]
 800101a:	68f8      	ldr	r0, [r7, #12]
 800101c:	f7ff ffc1 	bl	8000fa2 <has_header_tail>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d005      	beq.n	8001032 <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	3301      	adds	r3, #1
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	79fa      	ldrb	r2, [r7, #7]
 800102e:	429a      	cmp	r2, r3
 8001030:	d002      	beq.n	8001038 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 8001032:	f06f 0301 	mvn.w	r3, #1
 8001036:	e000      	b.n	800103a <frame_expect_req+0x4a>
	return PROTO_OK;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <start_move_req_decoder>:
#include "Protocol/Requests/start_move_request.h"

int start_move_req_decoder(const uint8_t *raw, uint32_t len,
		start_move_req_t *out) {
 8001042:	b580      	push	{r7, lr}
 8001044:	b086      	sub	sp, #24
 8001046:	af00      	add	r7, sp, #0
 8001048:	60f8      	str	r0, [r7, #12]
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
	if (!raw || !out)
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d002      	beq.n	800105a <start_move_req_decoder+0x18>
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d102      	bne.n	8001060 <start_move_req_decoder+0x1e>
		return PROTO_ERR_ARG;
 800105a:	f04f 33ff 	mov.w	r3, #4294967295
 800105e:	e011      	b.n	8001084 <start_move_req_decoder+0x42>
	int st = frame_expect_req(raw, len, REQ_START_MOVE, 4);
 8001060:	2304      	movs	r3, #4
 8001062:	2203      	movs	r2, #3
 8001064:	68b9      	ldr	r1, [r7, #8]
 8001066:	68f8      	ldr	r0, [r7, #12]
 8001068:	f7ff ffc2 	bl	8000ff0 <frame_expect_req>
 800106c:	6178      	str	r0, [r7, #20]
	if (st != PROTO_OK)
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <start_move_req_decoder+0x36>
		return st;
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	e005      	b.n	8001084 <start_move_req_decoder+0x42>
	out->frameId = raw[2];
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	3302      	adds	r3, #2
 800107c:	781a      	ldrb	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	701a      	strb	r2, [r3, #0]
	return PROTO_OK;
 8001082:	2300      	movs	r3, #0
}
 8001084:	4618      	mov	r0, r3
 8001086:	3718      	adds	r7, #24
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <be32_write>:
}
static inline void be16_write(uint8_t *p, uint16_t v) {
	p[0] = (uint8_t) (v >> 8);
	p[1] = (uint8_t) v;
}
static inline void be32_write(uint8_t *p, uint32_t v) {
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	0e1b      	lsrs	r3, r3, #24
 800109a:	b2da      	uxtb	r2, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	0c1a      	lsrs	r2, r3, #16
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3301      	adds	r3, #1
 80010a8:	b2d2      	uxtb	r2, r2
 80010aa:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	0a1a      	lsrs	r2, r3, #8
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	3302      	adds	r3, #2
 80010b4:	b2d2      	uxtb	r2, r2
 80010b6:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	3303      	adds	r3, #3
 80010bc:	683a      	ldr	r2, [r7, #0]
 80010be:	b2d2      	uxtb	r2, r2
 80010c0:	701a      	strb	r2, [r3, #0]
}
 80010c2:	bf00      	nop
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <resp_init>:
// =====================
static inline void req_init(uint8_t *raw, req_msg_type_t type) {
	raw[0] = REQ_HEADER;
	raw[1] = (uint8_t) type;
}
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80010ce:	b480      	push	{r7}
 80010d0:	b083      	sub	sp, #12
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
 80010d6:	460b      	mov	r3, r1
 80010d8:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	22ab      	movs	r2, #171	@ 0xab
 80010de:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	3301      	adds	r3, #1
 80010e4:	78fa      	ldrb	r2, [r7, #3]
 80010e6:	701a      	strb	r2, [r3, #0]
}
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <resp_set_tail>:
static inline void req_set_tail(uint8_t *raw, uint32_t tail_index) {
	raw[tail_index] = REQ_TAIL;
}
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	4413      	add	r3, r2
 8001104:	2254      	movs	r2, #84	@ 0x54
 8001106:	701a      	strb	r2, [r3, #0]
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <encoder_status_resp_encoder>:
#include "Protocol/Responses/encoder_status_response.h"

int encoder_status_resp_encoder(const encoder_status_resp_t *in, uint8_t *raw, uint32_t len) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 20) return PROTO_ERR_ARG;
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d005      	beq.n	8001132 <encoder_status_resp_encoder+0x1e>
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d002      	beq.n	8001132 <encoder_status_resp_encoder+0x1e>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b13      	cmp	r3, #19
 8001130:	d802      	bhi.n	8001138 <encoder_status_resp_encoder+0x24>
 8001132:	f04f 33ff 	mov.w	r3, #4294967295
 8001136:	e03b      	b.n	80011b0 <encoder_status_resp_encoder+0x9c>
    resp_init(raw, RESP_ENCODER_STATUS);
 8001138:	2125      	movs	r1, #37	@ 0x25
 800113a:	68b8      	ldr	r0, [r7, #8]
 800113c:	f7ff ffc7 	bl	80010ce <resp_init>
    raw[2] = in->frameId;
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	3302      	adds	r3, #2
 8001144:	68fa      	ldr	r2, [r7, #12]
 8001146:	7812      	ldrb	r2, [r2, #0]
 8001148:	701a      	strb	r2, [r3, #0]
    raw[3] = in->pidErrX;
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	3303      	adds	r3, #3
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	7852      	ldrb	r2, [r2, #1]
 8001152:	701a      	strb	r2, [r3, #0]
    raw[4] = in->pidErrY;
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	3304      	adds	r3, #4
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	7892      	ldrb	r2, [r2, #2]
 800115c:	701a      	strb	r2, [r3, #0]
    raw[5] = in->pidErrZ;
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	3305      	adds	r3, #5
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	78d2      	ldrb	r2, [r2, #3]
 8001166:	701a      	strb	r2, [r3, #0]
    raw[6] = in->delta;
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	3306      	adds	r3, #6
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	7912      	ldrb	r2, [r2, #4]
 8001170:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[7],  (uint32_t)in->absX);
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	1dda      	adds	r2, r3, #7
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	4619      	mov	r1, r3
 800117c:	4610      	mov	r0, r2
 800117e:	f7ff ff85 	bl	800108c <be32_write>
    be32_write(&raw[11], (uint32_t)in->absY);
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	f103 020b 	add.w	r2, r3, #11
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	4619      	mov	r1, r3
 800118e:	4610      	mov	r0, r2
 8001190:	f7ff ff7c 	bl	800108c <be32_write>
    be32_write(&raw[15], (uint32_t)in->absZ);
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	f103 020f 	add.w	r2, r3, #15
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	691b      	ldr	r3, [r3, #16]
 800119e:	4619      	mov	r1, r3
 80011a0:	4610      	mov	r0, r2
 80011a2:	f7ff ff73 	bl	800108c <be32_write>
    resp_set_tail(raw, 19);
 80011a6:	2113      	movs	r1, #19
 80011a8:	68b8      	ldr	r0, [r7, #8]
 80011aa:	f7ff ffa3 	bl	80010f4 <resp_set_tail>
    return PROTO_OK;
 80011ae:	2300      	movs	r3, #0
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3710      	adds	r7, #16
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <xor_reduce_bytes>:
static inline uint8_t xor_reduce_bytes(const uint8_t *p, uint32_t n) {
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80011c6:	2300      	movs	r3, #0
 80011c8:	60bb      	str	r3, [r7, #8]
 80011ca:	e009      	b.n	80011e0 <xor_reduce_bytes+0x28>
		x ^= p[i];
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	4413      	add	r3, r2
 80011d2:	781a      	ldrb	r2, [r3, #0]
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	4053      	eors	r3, r2
 80011d8:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	3301      	adds	r3, #1
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68ba      	ldr	r2, [r7, #8]
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d3f1      	bcc.n	80011cc <xor_reduce_bytes+0x14>
	return x;
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3714      	adds	r7, #20
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <set_parity_byte>:
		uint32_t parity_index) {
 80011f6:	b590      	push	{r4, r7, lr}
 80011f8:	b085      	sub	sp, #20
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	60f8      	str	r0, [r7, #12]
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	603b      	str	r3, [r7, #0]
	if (!raw)
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d102      	bne.n	8001210 <set_parity_byte+0x1a>
		return -1;
 800120a:	f04f 33ff 	mov.w	r3, #4294967295
 800120e:	e00b      	b.n	8001228 <set_parity_byte+0x32>
	raw[parity_index] = xor_reduce_bytes(raw + start, count);
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	18d0      	adds	r0, r2, r3
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	18d4      	adds	r4, r2, r3
 800121c:	6879      	ldr	r1, [r7, #4]
 800121e:	f7ff ffcb 	bl	80011b8 <xor_reduce_bytes>
 8001222:	4603      	mov	r3, r0
 8001224:	7023      	strb	r3, [r4, #0]
	return 0;
 8001226:	2300      	movs	r3, #0
}
 8001228:	4618      	mov	r0, r3
 800122a:	3714      	adds	r7, #20
 800122c:	46bd      	mov	sp, r7
 800122e:	bd90      	pop	{r4, r7, pc}

08001230 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	22ab      	movs	r2, #171	@ 0xab
 8001240:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	3301      	adds	r3, #1
 8001246:	78fa      	ldrb	r2, [r7, #3]
 8001248:	701a      	strb	r2, [r3, #0]
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001256:	b480      	push	{r7}
 8001258:	b083      	sub	sp, #12
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
 800125e:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	4413      	add	r3, r2
 8001266:	2254      	movs	r2, #84	@ 0x54
 8001268:	701a      	strb	r2, [r3, #0]
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr

08001276 <parity_set_byte_1N>:
// =====================
// Wrappers de paridade (intervalo 1..N)
// =====================
// Assume que a paridade cobre os bytes do índice 1 (tipo) até last_index inclusive
static inline int parity_set_byte_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001276:	b580      	push	{r7, lr}
 8001278:	b084      	sub	sp, #16
 800127a:	af00      	add	r7, sp, #0
 800127c:	60f8      	str	r0, [r7, #12]
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
	return set_parity_byte(raw, 1, last_index, parity_index);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68ba      	ldr	r2, [r7, #8]
 8001286:	2101      	movs	r1, #1
 8001288:	68f8      	ldr	r0, [r7, #12]
 800128a:	f7ff ffb4 	bl	80011f6 <set_parity_byte>
 800128e:	4603      	mov	r3, r0
}
 8001290:	4618      	mov	r0, r3
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <led_ctrl_resp_encoder>:
uint8_t led_ctrl_resp_calc_parity(const led_ctrl_resp_t *in) {
	uint8_t b[4] = { RESP_LED_CTRL, in ? in->frameId : 0, in ? in->ledMask : 0,
			in ? in->status : 0 };
	return xor_reduce_bytes(b, 4);
}
int led_ctrl_resp_encoder(const led_ctrl_resp_t *in, uint8_t *raw, uint32_t len) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	60b9      	str	r1, [r7, #8]
 80012a2:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 7)
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d005      	beq.n	80012b6 <led_ctrl_resp_encoder+0x1e>
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d002      	beq.n	80012b6 <led_ctrl_resp_encoder+0x1e>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b06      	cmp	r3, #6
 80012b4:	d802      	bhi.n	80012bc <led_ctrl_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80012b6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ba:	e01c      	b.n	80012f6 <led_ctrl_resp_encoder+0x5e>
	resp_init(raw, RESP_LED_CTRL);
 80012bc:	2107      	movs	r1, #7
 80012be:	68b8      	ldr	r0, [r7, #8]
 80012c0:	f7ff ffb6 	bl	8001230 <resp_init>
	raw[2] = in->frameId;
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	3302      	adds	r3, #2
 80012c8:	68fa      	ldr	r2, [r7, #12]
 80012ca:	7812      	ldrb	r2, [r2, #0]
 80012cc:	701a      	strb	r2, [r3, #0]
	raw[3] = in->ledMask;
 80012ce:	68bb      	ldr	r3, [r7, #8]
 80012d0:	3303      	adds	r3, #3
 80012d2:	68fa      	ldr	r2, [r7, #12]
 80012d4:	7852      	ldrb	r2, [r2, #1]
 80012d6:	701a      	strb	r2, [r3, #0]
	raw[4] = in->status;
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	3304      	adds	r3, #4
 80012dc:	68fa      	ldr	r2, [r7, #12]
 80012de:	7892      	ldrb	r2, [r2, #2]
 80012e0:	701a      	strb	r2, [r3, #0]
	parity_set_byte_1N(raw, 4, 5);
 80012e2:	2205      	movs	r2, #5
 80012e4:	2104      	movs	r1, #4
 80012e6:	68b8      	ldr	r0, [r7, #8]
 80012e8:	f7ff ffc5 	bl	8001276 <parity_set_byte_1N>
	resp_set_tail(raw, 6);
 80012ec:	2106      	movs	r1, #6
 80012ee:	68b8      	ldr	r0, [r7, #8]
 80012f0:	f7ff ffb1 	bl	8001256 <resp_set_tail>
	return PROTO_OK;
 80012f4:	2300      	movs	r3, #0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80012fe:	b480      	push	{r7}
 8001300:	b083      	sub	sp, #12
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
 8001306:	460b      	mov	r3, r1
 8001308:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	22ab      	movs	r2, #171	@ 0xab
 800130e:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3301      	adds	r3, #1
 8001314:	78fa      	ldrb	r2, [r7, #3]
 8001316:	701a      	strb	r2, [r3, #0]
}
 8001318:	bf00      	nop
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr

08001324 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	4413      	add	r3, r2
 8001334:	2254      	movs	r2, #84	@ 0x54
 8001336:	701a      	strb	r2, [r3, #0]
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <move_end_resp_encoder>:
		return st;
	out->frameId = raw[2];
	out->status  = raw[3];
	return PROTO_OK;
}
int move_end_resp_encoder(const move_end_resp_t *in, uint8_t *raw, uint32_t len) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 5)
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <move_end_resp_encoder+0x1e>
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d002      	beq.n	8001362 <move_end_resp_encoder+0x1e>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2b04      	cmp	r3, #4
 8001360:	d802      	bhi.n	8001368 <move_end_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001362:	f04f 33ff 	mov.w	r3, #4294967295
 8001366:	e012      	b.n	800138e <move_end_resp_encoder+0x4a>
	resp_init(raw, RESP_MOVE_END);
 8001368:	2106      	movs	r1, #6
 800136a:	68b8      	ldr	r0, [r7, #8]
 800136c:	f7ff ffc7 	bl	80012fe <resp_init>
	raw[2] = in->frameId;
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	3302      	adds	r3, #2
 8001374:	68fa      	ldr	r2, [r7, #12]
 8001376:	7812      	ldrb	r2, [r2, #0]
 8001378:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	3303      	adds	r3, #3
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	7852      	ldrb	r2, [r2, #1]
 8001382:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 4);
 8001384:	2104      	movs	r1, #4
 8001386:	68b8      	ldr	r0, [r7, #8]
 8001388:	f7ff ffcc 	bl	8001324 <resp_set_tail>
	return PROTO_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001396:	b480      	push	{r7}
 8001398:	b085      	sub	sp, #20
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80013a4:	2300      	movs	r3, #0
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	e009      	b.n	80013be <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	4413      	add	r3, r2
 80013b0:	781a      	ldrb	r2, [r3, #0]
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	4053      	eors	r3, r2
 80013b6:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	3301      	adds	r3, #1
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d3f1      	bcc.n	80013aa <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	091b      	lsrs	r3, r3, #4
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	4053      	eors	r3, r2
 80013d0:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
 80013d4:	089b      	lsrs	r3, r3, #2
 80013d6:	b2da      	uxtb	r2, r3
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	4053      	eors	r3, r2
 80013dc:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 80013de:	7bfb      	ldrb	r3, [r7, #15]
 80013e0:	085b      	lsrs	r3, r3, #1
 80013e2:	b2da      	uxtb	r2, r3
 80013e4:	7bfb      	ldrb	r3, [r7, #15]
 80013e6:	4053      	eors	r3, r2
 80013e8:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	f003 0301 	and.w	r3, r3, #1
 80013f0:	b2db      	uxtb	r3, r3
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr

080013fe <set_parity_bit>:
		uint32_t parity_index) {
 80013fe:	b580      	push	{r7, lr}
 8001400:	b084      	sub	sp, #16
 8001402:	af00      	add	r7, sp, #0
 8001404:	60f8      	str	r0, [r7, #12]
 8001406:	60b9      	str	r1, [r7, #8]
 8001408:	607a      	str	r2, [r7, #4]
 800140a:	603b      	str	r3, [r7, #0]
	if (!raw)
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d102      	bne.n	8001418 <set_parity_bit+0x1a>
		return -1;
 8001412:	f04f 33ff 	mov.w	r3, #4294967295
 8001416:	e010      	b.n	800143a <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001418:	68fa      	ldr	r2, [r7, #12]
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	4413      	add	r3, r2
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff ffb8 	bl	8001396 <xor_bit_reduce_bytes>
 8001426:	4603      	mov	r3, r0
 8001428:	4619      	mov	r1, r3
 800142a:	68fa      	ldr	r2, [r7, #12]
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	4413      	add	r3, r2
 8001430:	f001 0201 	and.w	r2, r1, #1
 8001434:	b2d2      	uxtb	r2, r2
 8001436:	701a      	strb	r2, [r3, #0]
	return 0;
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 8001442:	b480      	push	{r7}
 8001444:	b083      	sub	sp, #12
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
 800144a:	460b      	mov	r3, r1
 800144c:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	22ab      	movs	r2, #171	@ 0xab
 8001452:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3301      	adds	r3, #1
 8001458:	78fa      	ldrb	r2, [r7, #3]
 800145a:	701a      	strb	r2, [r3, #0]
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	4413      	add	r3, r2
 8001478:	2254      	movs	r2, #84	@ 0x54
 800147a:	701a      	strb	r2, [r3, #0]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <parity_set_bit_1N>:
static inline int parity_check_byte_1N(const uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
	return check_parity_byte(raw, 1, last_index, parity_index);
}
static inline int parity_set_bit_1N(uint8_t *raw, uint32_t last_index,
		uint32_t parity_index) {
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	2101      	movs	r1, #1
 800149a:	68f8      	ldr	r0, [r7, #12]
 800149c:	f7ff ffaf 	bl	80013fe <set_parity_bit>
 80014a0:	4603      	mov	r3, r0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3710      	adds	r7, #16
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <move_queue_add_ack_resp_encoder>:
	uint8_t b[3] = { RESP_MOVE_QUEUE_ADD_ACK, in ? in->frameId : 0,
			in ? in->status : 0 };
	return xor_bit_reduce_bytes(b, 3);
}
int move_queue_add_ack_resp_encoder(const move_queue_add_ack_resp_t *in,
		uint8_t *raw, uint32_t len) {
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b084      	sub	sp, #16
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	60f8      	str	r0, [r7, #12]
 80014b2:	60b9      	str	r1, [r7, #8]
 80014b4:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <move_queue_add_ack_resp_encoder+0x1e>
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d002      	beq.n	80014c8 <move_queue_add_ack_resp_encoder+0x1e>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2b05      	cmp	r3, #5
 80014c6:	d802      	bhi.n	80014ce <move_queue_add_ack_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 80014c8:	f04f 33ff 	mov.w	r3, #4294967295
 80014cc:	e017      	b.n	80014fe <move_queue_add_ack_resp_encoder+0x54>
	resp_init(raw, RESP_MOVE_QUEUE_ADD_ACK);
 80014ce:	2101      	movs	r1, #1
 80014d0:	68b8      	ldr	r0, [r7, #8]
 80014d2:	f7ff ffb6 	bl	8001442 <resp_init>
	raw[2] = in->frameId;
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	3302      	adds	r3, #2
 80014da:	68fa      	ldr	r2, [r7, #12]
 80014dc:	7812      	ldrb	r2, [r2, #0]
 80014de:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	3303      	adds	r3, #3
 80014e4:	68fa      	ldr	r2, [r7, #12]
 80014e6:	7852      	ldrb	r2, [r2, #1]
 80014e8:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 3, 4);
 80014ea:	2204      	movs	r2, #4
 80014ec:	2103      	movs	r1, #3
 80014ee:	68b8      	ldr	r0, [r7, #8]
 80014f0:	f7ff ffca 	bl	8001488 <parity_set_bit_1N>
	resp_set_tail(raw, 5);
 80014f4:	2105      	movs	r1, #5
 80014f6:	68b8      	ldr	r0, [r7, #8]
 80014f8:	f7ff ffb6 	bl	8001468 <resp_set_tail>
	return PROTO_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <xor_bit_reduce_bytes>:
static inline uint8_t xor_bit_reduce_bytes(const uint8_t *p, uint32_t n) {
 8001506:	b480      	push	{r7}
 8001508:	b085      	sub	sp, #20
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	6039      	str	r1, [r7, #0]
	uint8_t x = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001514:	2300      	movs	r3, #0
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	e009      	b.n	800152e <xor_bit_reduce_bytes+0x28>
		x ^= p[i];
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	4413      	add	r3, r2
 8001520:	781a      	ldrb	r2, [r3, #0]
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	4053      	eors	r3, r2
 8001526:	73fb      	strb	r3, [r7, #15]
	for (uint32_t i = 0; i < n; ++i)
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	3301      	adds	r3, #1
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	429a      	cmp	r2, r3
 8001534:	d3f1      	bcc.n	800151a <xor_bit_reduce_bytes+0x14>
	x ^= (uint8_t) (x >> 4);
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	091b      	lsrs	r3, r3, #4
 800153a:	b2da      	uxtb	r2, r3
 800153c:	7bfb      	ldrb	r3, [r7, #15]
 800153e:	4053      	eors	r3, r2
 8001540:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 2);
 8001542:	7bfb      	ldrb	r3, [r7, #15]
 8001544:	089b      	lsrs	r3, r3, #2
 8001546:	b2da      	uxtb	r2, r3
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	4053      	eors	r3, r2
 800154c:	73fb      	strb	r3, [r7, #15]
	x ^= (uint8_t) (x >> 1);
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	085b      	lsrs	r3, r3, #1
 8001552:	b2da      	uxtb	r2, r3
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	4053      	eors	r3, r2
 8001558:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) (x & 0x1);
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	f003 0301 	and.w	r3, r3, #1
 8001560:	b2db      	uxtb	r3, r3
}
 8001562:	4618      	mov	r0, r3
 8001564:	3714      	adds	r7, #20
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <set_parity_bit>:
		uint32_t parity_index) {
 800156e:	b580      	push	{r7, lr}
 8001570:	b084      	sub	sp, #16
 8001572:	af00      	add	r7, sp, #0
 8001574:	60f8      	str	r0, [r7, #12]
 8001576:	60b9      	str	r1, [r7, #8]
 8001578:	607a      	str	r2, [r7, #4]
 800157a:	603b      	str	r3, [r7, #0]
	if (!raw)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d102      	bne.n	8001588 <set_parity_bit+0x1a>
		return -1;
 8001582:	f04f 33ff 	mov.w	r3, #4294967295
 8001586:	e010      	b.n	80015aa <set_parity_bit+0x3c>
	raw[parity_index] = (uint8_t) (xor_bit_reduce_bytes(raw + start, count)
 8001588:	68fa      	ldr	r2, [r7, #12]
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	4413      	add	r3, r2
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff ffb8 	bl	8001506 <xor_bit_reduce_bytes>
 8001596:	4603      	mov	r3, r0
 8001598:	4619      	mov	r1, r3
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	4413      	add	r3, r2
 80015a0:	f001 0201 	and.w	r2, r1, #1
 80015a4:	b2d2      	uxtb	r2, r2
 80015a6:	701a      	strb	r2, [r3, #0]
	return 0;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
 80015ba:	460b      	mov	r3, r1
 80015bc:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	22ab      	movs	r2, #171	@ 0xab
 80015c2:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3301      	adds	r3, #1
 80015c8:	78fa      	ldrb	r2, [r7, #3]
 80015ca:	701a      	strb	r2, [r3, #0]
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	4413      	add	r3, r2
 80015e8:	2254      	movs	r2, #84	@ 0x54
 80015ea:	701a      	strb	r2, [r3, #0]
}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <parity_set_bit_1N>:
		uint32_t parity_index) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
	return set_parity_bit(raw, 1, last_index, parity_index);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68ba      	ldr	r2, [r7, #8]
 8001608:	2101      	movs	r1, #1
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	f7ff ffaf 	bl	800156e <set_parity_bit>
 8001610:	4603      	mov	r3, r0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <move_queue_status_resp_encoder>:
			in ? in->pidErrZ : 0, in ? in->pctX : 0, in ? in->pctY : 0,
			in ? in->pctZ : 0 };
	return xor_bit_reduce_bytes(b, 9);
}
int move_queue_status_resp_encoder(const move_queue_status_resp_t *in,
		uint8_t *raw, uint32_t len) {
 800161a:	b580      	push	{r7, lr}
 800161c:	b084      	sub	sp, #16
 800161e:	af00      	add	r7, sp, #0
 8001620:	60f8      	str	r0, [r7, #12]
 8001622:	60b9      	str	r1, [r7, #8]
 8001624:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 12)
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <move_queue_status_resp_encoder+0x1e>
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d002      	beq.n	8001638 <move_queue_status_resp_encoder+0x1e>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b0b      	cmp	r3, #11
 8001636:	d802      	bhi.n	800163e <move_queue_status_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001638:	f04f 33ff 	mov.w	r3, #4294967295
 800163c:	e035      	b.n	80016aa <move_queue_status_resp_encoder+0x90>
	resp_init(raw, RESP_MOVE_QUEUE_STATUS);
 800163e:	2102      	movs	r1, #2
 8001640:	68b8      	ldr	r0, [r7, #8]
 8001642:	f7ff ffb6 	bl	80015b2 <resp_init>
	raw[2] = in->frameId;
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	3302      	adds	r3, #2
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	7812      	ldrb	r2, [r2, #0]
 800164e:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	3303      	adds	r3, #3
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	7852      	ldrb	r2, [r2, #1]
 8001658:	701a      	strb	r2, [r3, #0]
	raw[4] = in->pidErrX;
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	3304      	adds	r3, #4
 800165e:	68fa      	ldr	r2, [r7, #12]
 8001660:	7892      	ldrb	r2, [r2, #2]
 8001662:	701a      	strb	r2, [r3, #0]
	raw[5] = in->pidErrY;
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	3305      	adds	r3, #5
 8001668:	68fa      	ldr	r2, [r7, #12]
 800166a:	78d2      	ldrb	r2, [r2, #3]
 800166c:	701a      	strb	r2, [r3, #0]
	raw[6] = in->pidErrZ;
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	3306      	adds	r3, #6
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	7912      	ldrb	r2, [r2, #4]
 8001676:	701a      	strb	r2, [r3, #0]
	raw[7] = in->pctX;
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	3307      	adds	r3, #7
 800167c:	68fa      	ldr	r2, [r7, #12]
 800167e:	7952      	ldrb	r2, [r2, #5]
 8001680:	701a      	strb	r2, [r3, #0]
	raw[8] = in->pctY;
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	3308      	adds	r3, #8
 8001686:	68fa      	ldr	r2, [r7, #12]
 8001688:	7992      	ldrb	r2, [r2, #6]
 800168a:	701a      	strb	r2, [r3, #0]
	raw[9] = in->pctZ;
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	3309      	adds	r3, #9
 8001690:	68fa      	ldr	r2, [r7, #12]
 8001692:	79d2      	ldrb	r2, [r2, #7]
 8001694:	701a      	strb	r2, [r3, #0]
	parity_set_bit_1N(raw, 9, 10);
 8001696:	220a      	movs	r2, #10
 8001698:	2109      	movs	r1, #9
 800169a:	68b8      	ldr	r0, [r7, #8]
 800169c:	f7ff ffac 	bl	80015f8 <parity_set_bit_1N>
	resp_set_tail(raw, 11);
 80016a0:	210b      	movs	r1, #11
 80016a2:	68b8      	ldr	r0, [r7, #8]
 80016a4:	f7ff ff98 	bl	80015d8 <resp_set_tail>
	return PROTO_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <be32_write>:
static inline void be32_write(uint8_t *p, uint32_t v) {
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
 80016ba:	6039      	str	r1, [r7, #0]
	p[0] = (uint8_t) (v >> 24);
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	0e1b      	lsrs	r3, r3, #24
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	701a      	strb	r2, [r3, #0]
	p[1] = (uint8_t) (v >> 16);
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	0c1a      	lsrs	r2, r3, #16
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	3301      	adds	r3, #1
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	701a      	strb	r2, [r3, #0]
	p[2] = (uint8_t) (v >> 8);
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	0a1a      	lsrs	r2, r3, #8
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	3302      	adds	r3, #2
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	701a      	strb	r2, [r3, #0]
	p[3] = (uint8_t) v;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3303      	adds	r3, #3
 80016e2:	683a      	ldr	r2, [r7, #0]
 80016e4:	b2d2      	uxtb	r2, r2
 80016e6:	701a      	strb	r2, [r3, #0]
}
 80016e8:	bf00      	nop
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	22ab      	movs	r2, #171	@ 0xab
 8001704:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	3301      	adds	r3, #1
 800170a:	78fa      	ldrb	r2, [r7, #3]
 800170c:	701a      	strb	r2, [r3, #0]
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 800171a:	b480      	push	{r7}
 800171c:	b083      	sub	sp, #12
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
 8001722:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	4413      	add	r3, r2
 800172a:	2254      	movs	r2, #84	@ 0x54
 800172c:	701a      	strb	r2, [r3, #0]
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <set_origin_resp_encoder>:
#include "Protocol/Responses/set_origin_response.h"

int set_origin_resp_encoder(const set_origin_resp_t *in, uint8_t *raw, uint32_t len) {
 800173a:	b580      	push	{r7, lr}
 800173c:	b084      	sub	sp, #16
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
    if (!raw || !in || len < 16) return PROTO_ERR_ARG;
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d005      	beq.n	8001758 <set_origin_resp_encoder+0x1e>
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d002      	beq.n	8001758 <set_origin_resp_encoder+0x1e>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b0f      	cmp	r3, #15
 8001756:	d802      	bhi.n	800175e <set_origin_resp_encoder+0x24>
 8001758:	f04f 33ff 	mov.w	r3, #4294967295
 800175c:	e026      	b.n	80017ac <set_origin_resp_encoder+0x72>
    resp_init(raw, RESP_SET_ORIGIN);
 800175e:	2124      	movs	r1, #36	@ 0x24
 8001760:	68b8      	ldr	r0, [r7, #8]
 8001762:	f7ff ffc7 	bl	80016f4 <resp_init>
    raw[2] = in->frameId;
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	3302      	adds	r3, #2
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	7812      	ldrb	r2, [r2, #0]
 800176e:	701a      	strb	r2, [r3, #0]
    be32_write(&raw[3], (uint32_t)in->x0);
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	1cda      	adds	r2, r3, #3
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	4619      	mov	r1, r3
 800177a:	4610      	mov	r0, r2
 800177c:	f7ff ff99 	bl	80016b2 <be32_write>
    be32_write(&raw[7], (uint32_t)in->y0);
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	1dda      	adds	r2, r3, #7
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	4619      	mov	r1, r3
 800178a:	4610      	mov	r0, r2
 800178c:	f7ff ff91 	bl	80016b2 <be32_write>
    be32_write(&raw[11], (uint32_t)in->z0);
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	f103 020b 	add.w	r2, r3, #11
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	4619      	mov	r1, r3
 800179c:	4610      	mov	r0, r2
 800179e:	f7ff ff88 	bl	80016b2 <be32_write>
    resp_set_tail(raw, 15);
 80017a2:	210f      	movs	r1, #15
 80017a4:	68b8      	ldr	r0, [r7, #8]
 80017a6:	f7ff ffb8 	bl	800171a <resp_set_tail>
    return PROTO_OK;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <resp_init>:
static inline void resp_init(uint8_t *raw, resp_msg_type_t type) {
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	70fb      	strb	r3, [r7, #3]
	raw[0] = RESP_HEADER;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	22ab      	movs	r2, #171	@ 0xab
 80017c4:	701a      	strb	r2, [r3, #0]
	raw[1] = (uint8_t) type;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	3301      	adds	r3, #1
 80017ca:	78fa      	ldrb	r2, [r7, #3]
 80017cc:	701a      	strb	r2, [r3, #0]
}
 80017ce:	bf00      	nop
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <resp_set_tail>:
static inline void resp_set_tail(uint8_t *raw, uint32_t tail_index) {
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
 80017e2:	6039      	str	r1, [r7, #0]
	raw[tail_index] = RESP_TAIL;
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	4413      	add	r3, r2
 80017ea:	2254      	movs	r2, #84	@ 0x54
 80017ec:	701a      	strb	r2, [r3, #0]
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <start_move_resp_encoder>:
	out->status = raw[3];
	out->depth  = raw[4];
	return PROTO_OK;
}
int start_move_resp_encoder(const start_move_resp_t *in, uint8_t *raw,
		uint32_t len) {
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b084      	sub	sp, #16
 80017fe:	af00      	add	r7, sp, #0
 8001800:	60f8      	str	r0, [r7, #12]
 8001802:	60b9      	str	r1, [r7, #8]
 8001804:	607a      	str	r2, [r7, #4]
	if (!raw || !in || len < 6)
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d005      	beq.n	8001818 <start_move_resp_encoder+0x1e>
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d002      	beq.n	8001818 <start_move_resp_encoder+0x1e>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b05      	cmp	r3, #5
 8001816:	d802      	bhi.n	800181e <start_move_resp_encoder+0x24>
		return PROTO_ERR_ARG;
 8001818:	f04f 33ff 	mov.w	r3, #4294967295
 800181c:	e017      	b.n	800184e <start_move_resp_encoder+0x54>
	resp_init(raw, RESP_START_MOVE);
 800181e:	2103      	movs	r1, #3
 8001820:	68b8      	ldr	r0, [r7, #8]
 8001822:	f7ff ffc7 	bl	80017b4 <resp_init>
	raw[2] = in->frameId;
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	3302      	adds	r3, #2
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	7812      	ldrb	r2, [r2, #0]
 800182e:	701a      	strb	r2, [r3, #0]
	raw[3] = in->status;
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	3303      	adds	r3, #3
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	7852      	ldrb	r2, [r2, #1]
 8001838:	701a      	strb	r2, [r3, #0]
	raw[4] = in->depth;
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	3304      	adds	r3, #4
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	7892      	ldrb	r2, [r2, #2]
 8001842:	701a      	strb	r2, [r3, #0]
	resp_set_tail(raw, 5);
 8001844:	2105      	movs	r1, #5
 8001846:	68b8      	ldr	r0, [r7, #8]
 8001848:	f7ff ffc7 	bl	80017da <resp_set_tail>
	return PROTO_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <resp_fifo_create>:
struct response_fifo_s {
    node_t *head, *tail;
    int count;
};

response_fifo_t* resp_fifo_create(void) {
 8001856:	b580      	push	{r7, lr}
 8001858:	af00      	add	r7, sp, #0
    return (response_fifo_t*)calloc(1, sizeof(response_fifo_t));
 800185a:	210c      	movs	r1, #12
 800185c:	2001      	movs	r0, #1
 800185e:	f00e f999 	bl	800fb94 <calloc>
 8001862:	4603      	mov	r3, r0
}
 8001864:	4618      	mov	r0, r3
 8001866:	bd80      	pop	{r7, pc}

08001868 <resp_fifo_push>:
        free(n);
    }
    free(q);
}

int resp_fifo_push(response_fifo_t *q, const uint8_t *frame, uint32_t len) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
    if (!q || !frame || len == 0) return PROTO_ERR_ARG;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d005      	beq.n	8001886 <resp_fifo_push+0x1e>
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <resp_fifo_push+0x1e>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d102      	bne.n	800188c <resp_fifo_push+0x24>
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
 800188a:	e03d      	b.n	8001908 <resp_fifo_push+0xa0>
    node_t *n = (node_t*)malloc(sizeof(*n));
 800188c:	200c      	movs	r0, #12
 800188e:	f00e f99d 	bl	800fbcc <malloc>
 8001892:	4603      	mov	r3, r0
 8001894:	617b      	str	r3, [r7, #20]
    if (!n) return PROTO_ERR_ALLOC;
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d102      	bne.n	80018a2 <resp_fifo_push+0x3a>
 800189c:	f06f 0302 	mvn.w	r3, #2
 80018a0:	e032      	b.n	8001908 <resp_fifo_push+0xa0>
    n->buf = (uint8_t*)malloc(len);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f00e f992 	bl	800fbcc <malloc>
 80018a8:	4603      	mov	r3, r0
 80018aa:	461a      	mov	r2, r3
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	601a      	str	r2, [r3, #0]
    if (!n->buf) { free(n); return PROTO_ERR_ALLOC; }
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d105      	bne.n	80018c4 <resp_fifo_push+0x5c>
 80018b8:	6978      	ldr	r0, [r7, #20]
 80018ba:	f00e f98f 	bl	800fbdc <free>
 80018be:	f06f 0302 	mvn.w	r3, #2
 80018c2:	e021      	b.n	8001908 <resp_fifo_push+0xa0>
    memcpy(n->buf, frame, len);
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	68b9      	ldr	r1, [r7, #8]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f00e fcce 	bl	801026e <memcpy>
    n->len = len;
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	605a      	str	r2, [r3, #4]
    n->next = NULL;
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	2200      	movs	r2, #0
 80018dc:	609a      	str	r2, [r3, #8]
    if (q->tail) q->tail->next = n; else q->head = n;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d004      	beq.n	80018f0 <resp_fifo_push+0x88>
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	697a      	ldr	r2, [r7, #20]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	e002      	b.n	80018f6 <resp_fifo_push+0x8e>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	697a      	ldr	r2, [r7, #20]
 80018f4:	601a      	str	r2, [r3, #0]
    q->tail = n;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	605a      	str	r2, [r3, #4]
    q->count++;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	1c5a      	adds	r2, r3, #1
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	609a      	str	r2, [r3, #8]
    return PROTO_OK;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <resp_fifo_pop>:

int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	60f8      	str	r0, [r7, #12]
 8001918:	60b9      	str	r1, [r7, #8]
 800191a:	607a      	str	r2, [r7, #4]
    if (!q || !q->head || !out) return 0;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d006      	beq.n	8001930 <resp_fifo_pop+0x20>
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d002      	beq.n	8001930 <resp_fifo_pop+0x20>
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d101      	bne.n	8001934 <resp_fifo_pop+0x24>
 8001930:	2300      	movs	r3, #0
 8001932:	e02e      	b.n	8001992 <resp_fifo_pop+0x82>
    node_t *n = q->head;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	617b      	str	r3, [r7, #20]
    if (n->len > max_len) return PROTO_ERR_RANGE;
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	429a      	cmp	r2, r3
 8001942:	d202      	bcs.n	800194a <resp_fifo_pop+0x3a>
 8001944:	f06f 0303 	mvn.w	r3, #3
 8001948:	e023      	b.n	8001992 <resp_fifo_pop+0x82>
    memcpy(out, n->buf, n->len);
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	6819      	ldr	r1, [r3, #0]
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	461a      	mov	r2, r3
 8001954:	68b8      	ldr	r0, [r7, #8]
 8001956:	f00e fc8a 	bl	801026e <memcpy>
    int ret = (int)n->len;
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	613b      	str	r3, [r7, #16]
    q->head = n->next;
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	601a      	str	r2, [r3, #0]
    if (!q->head) q->tail = NULL;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d102      	bne.n	8001976 <resp_fifo_pop+0x66>
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2200      	movs	r2, #0
 8001974:	605a      	str	r2, [r3, #4]
    q->count--;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	1e5a      	subs	r2, r3, #1
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	609a      	str	r2, [r3, #8]
    free(n->buf);
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f00e f929 	bl	800fbdc <free>
    free(n);
 800198a:	6978      	ldr	r0, [r7, #20]
 800198c:	f00e f926 	bl	800fbdc <free>
    return ret;
 8001990:	693b      	ldr	r3, [r7, #16]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3718      	adds	r7, #24
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
	...

0800199c <router_init>:
int resp_fifo_count(const response_fifo_t *q) { return q ? q->count : 0; }

// ---------- Router mínimo ----------
static router_handlers_t g_handlers;  // cópia local dos handlers

void router_init(router_t *r, response_fifo_t *resp_fifo, const router_handlers_t *h) {
 800199c:	b5b0      	push	{r4, r5, r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
    if (!r) return;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d01c      	beq.n	80019e8 <router_init+0x4c>
    memset(r, 0, sizeof(*r));
 80019ae:	2248      	movs	r2, #72	@ 0x48
 80019b0:	2100      	movs	r1, #0
 80019b2:	68f8      	ldr	r0, [r7, #12]
 80019b4:	f00e fbd0 	bl	8010158 <memset>
    r->resp = resp_fifo;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	645a      	str	r2, [r3, #68]	@ 0x44
    memset(&g_handlers, 0, sizeof g_handlers);
 80019be:	2234      	movs	r2, #52	@ 0x34
 80019c0:	2100      	movs	r1, #0
 80019c2:	480b      	ldr	r0, [pc, #44]	@ (80019f0 <router_init+0x54>)
 80019c4:	f00e fbc8 	bl	8010158 <memset>
    if (h) g_handlers = *h;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d00d      	beq.n	80019ea <router_init+0x4e>
 80019ce:	4a08      	ldr	r2, [pc, #32]	@ (80019f0 <router_init+0x54>)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4614      	mov	r4, r2
 80019d4:	461d      	mov	r5, r3
 80019d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019e2:	682b      	ldr	r3, [r5, #0]
 80019e4:	6023      	str	r3, [r4, #0]
 80019e6:	e000      	b.n	80019ea <router_init+0x4e>
    if (!r) return;
 80019e8:	bf00      	nop
}
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bdb0      	pop	{r4, r5, r7, pc}
 80019f0:	2000009c 	.word	0x2000009c

080019f4 <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	60b9      	str	r1, [r7, #8]
 80019fe:	607a      	str	r2, [r7, #4]
    if (!r || !f || len < 4) return;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	f000 8175 	beq.w	8001cf2 <dispatch+0x2fe>
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f000 8171 	beq.w	8001cf2 <dispatch+0x2fe>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2b03      	cmp	r3, #3
 8001a14:	f240 816d 	bls.w	8001cf2 <dispatch+0x2fe>
    uint8_t type = f[1];
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	75fb      	strb	r3, [r7, #23]

    // Helper pra reduzir ruído
    #define CALL(h) do{ if (g_handlers.h) g_handlers.h(r, f, len); }while(0)

    switch (type) {
 8001a20:	7dfb      	ldrb	r3, [r7, #23]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	2b67      	cmp	r3, #103	@ 0x67
 8001a26:	f200 8166 	bhi.w	8001cf6 <dispatch+0x302>
 8001a2a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a30 <dispatch+0x3c>)
 8001a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a30:	08001bd1 	.word	0x08001bd1
 8001a34:	08001be9 	.word	0x08001be9
 8001a38:	08001c01 	.word	0x08001c01
 8001a3c:	08001c17 	.word	0x08001c17
 8001a40:	08001c2d 	.word	0x08001c2d
 8001a44:	08001c43 	.word	0x08001c43
 8001a48:	08001c59 	.word	0x08001c59
 8001a4c:	08001cf7 	.word	0x08001cf7
 8001a50:	08001cf7 	.word	0x08001cf7
 8001a54:	08001cf7 	.word	0x08001cf7
 8001a58:	08001cf7 	.word	0x08001cf7
 8001a5c:	08001cf7 	.word	0x08001cf7
 8001a60:	08001cf7 	.word	0x08001cf7
 8001a64:	08001cf7 	.word	0x08001cf7
 8001a68:	08001cf7 	.word	0x08001cf7
 8001a6c:	08001cf7 	.word	0x08001cf7
 8001a70:	08001cf7 	.word	0x08001cf7
 8001a74:	08001cf7 	.word	0x08001cf7
 8001a78:	08001cf7 	.word	0x08001cf7
 8001a7c:	08001cf7 	.word	0x08001cf7
 8001a80:	08001cf7 	.word	0x08001cf7
 8001a84:	08001cf7 	.word	0x08001cf7
 8001a88:	08001cf7 	.word	0x08001cf7
 8001a8c:	08001cf7 	.word	0x08001cf7
 8001a90:	08001cf7 	.word	0x08001cf7
 8001a94:	08001cf7 	.word	0x08001cf7
 8001a98:	08001cf7 	.word	0x08001cf7
 8001a9c:	08001cf7 	.word	0x08001cf7
 8001aa0:	08001cf7 	.word	0x08001cf7
 8001aa4:	08001cf7 	.word	0x08001cf7
 8001aa8:	08001cf7 	.word	0x08001cf7
 8001aac:	08001c6f 	.word	0x08001c6f
 8001ab0:	08001cf7 	.word	0x08001cf7
 8001ab4:	08001cf7 	.word	0x08001cf7
 8001ab8:	08001cf7 	.word	0x08001cf7
 8001abc:	08001c85 	.word	0x08001c85
 8001ac0:	08001c9b 	.word	0x08001c9b
 8001ac4:	08001cb1 	.word	0x08001cb1
 8001ac8:	08001cc7 	.word	0x08001cc7
 8001acc:	08001cf7 	.word	0x08001cf7
 8001ad0:	08001cf7 	.word	0x08001cf7
 8001ad4:	08001cf7 	.word	0x08001cf7
 8001ad8:	08001cf7 	.word	0x08001cf7
 8001adc:	08001cf7 	.word	0x08001cf7
 8001ae0:	08001cf7 	.word	0x08001cf7
 8001ae4:	08001cf7 	.word	0x08001cf7
 8001ae8:	08001cf7 	.word	0x08001cf7
 8001aec:	08001cf7 	.word	0x08001cf7
 8001af0:	08001cf7 	.word	0x08001cf7
 8001af4:	08001cf7 	.word	0x08001cf7
 8001af8:	08001cf7 	.word	0x08001cf7
 8001afc:	08001cf7 	.word	0x08001cf7
 8001b00:	08001cf7 	.word	0x08001cf7
 8001b04:	08001cf7 	.word	0x08001cf7
 8001b08:	08001cf7 	.word	0x08001cf7
 8001b0c:	08001cf7 	.word	0x08001cf7
 8001b10:	08001cf7 	.word	0x08001cf7
 8001b14:	08001cf7 	.word	0x08001cf7
 8001b18:	08001cf7 	.word	0x08001cf7
 8001b1c:	08001cf7 	.word	0x08001cf7
 8001b20:	08001cf7 	.word	0x08001cf7
 8001b24:	08001cf7 	.word	0x08001cf7
 8001b28:	08001cf7 	.word	0x08001cf7
 8001b2c:	08001cf7 	.word	0x08001cf7
 8001b30:	08001cf7 	.word	0x08001cf7
 8001b34:	08001cf7 	.word	0x08001cf7
 8001b38:	08001cf7 	.word	0x08001cf7
 8001b3c:	08001cf7 	.word	0x08001cf7
 8001b40:	08001cf7 	.word	0x08001cf7
 8001b44:	08001cf7 	.word	0x08001cf7
 8001b48:	08001cf7 	.word	0x08001cf7
 8001b4c:	08001cf7 	.word	0x08001cf7
 8001b50:	08001cf7 	.word	0x08001cf7
 8001b54:	08001cf7 	.word	0x08001cf7
 8001b58:	08001cf7 	.word	0x08001cf7
 8001b5c:	08001cf7 	.word	0x08001cf7
 8001b60:	08001cf7 	.word	0x08001cf7
 8001b64:	08001cf7 	.word	0x08001cf7
 8001b68:	08001cf7 	.word	0x08001cf7
 8001b6c:	08001cf7 	.word	0x08001cf7
 8001b70:	08001cf7 	.word	0x08001cf7
 8001b74:	08001cf7 	.word	0x08001cf7
 8001b78:	08001cf7 	.word	0x08001cf7
 8001b7c:	08001cf7 	.word	0x08001cf7
 8001b80:	08001cf7 	.word	0x08001cf7
 8001b84:	08001cf7 	.word	0x08001cf7
 8001b88:	08001cf7 	.word	0x08001cf7
 8001b8c:	08001cf7 	.word	0x08001cf7
 8001b90:	08001cf7 	.word	0x08001cf7
 8001b94:	08001cf7 	.word	0x08001cf7
 8001b98:	08001cf7 	.word	0x08001cf7
 8001b9c:	08001cf7 	.word	0x08001cf7
 8001ba0:	08001cf7 	.word	0x08001cf7
 8001ba4:	08001cf7 	.word	0x08001cf7
 8001ba8:	08001cf7 	.word	0x08001cf7
 8001bac:	08001cf7 	.word	0x08001cf7
 8001bb0:	08001cf7 	.word	0x08001cf7
 8001bb4:	08001cf7 	.word	0x08001cf7
 8001bb8:	08001cf7 	.word	0x08001cf7
 8001bbc:	08001cf7 	.word	0x08001cf7
 8001bc0:	08001cf7 	.word	0x08001cf7
 8001bc4:	08001cf7 	.word	0x08001cf7
 8001bc8:	08001cf7 	.word	0x08001cf7
 8001bcc:	08001cdd 	.word	0x08001cdd
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001bd0:	4b58      	ldr	r3, [pc, #352]	@ (8001d34 <dispatch+0x340>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f000 8090 	beq.w	8001cfa <dispatch+0x306>
 8001bda:	4b56      	ldr	r3, [pc, #344]	@ (8001d34 <dispatch+0x340>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	68b9      	ldr	r1, [r7, #8]
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	4798      	blx	r3
 8001be6:	e088      	b.n	8001cfa <dispatch+0x306>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001be8:	4b52      	ldr	r3, [pc, #328]	@ (8001d34 <dispatch+0x340>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 8086 	beq.w	8001cfe <dispatch+0x30a>
 8001bf2:	4b50      	ldr	r3, [pc, #320]	@ (8001d34 <dispatch+0x340>)
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	68b9      	ldr	r1, [r7, #8]
 8001bfa:	68f8      	ldr	r0, [r7, #12]
 8001bfc:	4798      	blx	r3
 8001bfe:	e07e      	b.n	8001cfe <dispatch+0x30a>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001c00:	4b4c      	ldr	r3, [pc, #304]	@ (8001d34 <dispatch+0x340>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d07c      	beq.n	8001d02 <dispatch+0x30e>
 8001c08:	4b4a      	ldr	r3, [pc, #296]	@ (8001d34 <dispatch+0x340>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	68b9      	ldr	r1, [r7, #8]
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	4798      	blx	r3
 8001c14:	e075      	b.n	8001d02 <dispatch+0x30e>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001c16:	4b47      	ldr	r3, [pc, #284]	@ (8001d34 <dispatch+0x340>)
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d073      	beq.n	8001d06 <dispatch+0x312>
 8001c1e:	4b45      	ldr	r3, [pc, #276]	@ (8001d34 <dispatch+0x340>)
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	68b9      	ldr	r1, [r7, #8]
 8001c26:	68f8      	ldr	r0, [r7, #12]
 8001c28:	4798      	blx	r3
 8001c2a:	e06c      	b.n	8001d06 <dispatch+0x312>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001c2c:	4b41      	ldr	r3, [pc, #260]	@ (8001d34 <dispatch+0x340>)
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d06a      	beq.n	8001d0a <dispatch+0x316>
 8001c34:	4b3f      	ldr	r3, [pc, #252]	@ (8001d34 <dispatch+0x340>)
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	68b9      	ldr	r1, [r7, #8]
 8001c3c:	68f8      	ldr	r0, [r7, #12]
 8001c3e:	4798      	blx	r3
 8001c40:	e063      	b.n	8001d0a <dispatch+0x316>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001c42:	4b3c      	ldr	r3, [pc, #240]	@ (8001d34 <dispatch+0x340>)
 8001c44:	695b      	ldr	r3, [r3, #20]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d061      	beq.n	8001d0e <dispatch+0x31a>
 8001c4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001d34 <dispatch+0x340>)
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	68b9      	ldr	r1, [r7, #8]
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	4798      	blx	r3
 8001c56:	e05a      	b.n	8001d0e <dispatch+0x31a>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001c58:	4b36      	ldr	r3, [pc, #216]	@ (8001d34 <dispatch+0x340>)
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d058      	beq.n	8001d12 <dispatch+0x31e>
 8001c60:	4b34      	ldr	r3, [pc, #208]	@ (8001d34 <dispatch+0x340>)
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	68b9      	ldr	r1, [r7, #8]
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	4798      	blx	r3
 8001c6c:	e051      	b.n	8001d12 <dispatch+0x31e>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001c6e:	4b31      	ldr	r3, [pc, #196]	@ (8001d34 <dispatch+0x340>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d04f      	beq.n	8001d16 <dispatch+0x322>
 8001c76:	4b2f      	ldr	r3, [pc, #188]	@ (8001d34 <dispatch+0x340>)
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	68b9      	ldr	r1, [r7, #8]
 8001c7e:	68f8      	ldr	r0, [r7, #12]
 8001c80:	4798      	blx	r3
 8001c82:	e048      	b.n	8001d16 <dispatch+0x322>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001c84:	4b2b      	ldr	r3, [pc, #172]	@ (8001d34 <dispatch+0x340>)
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d046      	beq.n	8001d1a <dispatch+0x326>
 8001c8c:	4b29      	ldr	r3, [pc, #164]	@ (8001d34 <dispatch+0x340>)
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	68b9      	ldr	r1, [r7, #8]
 8001c94:	68f8      	ldr	r0, [r7, #12]
 8001c96:	4798      	blx	r3
 8001c98:	e03f      	b.n	8001d1a <dispatch+0x326>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001c9a:	4b26      	ldr	r3, [pc, #152]	@ (8001d34 <dispatch+0x340>)
 8001c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d03d      	beq.n	8001d1e <dispatch+0x32a>
 8001ca2:	4b24      	ldr	r3, [pc, #144]	@ (8001d34 <dispatch+0x340>)
 8001ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	68b9      	ldr	r1, [r7, #8]
 8001caa:	68f8      	ldr	r0, [r7, #12]
 8001cac:	4798      	blx	r3
 8001cae:	e036      	b.n	8001d1e <dispatch+0x32a>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001cb0:	4b20      	ldr	r3, [pc, #128]	@ (8001d34 <dispatch+0x340>)
 8001cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d034      	beq.n	8001d22 <dispatch+0x32e>
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d34 <dispatch+0x340>)
 8001cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	68b9      	ldr	r1, [r7, #8]
 8001cc0:	68f8      	ldr	r0, [r7, #12]
 8001cc2:	4798      	blx	r3
 8001cc4:	e02d      	b.n	8001d22 <dispatch+0x32e>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d34 <dispatch+0x340>)
 8001cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d02b      	beq.n	8001d26 <dispatch+0x332>
 8001cce:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <dispatch+0x340>)
 8001cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd2:	687a      	ldr	r2, [r7, #4]
 8001cd4:	68b9      	ldr	r1, [r7, #8]
 8001cd6:	68f8      	ldr	r0, [r7, #12]
 8001cd8:	4798      	blx	r3
 8001cda:	e024      	b.n	8001d26 <dispatch+0x332>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001cdc:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <dispatch+0x340>)
 8001cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d022      	beq.n	8001d2a <dispatch+0x336>
 8001ce4:	4b13      	ldr	r3, [pc, #76]	@ (8001d34 <dispatch+0x340>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	68b9      	ldr	r1, [r7, #8]
 8001cec:	68f8      	ldr	r0, [r7, #12]
 8001cee:	4798      	blx	r3
 8001cf0:	e01b      	b.n	8001d2a <dispatch+0x336>
    if (!r || !f || len < 4) return;
 8001cf2:	bf00      	nop
 8001cf4:	e01a      	b.n	8001d2c <dispatch+0x338>
        default: /* desconhecido */  break;
 8001cf6:	bf00      	nop
 8001cf8:	e018      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_QUEUE_ADD:     CALL(on_move_queue_add);     break;
 8001cfa:	bf00      	nop
 8001cfc:	e016      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_QUEUE_STATUS:  CALL(on_move_queue_status);  break;
 8001cfe:	bf00      	nop
 8001d00:	e014      	b.n	8001d2c <dispatch+0x338>
        case REQ_START_MOVE:         CALL(on_start_move);         break;
 8001d02:	bf00      	nop
 8001d04:	e012      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_HOME:          CALL(on_move_home);          break;
 8001d06:	bf00      	nop
 8001d08:	e010      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_PROBE_LEVEL:   CALL(on_move_probe_level);   break;
 8001d0a:	bf00      	nop
 8001d0c:	e00e      	b.n	8001d2c <dispatch+0x338>
        case REQ_MOVE_END:           CALL(on_move_end);           break;
 8001d0e:	bf00      	nop
 8001d10:	e00c      	b.n	8001d2c <dispatch+0x338>
        case REQ_LED_CTRL:           CALL(on_led_ctrl);           break;
 8001d12:	bf00      	nop
 8001d14:	e00a      	b.n	8001d2c <dispatch+0x338>
        case REQ_STM32_STATUS:       CALL(on_fpga_status);        break;
 8001d16:	bf00      	nop
 8001d18:	e008      	b.n	8001d2c <dispatch+0x338>
        case REQ_SET_ORIGIN:         CALL(on_set_origin);         break;
 8001d1a:	bf00      	nop
 8001d1c:	e006      	b.n	8001d2c <dispatch+0x338>
        case REQ_ENCODER_STATUS:     CALL(on_encoder_status);     break;
 8001d1e:	bf00      	nop
 8001d20:	e004      	b.n	8001d2c <dispatch+0x338>
        case REQ_SET_MICROSTEPS:     CALL(on_set_microsteps);     break;
 8001d22:	bf00      	nop
 8001d24:	e002      	b.n	8001d2c <dispatch+0x338>
        case REQ_SET_MICROSTEPS_AX:  CALL(on_set_microsteps_axes);break;
 8001d26:	bf00      	nop
 8001d28:	e000      	b.n	8001d2c <dispatch+0x338>
        case REQ_TEST_HELLO:         CALL(on_test_hello);         break;
 8001d2a:	bf00      	nop
    }
    #undef CALL
}
 8001d2c:	3718      	adds	r7, #24
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	2000009c 	.word	0x2000009c

08001d38 <router_feed_bytes>:

// Como o app já entrega um frame completo, basta validar header/tail e despachar.
void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	607a      	str	r2, [r7, #4]
    if (!r || !data || len < 4) return;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d016      	beq.n	8001d78 <router_feed_bytes+0x40>
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d013      	beq.n	8001d78 <router_feed_bytes+0x40>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2b03      	cmp	r3, #3
 8001d54:	d910      	bls.n	8001d78 <router_feed_bytes+0x40>
    if (data[0] != REQ_HEADER) return;
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	2baa      	cmp	r3, #170	@ 0xaa
 8001d5c:	d10e      	bne.n	8001d7c <router_feed_bytes+0x44>
    if (data[len - 1] != REQ_TAIL) return;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	3b01      	subs	r3, #1
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	4413      	add	r3, r2
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b55      	cmp	r3, #85	@ 0x55
 8001d6a:	d109      	bne.n	8001d80 <router_feed_bytes+0x48>
    dispatch(r, data, len);
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	68b9      	ldr	r1, [r7, #8]
 8001d70:	68f8      	ldr	r0, [r7, #12]
 8001d72:	f7ff fe3f 	bl	80019f4 <dispatch>
 8001d76:	e004      	b.n	8001d82 <router_feed_bytes+0x4a>
    if (!r || !data || len < 4) return;
 8001d78:	bf00      	nop
 8001d7a:	e002      	b.n	8001d82 <router_feed_bytes+0x4a>
    if (data[0] != REQ_HEADER) return;
 8001d7c:	bf00      	nop
 8001d7e:	e000      	b.n	8001d82 <router_feed_bytes+0x4a>
    if (data[len - 1] != REQ_TAIL) return;
 8001d80:	bf00      	nop
}
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <home_service_init>:

LOG_SVC_DEFINE(LOG_SVC_HOME, "home");

static home_status_t g_home;

void home_service_init(void) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af04      	add	r7, sp, #16
	g_home.axis_done_mask = 0;
 8001d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001dbc <home_service_init+0x34>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
	g_home.error_flags = 0;
 8001d94:	4b09      	ldr	r3, [pc, #36]	@ (8001dbc <home_service_init+0x34>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	705a      	strb	r2, [r3, #1]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8001d9a:	4a09      	ldr	r2, [pc, #36]	@ (8001dc0 <home_service_init+0x38>)
 8001d9c:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <home_service_init+0x3c>)
 8001d9e:	9302      	str	r3, [sp, #8]
 8001da0:	4b09      	ldr	r3, [pc, #36]	@ (8001dc8 <home_service_init+0x40>)
 8001da2:	9301      	str	r3, [sp, #4]
 8001da4:	4b09      	ldr	r3, [pc, #36]	@ (8001dcc <home_service_init+0x44>)
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	4613      	mov	r3, r2
 8001daa:	2200      	movs	r2, #0
 8001dac:	2100      	movs	r1, #0
 8001dae:	2003      	movs	r0, #3
 8001db0:	f000 fd3a 	bl	8002828 <log_event_auto>
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	200000d0 	.word	0x200000d0
 8001dc0:	08010fac 	.word	0x08010fac
 8001dc4:	08010fb4 	.word	0x08010fb4
 8001dc8:	08010fb8 	.word	0x08010fb8
 8001dcc:	08010fbc 	.word	0x08010fbc

08001dd0 <home_on_move_home>:
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af04      	add	r7, sp, #16
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_home", "not_implemented");
 8001dda:	4a08      	ldr	r2, [pc, #32]	@ (8001dfc <home_on_move_home+0x2c>)
 8001ddc:	4b08      	ldr	r3, [pc, #32]	@ (8001e00 <home_on_move_home+0x30>)
 8001dde:	9302      	str	r3, [sp, #8]
 8001de0:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <home_on_move_home+0x34>)
 8001de2:	9301      	str	r3, [sp, #4]
 8001de4:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <home_on_move_home+0x38>)
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	4613      	mov	r3, r2
 8001dea:	2200      	movs	r2, #0
 8001dec:	2101      	movs	r1, #1
 8001dee:	2003      	movs	r0, #3
 8001df0:	f000 fd1a 	bl	8002828 <log_event_auto>
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	08010fac 	.word	0x08010fac
 8001e00:	08010fc4 	.word	0x08010fc4
 8001e04:	08010fb8 	.word	0x08010fb8
 8001e08:	08010fd4 	.word	0x08010fd4

08001e0c <led_gpio_config_output>:
#else
#define LED_GPIO_ON_LEVEL  GPIO_PIN_RESET
#define LED_GPIO_OFF_LEVEL GPIO_PIN_SET
#endif

static void led_gpio_config_output(const led_channel_state_t *led) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
    if (!led)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d019      	beq.n	8001e4e <led_gpio_config_output+0x42>
        return;
    GPIO_InitTypeDef gi = {0};
 8001e1a:	f107 030c 	add.w	r3, r7, #12
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	60da      	str	r2, [r3, #12]
 8001e28:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	889b      	ldrh	r3, [r3, #4]
 8001e2e:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 8001e30:	2301      	movs	r3, #1
 8001e32:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(led->port, &gi);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f107 020c 	add.w	r2, r7, #12
 8001e44:	4611      	mov	r1, r2
 8001e46:	4618      	mov	r0, r3
 8001e48:	f006 f856 	bl	8007ef8 <HAL_GPIO_Init>
 8001e4c:	e000      	b.n	8001e50 <led_gpio_config_output+0x44>
        return;
 8001e4e:	bf00      	nop
}
 8001e50:	3720      	adds	r7, #32
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <led_gpio_config_pwm>:

static void led_gpio_config_pwm(const led_channel_state_t *led) {
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b088      	sub	sp, #32
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
    if (!led)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d01c      	beq.n	8001e9e <led_gpio_config_pwm+0x48>
        return;
    GPIO_InitTypeDef gi = {0};
 8001e64:	f107 030c 	add.w	r3, r7, #12
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
    gi.Pin = led->pin;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	889b      	ldrh	r3, [r3, #4]
 8001e78:	60fb      	str	r3, [r7, #12]
    gi.Mode = GPIO_MODE_AF_PP;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	613b      	str	r3, [r7, #16]
    gi.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	617b      	str	r3, [r7, #20]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61bb      	str	r3, [r7, #24]
    gi.Alternate = led->alternate;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(led->port, &gi);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f107 020c 	add.w	r2, r7, #12
 8001e94:	4611      	mov	r1, r2
 8001e96:	4618      	mov	r0, r3
 8001e98:	f006 f82e 	bl	8007ef8 <HAL_GPIO_Init>
 8001e9c:	e000      	b.n	8001ea0 <led_gpio_config_pwm+0x4a>
        return;
 8001e9e:	bf00      	nop
}
 8001ea0:	3720      	adds	r7, #32
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <led_push_response>:
 *    resposta; em caso negativo, registra o erro e abandona o envio para evitar
 *    inserir dados inválidos na fila.
 *  - Após a codificação, confere o resultado de app_resp_push para sinalizar e
 *    logar falhas na fila de saída (por exemplo, quando estiver cheia).
 */
static void led_push_response(uint8_t frame_id, uint8_t mask, uint8_t status) {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b088      	sub	sp, #32
 8001eac:	af02      	add	r7, sp, #8
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	71bb      	strb	r3, [r7, #6]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	717b      	strb	r3, [r7, #5]
    uint8_t raw[7];
    led_ctrl_resp_t resp = { frame_id, mask, status };
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	733b      	strb	r3, [r7, #12]
 8001ebe:	79bb      	ldrb	r3, [r7, #6]
 8001ec0:	737b      	strb	r3, [r7, #13]
 8001ec2:	797b      	ldrb	r3, [r7, #5]
 8001ec4:	73bb      	strb	r3, [r7, #14]
    if (led_ctrl_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8001ec6:	f107 0110 	add.w	r1, r7, #16
 8001eca:	f107 030c 	add.w	r3, r7, #12
 8001ece:	2207      	movs	r2, #7
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff f9e1 	bl	8001298 <led_ctrl_resp_encoder>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d00c      	beq.n	8001ef6 <led_push_response+0x4e>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "resp", "failed to encode led ack");
 8001edc:	4a12      	ldr	r2, [pc, #72]	@ (8001f28 <led_push_response+0x80>)
 8001ede:	4b13      	ldr	r3, [pc, #76]	@ (8001f2c <led_push_response+0x84>)
 8001ee0:	9301      	str	r3, [sp, #4]
 8001ee2:	4b13      	ldr	r3, [pc, #76]	@ (8001f30 <led_push_response+0x88>)
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	f06f 0201 	mvn.w	r2, #1
 8001eec:	2164      	movs	r1, #100	@ 0x64
 8001eee:	2001      	movs	r0, #1
 8001ef0:	f000 fc9a 	bl	8002828 <log_event_auto>
 8001ef4:	e014      	b.n	8001f20 <led_push_response+0x78>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8001ef6:	f107 0310 	add.w	r3, r7, #16
 8001efa:	2107      	movs	r1, #7
 8001efc:	4618      	mov	r0, r3
 8001efe:	f004 f95b 	bl	80061b8 <app_resp_push>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00b      	beq.n	8001f20 <led_push_response+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "resp", "failed to queue led ack");
 8001f08:	4a07      	ldr	r2, [pc, #28]	@ (8001f28 <led_push_response+0x80>)
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f34 <led_push_response+0x8c>)
 8001f0c:	9301      	str	r3, [sp, #4]
 8001f0e:	4b08      	ldr	r3, [pc, #32]	@ (8001f30 <led_push_response+0x88>)
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	4613      	mov	r3, r2
 8001f14:	f06f 0203 	mvn.w	r2, #3
 8001f18:	2164      	movs	r1, #100	@ 0x64
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	f000 fc84 	bl	8002828 <log_event_auto>
    }
}
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	08010fe0 	.word	0x08010fe0
 8001f2c:	08010fe4 	.word	0x08010fe4
 8001f30:	08011000 	.word	0x08011000
 8001f34:	08011008 	.word	0x08011008

08001f38 <led_timer_get_clock>:

static uint32_t led_timer_get_clock(void) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
    uint32_t clk = HAL_RCC_GetPCLK2Freq();
 8001f3e:	f007 ff93 	bl	8009e68 <HAL_RCC_GetPCLK2Freq>
 8001f42:	6078      	str	r0, [r7, #4]
#if defined(RCC_CFGR_PPRE2) && defined(RCC_CFGR_PPRE2_DIV1)
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE2);
 8001f44:	4b09      	ldr	r3, [pc, #36]	@ (8001f6c <led_timer_get_clock+0x34>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8001f4c:	603b      	str	r3, [r7, #0]
    if (presc != RCC_CFGR_PPRE2_DIV1 && presc != 0u) {
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d005      	beq.n	8001f60 <led_timer_get_clock+0x28>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d002      	beq.n	8001f60 <led_timer_get_clock+0x28>
        clk *= 2u;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	607b      	str	r3, [r7, #4]
    }
#endif
    return clk;
 8001f60:	687b      	ldr	r3, [r7, #4]
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000

08001f70 <led_compute_period_ticks>:
 * ~1,22 kHz (80 MHz / 65 536). Para atingir frequências como 1 Hz ou 0,2 Hz
 * é necessário reduzir o clock efetivo do TIM15 via prescaler (por exemplo,
 * PSC = 7999 → divisor efetivo 8 000 → f_min ≈ 0,15 Hz).
 */

static uint32_t led_compute_period_ticks(uint16_t freq_centi_hz) {
 8001f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f74:	b094      	sub	sp, #80	@ 0x50
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	4603      	mov	r3, r0
 8001f7a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (freq_centi_hz == 0u)
 8001f7c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <led_compute_period_ticks+0x16>
        return 0u;
 8001f82:	2300      	movs	r3, #0
 8001f84:	e066      	b.n	8002054 <led_compute_period_ticks+0xe4>

    uint32_t timer_clk = led_timer_get_clock();
 8001f86:	f7ff ffd7 	bl	8001f38 <led_timer_get_clock>
 8001f8a:	6478      	str	r0, [r7, #68]	@ 0x44
    uint32_t prescaler = (uint32_t)htim15.Init.Prescaler + 1u;
 8001f8c:	4b34      	ldr	r3, [pc, #208]	@ (8002060 <led_compute_period_ticks+0xf0>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	3301      	adds	r3, #1
 8001f92:	643b      	str	r3, [r7, #64]	@ 0x40
    if (prescaler == 0u)
 8001f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <led_compute_period_ticks+0x2e>
        return 0u;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	e05a      	b.n	8002054 <led_compute_period_ticks+0xe4>

    uint32_t clk_per_second = timer_clk / prescaler;
 8001f9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001fa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (clk_per_second == 0u)
 8001fa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d101      	bne.n	8001fb2 <led_compute_period_ticks+0x42>
        return 0u;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	e050      	b.n	8002054 <led_compute_period_ticks+0xe4>

    uint64_t scaled_clock = (uint64_t)clk_per_second * 100u;
 8001fb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	4698      	mov	r8, r3
 8001fb8:	4691      	mov	r9, r2
 8001fba:	4642      	mov	r2, r8
 8001fbc:	464b      	mov	r3, r9
 8001fbe:	1891      	adds	r1, r2, r2
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	415b      	adcs	r3, r3
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fca:	eb12 0408 	adds.w	r4, r2, r8
 8001fce:	eb43 0509 	adc.w	r5, r3, r9
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	f04f 0300 	mov.w	r3, #0
 8001fda:	016b      	lsls	r3, r5, #5
 8001fdc:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001fe0:	0162      	lsls	r2, r4, #5
 8001fe2:	eb14 0a02 	adds.w	sl, r4, r2
 8001fe6:	eb45 0b03 	adc.w	fp, r5, r3
 8001fea:	eb1a 0308 	adds.w	r3, sl, r8
 8001fee:	603b      	str	r3, [r7, #0]
 8001ff0:	eb4b 0309 	adc.w	r3, fp, r9
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001ffa:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
    uint64_t ticks = (scaled_clock + ((uint64_t)freq_centi_hz / 2u)) / (uint64_t)freq_centi_hz;
 8001ffe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002000:	085b      	lsrs	r3, r3, #1
 8002002:	b29b      	uxth	r3, r3
 8002004:	b29b      	uxth	r3, r3
 8002006:	2200      	movs	r2, #0
 8002008:	623b      	str	r3, [r7, #32]
 800200a:	627a      	str	r2, [r7, #36]	@ 0x24
 800200c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002010:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002014:	4621      	mov	r1, r4
 8002016:	1889      	adds	r1, r1, r2
 8002018:	61b9      	str	r1, [r7, #24]
 800201a:	4629      	mov	r1, r5
 800201c:	eb43 0101 	adc.w	r1, r3, r1
 8002020:	61f9      	str	r1, [r7, #28]
 8002022:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002024:	2200      	movs	r2, #0
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	617a      	str	r2, [r7, #20]
 800202a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800202e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002032:	f7fe f96d 	bl	8000310 <__aeabi_uldivmod>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    if (ticks > 0xFFFFFFFFu)
 800203e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002042:	2b01      	cmp	r3, #1
 8002044:	d305      	bcc.n	8002052 <led_compute_period_ticks+0xe2>
        ticks = 0xFFFFFFFFu;
 8002046:	f04f 32ff 	mov.w	r2, #4294967295
 800204a:	f04f 0300 	mov.w	r3, #0
 800204e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    return (uint32_t)ticks;
 8002052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002054:	4618      	mov	r0, r3
 8002056:	3750      	adds	r7, #80	@ 0x50
 8002058:	46bd      	mov	sp, r7
 800205a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800205e:	bf00      	nop
 8002060:	200031d4 	.word	0x200031d4

08002064 <led_apply_pwm>:

static void led_apply_pwm(uint32_t period_ticks, uint32_t pulse_ticks) {
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
    if (period_ticks == 0u)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <led_apply_pwm+0x14>
        period_ticks = 1u;
 8002074:	2301      	movs	r3, #1
 8002076:	607b      	str	r3, [r7, #4]
    if (pulse_ticks > period_ticks)
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	429a      	cmp	r2, r3
 800207e:	d901      	bls.n	8002084 <led_apply_pwm+0x20>
        pulse_ticks = period_ticks;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	603b      	str	r3, [r7, #0]

    uint32_t arr = (period_ticks > 0u) ? (period_ticks - 1u) : 0u;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d002      	beq.n	8002090 <led_apply_pwm+0x2c>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	3b01      	subs	r3, #1
 800208e:	e000      	b.n	8002092 <led_apply_pwm+0x2e>
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(&htim15, arr);
 8002094:	4b0a      	ldr	r3, [pc, #40]	@ (80020c0 <led_apply_pwm+0x5c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800209c:	4a08      	ldr	r2, [pc, #32]	@ (80020c0 <led_apply_pwm+0x5c>)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, pulse_ticks);
 80020a2:	4b07      	ldr	r3, [pc, #28]	@ (80020c0 <led_apply_pwm+0x5c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_GenerateEvent(&htim15, TIM_EVENTSOURCE_UPDATE);
 80020aa:	2101      	movs	r1, #1
 80020ac:	4804      	ldr	r0, [pc, #16]	@ (80020c0 <led_apply_pwm+0x5c>)
 80020ae:	f00b fa4d 	bl	800d54c <HAL_TIM_GenerateEvent>
    htim15.Init.Period = arr;
 80020b2:	4a03      	ldr	r2, [pc, #12]	@ (80020c0 <led_apply_pwm+0x5c>)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	60d3      	str	r3, [r2, #12]
}
 80020b8:	bf00      	nop
 80020ba:	3710      	adds	r7, #16
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	200031d4 	.word	0x200031d4

080020c4 <led_force_off>:

static void led_force_off(led_channel_state_t *led) {
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b088      	sub	sp, #32
 80020c8:	af04      	add	r7, sp, #16
 80020ca:	6078      	str	r0, [r7, #4]
    if (!led)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d029      	beq.n	8002126 <led_force_off+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 80020d2:	f000 f913 	bl	80022fc <led_pwm_stop>
 80020d6:	4603      	mov	r3, r0
 80020d8:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d00d      	beq.n	80020fc <led_force_off+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 80020e0:	4a13      	ldr	r2, [pc, #76]	@ (8002130 <led_force_off+0x6c>)
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	9302      	str	r3, [sp, #8]
 80020e6:	4b13      	ldr	r3, [pc, #76]	@ (8002134 <led_force_off+0x70>)
 80020e8:	9301      	str	r3, [sp, #4]
 80020ea:	4b13      	ldr	r3, [pc, #76]	@ (8002138 <led_force_off+0x74>)
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	4613      	mov	r3, r2
 80020f0:	f06f 0203 	mvn.w	r2, #3
 80020f4:	2164      	movs	r1, #100	@ 0x64
 80020f6:	2001      	movs	r0, #1
 80020f8:	f000 fb96 	bl	8002828 <log_event_auto>
    }
    led_gpio_config_output(led);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff fe85 	bl	8001e0c <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_OFF_LEVEL);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6818      	ldr	r0, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	889b      	ldrh	r3, [r3, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	4619      	mov	r1, r3
 800210e:	f006 f99f 	bl	8008450 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_OFF;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	735a      	strb	r2, [r3, #13]
 8002124:	e000      	b.n	8002128 <led_force_off+0x64>
        return;
 8002126:	bf00      	nop
}
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	08010fe0 	.word	0x08010fe0
 8002134:	08011020 	.word	0x08011020
 8002138:	08011044 	.word	0x08011044

0800213c <led_force_on>:

static void led_force_on(led_channel_state_t *led) {
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af04      	add	r7, sp, #16
 8002142:	6078      	str	r0, [r7, #4]
    if (!led)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d029      	beq.n	800219e <led_force_on+0x62>
        return;
    HAL_StatusTypeDef st = led_pwm_stop();
 800214a:	f000 f8d7 	bl	80022fc <led_pwm_stop>
 800214e:	4603      	mov	r3, r0
 8002150:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8002152:	7bfb      	ldrb	r3, [r7, #15]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00d      	beq.n	8002174 <led_force_on+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao parar PWM do TIM15 (%d)", (int)st);
 8002158:	4a13      	ldr	r2, [pc, #76]	@ (80021a8 <led_force_on+0x6c>)
 800215a:	7bfb      	ldrb	r3, [r7, #15]
 800215c:	9302      	str	r3, [sp, #8]
 800215e:	4b13      	ldr	r3, [pc, #76]	@ (80021ac <led_force_on+0x70>)
 8002160:	9301      	str	r3, [sp, #4]
 8002162:	4b13      	ldr	r3, [pc, #76]	@ (80021b0 <led_force_on+0x74>)
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	4613      	mov	r3, r2
 8002168:	f06f 0203 	mvn.w	r2, #3
 800216c:	2164      	movs	r1, #100	@ 0x64
 800216e:	2001      	movs	r0, #1
 8002170:	f000 fb5a 	bl	8002828 <log_event_auto>
    }
    led_gpio_config_output(led);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff fe49 	bl	8001e0c <led_gpio_config_output>
    HAL_GPIO_WritePin(led->port, led->pin, LED_GPIO_ON_LEVEL);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6818      	ldr	r0, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	889b      	ldrh	r3, [r3, #4]
 8002182:	2201      	movs	r2, #1
 8002184:	4619      	mov	r1, r3
 8002186:	f006 f963 	bl	8008450 <HAL_GPIO_WritePin>
    led->mode = LED_MODE_ON;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2201      	movs	r2, #1
 800218e:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = 0u;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	81da      	strh	r2, [r3, #14]
    led->is_on = 1u;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	735a      	strb	r2, [r3, #13]
 800219c:	e000      	b.n	80021a0 <led_force_on+0x64>
        return;
 800219e:	bf00      	nop
}
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	08010fe0 	.word	0x08010fe0
 80021ac:	08011020 	.word	0x08011020
 80021b0:	08011044 	.word	0x08011044

080021b4 <led_force_blink>:

static void led_force_blink(led_channel_state_t *led, uint16_t freq_centi_hz) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af02      	add	r7, sp, #8
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	807b      	strh	r3, [r7, #2]
    if (!led || freq_centi_hz == 0u)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d03c      	beq.n	8002240 <led_force_blink+0x8c>
 80021c6:	887b      	ldrh	r3, [r7, #2]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d039      	beq.n	8002240 <led_force_blink+0x8c>
        return;
    uint32_t period_ticks = led_compute_period_ticks(freq_centi_hz);
 80021cc:	887b      	ldrh	r3, [r7, #2]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff fece 	bl	8001f70 <led_compute_period_ticks>
 80021d4:	60f8      	str	r0, [r7, #12]
    if (period_ticks < 2u)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d801      	bhi.n	80021e0 <led_force_blink+0x2c>
        period_ticks = 2u;
 80021dc:	2302      	movs	r3, #2
 80021de:	60fb      	str	r3, [r7, #12]
    if (period_ticks > (uint32_t)0x10000u)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021e6:	d902      	bls.n	80021ee <led_force_blink+0x3a>
        period_ticks = 0x10000u;
 80021e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021ec:	60fb      	str	r3, [r7, #12]

    uint32_t pulse_ticks = period_ticks / 2u;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	085b      	lsrs	r3, r3, #1
 80021f2:	60bb      	str	r3, [r7, #8]
    led_gpio_config_pwm(led);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff fe2e 	bl	8001e56 <led_gpio_config_pwm>
    led_apply_pwm(period_ticks, pulse_ticks);
 80021fa:	68b9      	ldr	r1, [r7, #8]
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f7ff ff31 	bl	8002064 <led_apply_pwm>
    if (led_pwm_start() != HAL_OK) {
 8002202:	f000 f85d 	bl	80022c0 <led_pwm_start>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d00f      	beq.n	800222c <led_force_blink+0x78>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao iniciar PWM do TIM15");
 800220c:	4a0e      	ldr	r2, [pc, #56]	@ (8002248 <led_force_blink+0x94>)
 800220e:	4b0f      	ldr	r3, [pc, #60]	@ (800224c <led_force_blink+0x98>)
 8002210:	9301      	str	r3, [sp, #4]
 8002212:	4b0f      	ldr	r3, [pc, #60]	@ (8002250 <led_force_blink+0x9c>)
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	4613      	mov	r3, r2
 8002218:	f06f 0203 	mvn.w	r2, #3
 800221c:	2164      	movs	r1, #100	@ 0x64
 800221e:	2001      	movs	r0, #1
 8002220:	f000 fb02 	bl	8002828 <log_event_auto>
        led_force_off(led);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f7ff ff4d 	bl	80020c4 <led_force_off>
        return;
 800222a:	e00a      	b.n	8002242 <led_force_blink+0x8e>
    }
    led->mode = LED_MODE_BLINK;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2202      	movs	r2, #2
 8002230:	731a      	strb	r2, [r3, #12]
    led->frequency_centi_hz = freq_centi_hz;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	887a      	ldrh	r2, [r7, #2]
 8002236:	81da      	strh	r2, [r3, #14]
    led->is_on = 0u;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	735a      	strb	r2, [r3, #13]
 800223e:	e000      	b.n	8002242 <led_force_blink+0x8e>
        return;
 8002240:	bf00      	nop
}
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	08010fe0 	.word	0x08010fe0
 800224c:	0801104c 	.word	0x0801104c
 8002250:	08011044 	.word	0x08011044

08002254 <led_apply_config>:

static void led_apply_config(led_channel_state_t *led, uint8_t mode, uint16_t freq_centi_hz) {
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	460b      	mov	r3, r1
 800225e:	70fb      	strb	r3, [r7, #3]
 8002260:	4613      	mov	r3, r2
 8002262:	803b      	strh	r3, [r7, #0]
    if (!led)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d026      	beq.n	80022b8 <led_apply_config+0x64>
        return;

    if (mode > LED_MODE_BLINK)
 800226a:	78fb      	ldrb	r3, [r7, #3]
 800226c:	2b02      	cmp	r3, #2
 800226e:	d901      	bls.n	8002274 <led_apply_config+0x20>
        mode = LED_MODE_OFF;
 8002270:	2300      	movs	r3, #0
 8002272:	70fb      	strb	r3, [r7, #3]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002274:	f3ef 8310 	mrs	r3, PRIMASK
 8002278:	60bb      	str	r3, [r7, #8]
  return(result);
 800227a:	68bb      	ldr	r3, [r7, #8]

    uint32_t primask = __get_PRIMASK();
 800227c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800227e:	b672      	cpsid	i
}
 8002280:	bf00      	nop
    __disable_irq();

    if (mode == LED_MODE_ON) {
 8002282:	78fb      	ldrb	r3, [r7, #3]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d103      	bne.n	8002290 <led_apply_config+0x3c>
        led_force_on(led);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f7ff ff57 	bl	800213c <led_force_on>
 800228e:	e00e      	b.n	80022ae <led_apply_config+0x5a>
    } else if (mode == LED_MODE_BLINK && freq_centi_hz > 0u) {
 8002290:	78fb      	ldrb	r3, [r7, #3]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d108      	bne.n	80022a8 <led_apply_config+0x54>
 8002296:	883b      	ldrh	r3, [r7, #0]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d005      	beq.n	80022a8 <led_apply_config+0x54>
        led_force_blink(led, freq_centi_hz);
 800229c:	883b      	ldrh	r3, [r7, #0]
 800229e:	4619      	mov	r1, r3
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f7ff ff87 	bl	80021b4 <led_force_blink>
 80022a6:	e002      	b.n	80022ae <led_apply_config+0x5a>
    } else {
        led_force_off(led);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f7ff ff0b 	bl	80020c4 <led_force_off>
    }

    if (primask == 0u) {
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d102      	bne.n	80022ba <led_apply_config+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 80022b4:	b662      	cpsie	i
}
 80022b6:	e000      	b.n	80022ba <led_apply_config+0x66>
        return;
 80022b8:	bf00      	nop
        __enable_irq();
    }
}
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <led_pwm_start>:

static HAL_StatusTypeDef led_pwm_start(void) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
    if (g_pwm_running)
 80022c6:	4b0b      	ldr	r3, [pc, #44]	@ (80022f4 <led_pwm_start+0x34>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <led_pwm_start+0x12>
        return HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	e00c      	b.n	80022ec <led_pwm_start+0x2c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 80022d2:	2100      	movs	r1, #0
 80022d4:	4808      	ldr	r0, [pc, #32]	@ (80022f8 <led_pwm_start+0x38>)
 80022d6:	f00a f87f 	bl	800c3d8 <HAL_TIM_PWM_Start>
 80022da:	4603      	mov	r3, r0
 80022dc:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Start(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d102      	bne.n	80022ea <led_pwm_start+0x2a>
        g_pwm_running = 1u;
 80022e4:	4b03      	ldr	r3, [pc, #12]	@ (80022f4 <led_pwm_start+0x34>)
 80022e6:	2201      	movs	r2, #1
 80022e8:	701a      	strb	r2, [r3, #0]
    }
    return st;
 80022ea:	79fb      	ldrb	r3, [r7, #7]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	200000d2 	.word	0x200000d2
 80022f8:	200031d4 	.word	0x200031d4

080022fc <led_pwm_stop>:

static HAL_StatusTypeDef led_pwm_stop(void) {
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
    if (!g_pwm_running)
 8002302:	4b17      	ldr	r3, [pc, #92]	@ (8002360 <led_pwm_stop+0x64>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d101      	bne.n	800230e <led_pwm_stop+0x12>
        return HAL_OK;
 800230a:	2300      	movs	r3, #0
 800230c:	e024      	b.n	8002358 <led_pwm_stop+0x5c>

    HAL_StatusTypeDef st = HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 800230e:	2100      	movs	r1, #0
 8002310:	4814      	ldr	r0, [pc, #80]	@ (8002364 <led_pwm_stop+0x68>)
 8002312:	f00a fa11 	bl	800c738 <HAL_TIM_PWM_Stop>
 8002316:	4603      	mov	r3, r0
 8002318:	71fb      	strb	r3, [r7, #7]
#if defined(TIM_CHANNEL_1N)
    if (st == HAL_OK) {
        st = HAL_TIMEx_PWMN_Stop(&htim15, TIM_CHANNEL_1);
    }
#endif
    if (st == HAL_OK) {
 800231a:	79fb      	ldrb	r3, [r7, #7]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d11a      	bne.n	8002356 <led_pwm_stop+0x5a>
        __HAL_TIM_DISABLE(&htim15);
 8002320:	4b10      	ldr	r3, [pc, #64]	@ (8002364 <led_pwm_stop+0x68>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6a1a      	ldr	r2, [r3, #32]
 8002326:	f241 1311 	movw	r3, #4369	@ 0x1111
 800232a:	4013      	ands	r3, r2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d10f      	bne.n	8002350 <led_pwm_stop+0x54>
 8002330:	4b0c      	ldr	r3, [pc, #48]	@ (8002364 <led_pwm_stop+0x68>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6a1a      	ldr	r2, [r3, #32]
 8002336:	f240 4344 	movw	r3, #1092	@ 0x444
 800233a:	4013      	ands	r3, r2
 800233c:	2b00      	cmp	r3, #0
 800233e:	d107      	bne.n	8002350 <led_pwm_stop+0x54>
 8002340:	4b08      	ldr	r3, [pc, #32]	@ (8002364 <led_pwm_stop+0x68>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <led_pwm_stop+0x68>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 0201 	bic.w	r2, r2, #1
 800234e:	601a      	str	r2, [r3, #0]
        g_pwm_running = 0u;
 8002350:	4b03      	ldr	r3, [pc, #12]	@ (8002360 <led_pwm_stop+0x64>)
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
    }
    return st;
 8002356:	79fb      	ldrb	r3, [r7, #7]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	200000d2 	.word	0x200000d2
 8002364:	200031d4 	.word	0x200031d4

08002368 <led_service_init>:

void led_service_init(void) {
 8002368:	b580      	push	{r7, lr}
 800236a:	b08a      	sub	sp, #40	@ 0x28
 800236c:	af02      	add	r7, sp, #8
    g_pwm_running = 0u;
 800236e:	4b42      	ldr	r3, [pc, #264]	@ (8002478 <led_service_init+0x110>)
 8002370:	2200      	movs	r2, #0
 8002372:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002374:	2300      	movs	r3, #0
 8002376:	61fb      	str	r3, [r7, #28]
 8002378:	e02d      	b.n	80023d6 <led_service_init+0x6e>
        led_gpio_config_output(&g_leds[i]);
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	011b      	lsls	r3, r3, #4
 800237e:	4a3f      	ldr	r2, [pc, #252]	@ (800247c <led_service_init+0x114>)
 8002380:	4413      	add	r3, r2
 8002382:	4618      	mov	r0, r3
 8002384:	f7ff fd42 	bl	8001e0c <led_gpio_config_output>
        HAL_GPIO_WritePin(g_leds[i].port, g_leds[i].pin, LED_GPIO_OFF_LEVEL);
 8002388:	4a3c      	ldr	r2, [pc, #240]	@ (800247c <led_service_init+0x114>)
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	011b      	lsls	r3, r3, #4
 800238e:	4413      	add	r3, r2
 8002390:	6818      	ldr	r0, [r3, #0]
 8002392:	4a3a      	ldr	r2, [pc, #232]	@ (800247c <led_service_init+0x114>)
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	4413      	add	r3, r2
 800239a:	3304      	adds	r3, #4
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	2200      	movs	r2, #0
 80023a0:	4619      	mov	r1, r3
 80023a2:	f006 f855 	bl	8008450 <HAL_GPIO_WritePin>
        g_leds[i].mode = LED_MODE_OFF;
 80023a6:	4a35      	ldr	r2, [pc, #212]	@ (800247c <led_service_init+0x114>)
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	011b      	lsls	r3, r3, #4
 80023ac:	4413      	add	r3, r2
 80023ae:	330c      	adds	r3, #12
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]
        g_leds[i].frequency_centi_hz = 0u;
 80023b4:	4a31      	ldr	r2, [pc, #196]	@ (800247c <led_service_init+0x114>)
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	4413      	add	r3, r2
 80023bc:	330e      	adds	r3, #14
 80023be:	2200      	movs	r2, #0
 80023c0:	801a      	strh	r2, [r3, #0]
        g_leds[i].is_on = 0u;
 80023c2:	4a2e      	ldr	r2, [pc, #184]	@ (800247c <led_service_init+0x114>)
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	011b      	lsls	r3, r3, #4
 80023c8:	4413      	add	r3, r2
 80023ca:	330d      	adds	r3, #13
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	3301      	adds	r3, #1
 80023d4:	61fb      	str	r3, [r7, #28]
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d0ce      	beq.n	800237a <led_service_init+0x12>
    }

    if (htim15.Instance != TIM15) {
 80023dc:	4b28      	ldr	r3, [pc, #160]	@ (8002480 <led_service_init+0x118>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a28      	ldr	r2, [pc, #160]	@ (8002484 <led_service_init+0x11c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d001      	beq.n	80023ea <led_service_init+0x82>
        MX_TIM15_Init();
 80023e6:	f004 fe13 	bl	8007010 <MX_TIM15_Init>
    }

    if (HAL_TIM_PWM_Init(&htim15) != HAL_OK) {
 80023ea:	4825      	ldr	r0, [pc, #148]	@ (8002480 <led_service_init+0x118>)
 80023ec:	f009 fee0 	bl	800c1b0 <HAL_TIM_PWM_Init>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d00c      	beq.n	8002410 <led_service_init+0xa8>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao inicializar PWM do TIM15");
 80023f6:	4a24      	ldr	r2, [pc, #144]	@ (8002488 <led_service_init+0x120>)
 80023f8:	4b24      	ldr	r3, [pc, #144]	@ (800248c <led_service_init+0x124>)
 80023fa:	9301      	str	r3, [sp, #4]
 80023fc:	4b24      	ldr	r3, [pc, #144]	@ (8002490 <led_service_init+0x128>)
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	4613      	mov	r3, r2
 8002402:	f06f 0203 	mvn.w	r2, #3
 8002406:	2164      	movs	r1, #100	@ 0x64
 8002408:	2001      	movs	r0, #1
 800240a:	f000 fa0d 	bl	8002828 <log_event_auto>
        return;
 800240e:	e02f      	b.n	8002470 <led_service_init+0x108>
    }

    TIM_OC_InitTypeDef oc = {0};
 8002410:	463b      	mov	r3, r7
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	605a      	str	r2, [r3, #4]
 8002418:	609a      	str	r2, [r3, #8]
 800241a:	60da      	str	r2, [r3, #12]
 800241c:	611a      	str	r2, [r3, #16]
 800241e:	615a      	str	r2, [r3, #20]
 8002420:	619a      	str	r2, [r3, #24]
    oc.OCMode = TIM_OCMODE_PWM1;
 8002422:	2360      	movs	r3, #96	@ 0x60
 8002424:	603b      	str	r3, [r7, #0]
#if LED_ACTIVE_HIGH
    oc.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002426:	2300      	movs	r3, #0
 8002428:	60bb      	str	r3, [r7, #8]
    oc.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
#else
    oc.OCPolarity = TIM_OCPOLARITY_LOW;
    oc.OCNPolarity = TIM_OCNPOLARITY_LOW;
#endif
    oc.OCFastMode = TIM_OCFAST_DISABLE;
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]
    oc.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
    oc.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002436:	2300      	movs	r3, #0
 8002438:	61bb      	str	r3, [r7, #24]
    oc.Pulse = 0u;
 800243a:	2300      	movs	r3, #0
 800243c:	607b      	str	r3, [r7, #4]

    if (HAL_TIM_PWM_ConfigChannel(&htim15, &oc, TIM_CHANNEL_1) != HAL_OK) {
 800243e:	463b      	mov	r3, r7
 8002440:	2200      	movs	r2, #0
 8002442:	4619      	mov	r1, r3
 8002444:	480e      	ldr	r0, [pc, #56]	@ (8002480 <led_service_init+0x118>)
 8002446:	f00a fe33 	bl	800d0b0 <HAL_TIM_PWM_ConfigChannel>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d00c      	beq.n	800246a <led_service_init+0x102>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "timer", "falha ao configurar canal PWM do TIM15");
 8002450:	4a0d      	ldr	r2, [pc, #52]	@ (8002488 <led_service_init+0x120>)
 8002452:	4b10      	ldr	r3, [pc, #64]	@ (8002494 <led_service_init+0x12c>)
 8002454:	9301      	str	r3, [sp, #4]
 8002456:	4b0e      	ldr	r3, [pc, #56]	@ (8002490 <led_service_init+0x128>)
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	4613      	mov	r3, r2
 800245c:	f06f 0203 	mvn.w	r2, #3
 8002460:	2164      	movs	r1, #100	@ 0x64
 8002462:	2001      	movs	r0, #1
 8002464:	f000 f9e0 	bl	8002828 <log_event_auto>
        return;
 8002468:	e002      	b.n	8002470 <led_service_init+0x108>
    }

    led_force_off(&g_leds[0]);
 800246a:	4804      	ldr	r0, [pc, #16]	@ (800247c <led_service_init+0x114>)
 800246c:	f7ff fe2a 	bl	80020c4 <led_force_off>
}
 8002470:	3720      	adds	r7, #32
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200000d2 	.word	0x200000d2
 800247c:	20000000 	.word	0x20000000
 8002480:	200031d4 	.word	0x200031d4
 8002484:	40014000 	.word	0x40014000
 8002488:	08010fe0 	.word	0x08010fe0
 800248c:	0801106c 	.word	0x0801106c
 8002490:	08011044 	.word	0x08011044
 8002494:	08011090 	.word	0x08011090

08002498 <led_on_led_ctrl>:

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8002498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800249a:	b097      	sub	sp, #92	@ 0x5c
 800249c:	af0a      	add	r7, sp, #40	@ 0x28
 800249e:	6178      	str	r0, [r7, #20]
 80024a0:	6139      	str	r1, [r7, #16]
    led_ctrl_req_t req;
    if (!frame)
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f000 80d2 	beq.w	800264e <led_on_led_ctrl+0x1b6>
        return;
    if (len < LED_CTRL_REQ_TOTAL_LEN || len > LED_CTRL_REQ_PADDED_TOTAL_LEN) {
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	2b08      	cmp	r3, #8
 80024ae:	d902      	bls.n	80024b6 <led_on_led_ctrl+0x1e>
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80024b4:	d90e      	bls.n	80024d4 <led_on_led_ctrl+0x3c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "len", "invalid led frame len=%lu", (unsigned long)len);
 80024b6:	4a68      	ldr	r2, [pc, #416]	@ (8002658 <led_on_led_ctrl+0x1c0>)
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	9302      	str	r3, [sp, #8]
 80024bc:	4b67      	ldr	r3, [pc, #412]	@ (800265c <led_on_led_ctrl+0x1c4>)
 80024be:	9301      	str	r3, [sp, #4]
 80024c0:	4b67      	ldr	r3, [pc, #412]	@ (8002660 <led_on_led_ctrl+0x1c8>)
 80024c2:	9300      	str	r3, [sp, #0]
 80024c4:	4613      	mov	r3, r2
 80024c6:	f06f 0203 	mvn.w	r2, #3
 80024ca:	2164      	movs	r1, #100	@ 0x64
 80024cc:	2001      	movs	r0, #1
 80024ce:	f000 f9ab 	bl	8002828 <log_event_auto>
        return;
 80024d2:	e0bd      	b.n	8002650 <led_on_led_ctrl+0x1b8>
    }
    proto_result_t decode_status = led_ctrl_req_decoder(frame, len, &req);
 80024d4:	f107 031c 	add.w	r3, r7, #28
 80024d8:	461a      	mov	r2, r3
 80024da:	6939      	ldr	r1, [r7, #16]
 80024dc:	6978      	ldr	r0, [r7, #20]
 80024de:	f7fe f988 	bl	80007f2 <led_ctrl_req_decoder>
 80024e2:	4603      	mov	r3, r0
 80024e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (decode_status != PROTO_OK) {
 80024e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d00f      	beq.n	8002510 <led_on_led_ctrl+0x78>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "decode", "failed to decode led request (%d)", (int)decode_status);
 80024f0:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 80024f4:	4958      	ldr	r1, [pc, #352]	@ (8002658 <led_on_led_ctrl+0x1c0>)
 80024f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80024fa:	9302      	str	r3, [sp, #8]
 80024fc:	4b59      	ldr	r3, [pc, #356]	@ (8002664 <led_on_led_ctrl+0x1cc>)
 80024fe:	9301      	str	r3, [sp, #4]
 8002500:	4b59      	ldr	r3, [pc, #356]	@ (8002668 <led_on_led_ctrl+0x1d0>)
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	460b      	mov	r3, r1
 8002506:	2164      	movs	r1, #100	@ 0x64
 8002508:	2001      	movs	r0, #1
 800250a:	f000 f98d 	bl	8002828 <log_event_auto>
        return;
 800250e:	e09f      	b.n	8002650 <led_on_led_ctrl+0x1b8>
    }

    const uint8_t requested_mask = req.ledMask;
 8002510:	7f7b      	ldrb	r3, [r7, #29]
 8002512:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    const uint8_t valid_mask = LED_MASK_LED1;
 8002516:	2301      	movs	r3, #1
 8002518:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    uint8_t ack_mask = 0u;
 800251c:	2300      	movs	r3, #0
 800251e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t status = PROTO_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002528:	2300      	movs	r3, #0
 800252a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800252c:	e02d      	b.n	800258a <led_on_led_ctrl+0xf2>
        uint8_t mask_bit = LED_MASK_LED1;
 800252e:	2301      	movs	r3, #1
 8002530:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if ((requested_mask & mask_bit) == 0u) {
 8002534:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002538:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800253c:	4013      	ands	r3, r2
 800253e:	b2db      	uxtb	r3, r3
 8002540:	2b00      	cmp	r3, #0
 8002542:	d01e      	beq.n	8002582 <led_on_led_ctrl+0xea>
            continue;
        }
        ack_mask |= mask_bit;
 8002544:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002548:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800254c:	4313      	orrs	r3, r2
 800254e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        led_apply_config(&g_leds[i], req.channel[i].mode, req.channel[i].frequency);
 8002552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002554:	011b      	lsls	r3, r3, #4
 8002556:	4a45      	ldr	r2, [pc, #276]	@ (800266c <led_on_led_ctrl+0x1d4>)
 8002558:	1898      	adds	r0, r3, r2
 800255a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	3320      	adds	r3, #32
 8002560:	f107 0210 	add.w	r2, r7, #16
 8002564:	4413      	add	r3, r2
 8002566:	f813 1c12 	ldrb.w	r1, [r3, #-18]
 800256a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	3320      	adds	r3, #32
 8002570:	f107 0210 	add.w	r2, r7, #16
 8002574:	4413      	add	r3, r2
 8002576:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800257a:	461a      	mov	r2, r3
 800257c:	f7ff fe6a 	bl	8002254 <led_apply_config>
 8002580:	e000      	b.n	8002584 <led_on_led_ctrl+0xec>
            continue;
 8002582:	bf00      	nop
    for (uint32_t i = 0; i < LED_CTRL_CHANNEL_COUNT; ++i) {
 8002584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002586:	3301      	adds	r3, #1
 8002588:	62bb      	str	r3, [r7, #40]	@ 0x28
 800258a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0ce      	beq.n	800252e <led_on_led_ctrl+0x96>
    }

    if ((requested_mask & (uint8_t)~valid_mask) != 0u) {
 8002590:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002594:	43db      	mvns	r3, r3
 8002596:	b2da      	uxtb	r2, r3
 8002598:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800259c:	4013      	ands	r3, r2
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <led_on_led_ctrl+0x114>
        status = PROTO_WARN;
 80025a4:	2301      	movs	r3, #1
 80025a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80025aa:	e00a      	b.n	80025c2 <led_on_led_ctrl+0x12a>
    } else if (ack_mask == 0u && requested_mask != 0u) {
 80025ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d106      	bne.n	80025c2 <led_on_led_ctrl+0x12a>
 80025b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d002      	beq.n	80025c2 <led_on_led_ctrl+0x12a>
        status = PROTO_WARN;
 80025bc:	2301      	movs	r3, #1
 80025be:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    }

    led_push_response(req.frameId, ack_mask, status);
 80025c2:	7f3b      	ldrb	r3, [r7, #28]
 80025c4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80025c8:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fc6b 	bl	8001ea8 <led_push_response>

    LOGA_THIS(LOG_STATE_APPLIED, status, "applied",
 80025d2:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80025d6:	4e20      	ldr	r6, [pc, #128]	@ (8002658 <led_on_led_ctrl+0x1c0>)
 80025d8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80025dc:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 80025e0:	4b22      	ldr	r3, [pc, #136]	@ (800266c <led_on_led_ctrl+0x1d4>)
 80025e2:	7b1b      	ldrb	r3, [r3, #12]
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	4b21      	ldr	r3, [pc, #132]	@ (800266c <led_on_led_ctrl+0x1d4>)
 80025e8:	89db      	ldrh	r3, [r3, #14]
 80025ea:	4821      	ldr	r0, [pc, #132]	@ (8002670 <led_on_led_ctrl+0x1d8>)
 80025ec:	fba0 0303 	umull	r0, r3, r0, r3
 80025f0:	095b      	lsrs	r3, r3, #5
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	4b1d      	ldr	r3, [pc, #116]	@ (800266c <led_on_led_ctrl+0x1d4>)
 80025f8:	89db      	ldrh	r3, [r3, #14]
 80025fa:	481d      	ldr	r0, [pc, #116]	@ (8002670 <led_on_led_ctrl+0x1d8>)
 80025fc:	fba0 5003 	umull	r5, r0, r0, r3
 8002600:	0940      	lsrs	r0, r0, #5
 8002602:	2564      	movs	r5, #100	@ 0x64
 8002604:	fb05 f000 	mul.w	r0, r5, r0
 8002608:	1a1b      	subs	r3, r3, r0
 800260a:	b29b      	uxth	r3, r3
 800260c:	461d      	mov	r5, r3
 800260e:	4b17      	ldr	r3, [pc, #92]	@ (800266c <led_on_led_ctrl+0x1d4>)
 8002610:	7b5b      	ldrb	r3, [r3, #13]
 8002612:	607b      	str	r3, [r7, #4]
 8002614:	4b17      	ldr	r3, [pc, #92]	@ (8002674 <led_on_led_ctrl+0x1dc>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800261a:	3301      	adds	r3, #1
 800261c:	4815      	ldr	r0, [pc, #84]	@ (8002674 <led_on_led_ctrl+0x1dc>)
 800261e:	6800      	ldr	r0, [r0, #0]
 8002620:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002622:	9009      	str	r0, [sp, #36]	@ 0x24
 8002624:	9308      	str	r3, [sp, #32]
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	9007      	str	r0, [sp, #28]
 800262a:	9506      	str	r5, [sp, #24]
 800262c:	68b8      	ldr	r0, [r7, #8]
 800262e:	9005      	str	r0, [sp, #20]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	9304      	str	r3, [sp, #16]
 8002634:	9103      	str	r1, [sp, #12]
 8002636:	9202      	str	r2, [sp, #8]
 8002638:	4b0f      	ldr	r3, [pc, #60]	@ (8002678 <led_on_led_ctrl+0x1e0>)
 800263a:	9301      	str	r3, [sp, #4]
 800263c:	4b0f      	ldr	r3, [pc, #60]	@ (800267c <led_on_led_ctrl+0x1e4>)
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	4633      	mov	r3, r6
 8002642:	4622      	mov	r2, r4
 8002644:	2102      	movs	r1, #2
 8002646:	2001      	movs	r0, #1
 8002648:	f000 f8ee 	bl	8002828 <log_event_auto>
 800264c:	e000      	b.n	8002650 <led_on_led_ctrl+0x1b8>
        return;
 800264e:	bf00      	nop
              (unsigned long)(g_leds[0].frequency_centi_hz / 100u),
              (unsigned long)(g_leds[0].frequency_centi_hz % 100u),
              g_leds[0].is_on,
              (unsigned long)(__HAL_TIM_GET_AUTORELOAD(&htim15) + 1u),
              (unsigned long)__HAL_TIM_GET_COMPARE(&htim15, TIM_CHANNEL_1));
 8002650:	3734      	adds	r7, #52	@ 0x34
 8002652:	46bd      	mov	sp, r7
 8002654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002656:	bf00      	nop
 8002658:	08010fe0 	.word	0x08010fe0
 800265c:	080110b8 	.word	0x080110b8
 8002660:	080110d4 	.word	0x080110d4
 8002664:	080110d8 	.word	0x080110d8
 8002668:	080110fc 	.word	0x080110fc
 800266c:	20000000 	.word	0x20000000
 8002670:	51eb851f 	.word	0x51eb851f
 8002674:	200031d4 	.word	0x200031d4
 8002678:	08011104 	.word	0x08011104
 800267c:	08011154 	.word	0x08011154

08002680 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002688:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800268c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002690:	f003 0301 	and.w	r3, r3, #1
 8002694:	2b00      	cmp	r3, #0
 8002696:	d013      	beq.n	80026c0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002698:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800269c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80026a0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00b      	beq.n	80026c0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80026a8:	e000      	b.n	80026ac <ITM_SendChar+0x2c>
    {
      __NOP();
 80026aa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80026ac:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0f9      	beq.n	80026aa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80026b6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	b2d2      	uxtb	r2, r2
 80026be:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80026c0:	687b      	ldr	r3, [r7, #4]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
	...

080026d0 <log_service_init>:
// mesmo quando o SWO estiver habilitado.
#ifndef LOG_FORCE_UART
#define LOG_FORCE_UART 0
#endif

void log_service_init(void){
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
    // Garante stdout sem buffer para que o printf descarregue imediatamente na UART.
    setvbuf(stdout, NULL, _IONBF, 0);
 80026d4:	4b04      	ldr	r3, [pc, #16]	@ (80026e8 <log_service_init+0x18>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6898      	ldr	r0, [r3, #8]
 80026da:	2300      	movs	r3, #0
 80026dc:	2202      	movs	r2, #2
 80026de:	2100      	movs	r1, #0
 80026e0:	f00d fc06 	bl	800fef0 <setvbuf>
}
 80026e4:	bf00      	nop
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20000030 	.word	0x20000030

080026ec <log_event_ids>:

void log_poll(void){
    // No-op: a transmissão é síncrona via _write/HAL_UART_Transmit.
}

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	603a      	str	r2, [r7, #0]
 80026f6:	71fb      	strb	r3, [r7, #7]
 80026f8:	460b      	mov	r3, r1
 80026fa:	71bb      	strb	r3, [r7, #6]
    printf("L:svc=%u,state=%u,status=%ld\r\n", (unsigned)service_id, (unsigned)state_id, (long)status);
 80026fc:	79f9      	ldrb	r1, [r7, #7]
 80026fe:	79ba      	ldrb	r2, [r7, #6]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	4803      	ldr	r0, [pc, #12]	@ (8002710 <log_event_ids+0x24>)
 8002704:	f00d fbe2 	bl	800fecc <iprintf>
}
 8002708:	bf00      	nop
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	0801115c 	.word	0x0801115c

08002714 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
    if(!service_name) service_name = "?";
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <log_event_names+0x16>
 8002726:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <log_event_names+0x40>)
 8002728:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <log_event_names+0x20>
 8002730:	4b08      	ldr	r3, [pc, #32]	@ (8002754 <log_event_names+0x40>)
 8002732:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <log_event_names+0x2a>
 800273a:	4b06      	ldr	r3, [pc, #24]	@ (8002754 <log_event_names+0x40>)
 800273c:	607b      	str	r3, [r7, #4]
    printf("LOG:service=%s,state=%s,status=%s\r\n", service_name, state_name, status_text);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68ba      	ldr	r2, [r7, #8]
 8002742:	68f9      	ldr	r1, [r7, #12]
 8002744:	4804      	ldr	r0, [pc, #16]	@ (8002758 <log_event_names+0x44>)
 8002746:	f00d fbc1 	bl	800fecc <iprintf>
}
 800274a:	bf00      	nop
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	0801117c 	.word	0x0801117c
 8002758:	08011180 	.word	0x08011180

0800275c <log_swo_enabled>:

// Verifica em tempo de execução se o SWO/ITM está habilitado (porta 0).
static inline int log_swo_enabled(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002760:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <log_swo_enabled+0x4c>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002768:	2b00      	cmp	r3, #0
 800276a:	d017      	beq.n	800279c <log_swo_enabled+0x40>
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 800276c:	4b0f      	ldr	r3, [pc, #60]	@ (80027ac <log_swo_enabled+0x50>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 0320 	and.w	r3, r3, #32
    return ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk) &&
 8002774:	2b00      	cmp	r3, #0
 8002776:	d011      	beq.n	800279c <log_swo_enabled+0x40>
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002778:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800277c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8002780:	f003 0301 	and.w	r3, r3, #1
            (DBGMCU->CR & DBGMCU_CR_TRACE_IOEN) &&
 8002784:	2b00      	cmp	r3, #0
 8002786:	d009      	beq.n	800279c <log_swo_enabled+0x40>
            (ITM->TER & (1UL << 0)));
 8002788:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800278c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8002790:	f003 0301 	and.w	r3, r3, #1
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <log_swo_enabled+0x40>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <log_swo_enabled+0x42>
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000edf0 	.word	0xe000edf0
 80027ac:	e0042000 	.word	0xe0042000

080027b0 <_write>:

// Retarget de printf: usa SWO quando disponível; senão, USART1.
int _write(int fd, char *ptr, int len)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
    if (fd != 1 && fd != 2)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d005      	beq.n	80027ce <_write+0x1e>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d002      	beq.n	80027ce <_write+0x1e>
        return -1;
 80027c8:	f04f 33ff 	mov.w	r3, #4294967295
 80027cc:	e026      	b.n	800281c <_write+0x6c>

    if (!LOG_FORCE_UART && log_swo_enabled()) {
 80027ce:	f7ff ffc5 	bl	800275c <log_swo_enabled>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d012      	beq.n	80027fe <_write+0x4e>
        // Envia sem desabilitar interrupções para não afetar o tempo do TIM6
        for (int i = 0; i < len; ++i) {
 80027d8:	2300      	movs	r3, #0
 80027da:	617b      	str	r3, [r7, #20]
 80027dc:	e009      	b.n	80027f2 <_write+0x42>
            ITM_SendChar((uint32_t)ptr[i]);
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	4413      	add	r3, r2
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff ff4a 	bl	8002680 <ITM_SendChar>
        for (int i = 0; i < len; ++i) {
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	3301      	adds	r3, #1
 80027f0:	617b      	str	r3, [r7, #20]
 80027f2:	697a      	ldr	r2, [r7, #20]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	dbf1      	blt.n	80027de <_write+0x2e>
        }
        return len;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	e00e      	b.n	800281c <_write+0x6c>
    }

    // Fallback: UART1 síncrona
    if (HAL_UART_Transmit(&huart1, (uint8_t *)ptr, (uint16_t)len, HAL_MAX_DELAY) == HAL_OK)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	b29a      	uxth	r2, r3
 8002802:	f04f 33ff 	mov.w	r3, #4294967295
 8002806:	68b9      	ldr	r1, [r7, #8]
 8002808:	4806      	ldr	r0, [pc, #24]	@ (8002824 <_write+0x74>)
 800280a:	f00c fb01 	bl	800ee10 <HAL_UART_Transmit>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <_write+0x68>
        return len;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	e001      	b.n	800281c <_write+0x6c>
    return -1;
 8002818:	f04f 33ff 	mov.w	r3, #4294967295
}
 800281c:	4618      	mov	r0, r3
 800281e:	3718      	adds	r7, #24
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	20003220 	.word	0x20003220

08002828 <log_event_auto>:

void log_event_auto(log_service_id_t service_id, log_state_id_t state_id, int32_t status,
                    const char* service_name, const char* state_name,
                    const char* fmt, ...){
 8002828:	b580      	push	{r7, lr}
 800282a:	b0a8      	sub	sp, #160	@ 0xa0
 800282c:	af00      	add	r7, sp, #0
 800282e:	60ba      	str	r2, [r7, #8]
 8002830:	607b      	str	r3, [r7, #4]
 8002832:	4603      	mov	r3, r0
 8002834:	73fb      	strb	r3, [r7, #15]
 8002836:	460b      	mov	r3, r1
 8002838:	73bb      	strb	r3, [r7, #14]
    (void)service_id;
    (void)state_id;
    (void)status;

    char text[128];
    if(fmt && fmt[0]){
 800283a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800283e:	2b00      	cmp	r3, #0
 8002840:	d010      	beq.n	8002864 <log_event_auto+0x3c>
 8002842:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d00b      	beq.n	8002864 <log_event_auto+0x3c>
        va_list ap;
        va_start(ap, fmt);
 800284c:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8002850:	617b      	str	r3, [r7, #20]
        (void)vsnprintf(text, sizeof text, fmt, ap);
 8002852:	f107 0018 	add.w	r0, r7, #24
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800285c:	2180      	movs	r1, #128	@ 0x80
 800285e:	f00d fc6d 	bl	801013c <vsniprintf>
    if(fmt && fmt[0]){
 8002862:	e003      	b.n	800286c <log_event_auto+0x44>
        va_end(ap);
    }else{
        text[0] = '?';
 8002864:	233f      	movs	r3, #63	@ 0x3f
 8002866:	763b      	strb	r3, [r7, #24]
        text[1] = '\0';
 8002868:	2300      	movs	r3, #0
 800286a:	767b      	strb	r3, [r7, #25]
    }
    const char* svc = service_name ? service_name : "?";
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d001      	beq.n	8002876 <log_event_auto+0x4e>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	e000      	b.n	8002878 <log_event_auto+0x50>
 8002876:	4b0d      	ldr	r3, [pc, #52]	@ (80028ac <log_event_auto+0x84>)
 8002878:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    const char* stn = state_name ? state_name : "?";
 800287c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002880:	2b00      	cmp	r3, #0
 8002882:	d002      	beq.n	800288a <log_event_auto+0x62>
 8002884:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002888:	e000      	b.n	800288c <log_event_auto+0x64>
 800288a:	4b08      	ldr	r3, [pc, #32]	@ (80028ac <log_event_auto+0x84>)
 800288c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    printf("LOG:service=%s,state=%s,status=%s\r\n", svc, stn, text);
 8002890:	f107 0318 	add.w	r3, r7, #24
 8002894:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8002898:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800289c:	4804      	ldr	r0, [pc, #16]	@ (80028b0 <log_event_auto+0x88>)
 800289e:	f00d fb15 	bl	800fecc <iprintf>
}
 80028a2:	bf00      	nop
 80028a4:	37a0      	adds	r7, #160	@ 0xa0
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	0801117c 	.word	0x0801117c
 80028b0:	08011180 	.word	0x08011180

080028b4 <gpio_bsrr_set>:
    { GPIOB, GPIO_PIN_1, GPIOA, GPIO_PIN_2, GPIOD, GPIO_PIN_14,
      MOTION_ENCODER_TYPE_TIM, &htim5, NULL, 32u },
};

static inline void gpio_bsrr_set(GPIO_TypeDef *port, uint16_t pin)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	460b      	mov	r3, r1
 80028be:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d003      	beq.n	80028ce <gpio_bsrr_set+0x1a>
    port->BSRR = pin;
 80028c6:	887a      	ldrh	r2, [r7, #2]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	619a      	str	r2, [r3, #24]
 80028cc:	e000      	b.n	80028d0 <gpio_bsrr_set+0x1c>
    if (!port) return;
 80028ce:	bf00      	nop
}
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr

080028da <gpio_bsrr_reset>:
static inline void gpio_bsrr_reset(GPIO_TypeDef *port, uint16_t pin)
{
 80028da:	b480      	push	{r7}
 80028dc:	b083      	sub	sp, #12
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
 80028e2:	460b      	mov	r3, r1
 80028e4:	807b      	strh	r3, [r7, #2]
    if (!port) return;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d004      	beq.n	80028f6 <gpio_bsrr_reset+0x1c>
    port->BSRR = ((uint32_t)pin) << 16u;
 80028ec:	887b      	ldrh	r3, [r7, #2]
 80028ee:	041a      	lsls	r2, r3, #16
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	619a      	str	r2, [r3, #24]
 80028f4:	e000      	b.n	80028f8 <gpio_bsrr_reset+0x1e>
    if (!port) return;
 80028f6:	bf00      	nop
}
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
	...

08002904 <motion_hw_init>:

void motion_hw_init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
    // Garante STEP baixo e drivers desabilitados
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 800290a:	2300      	movs	r3, #0
 800290c:	71fb      	strb	r3, [r7, #7]
 800290e:	e02b      	b.n	8002968 <motion_hw_init+0x64>
        gpio_bsrr_reset(g_axis[i].step_port, g_axis[i].step_pin);
 8002910:	79fa      	ldrb	r2, [r7, #7]
 8002912:	493d      	ldr	r1, [pc, #244]	@ (8002a08 <motion_hw_init+0x104>)
 8002914:	4613      	mov	r3, r2
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	4413      	add	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	440b      	add	r3, r1
 800291e:	6818      	ldr	r0, [r3, #0]
 8002920:	79fa      	ldrb	r2, [r7, #7]
 8002922:	4939      	ldr	r1, [pc, #228]	@ (8002a08 <motion_hw_init+0x104>)
 8002924:	4613      	mov	r3, r2
 8002926:	00db      	lsls	r3, r3, #3
 8002928:	4413      	add	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	3304      	adds	r3, #4
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	4619      	mov	r1, r3
 8002934:	f7ff ffd1 	bl	80028da <gpio_bsrr_reset>
        // Enable ativo em baixo: mantém alto (desabilitado)
        gpio_bsrr_set(g_axis[i].ena_port, g_axis[i].ena_pin);
 8002938:	79fa      	ldrb	r2, [r7, #7]
 800293a:	4933      	ldr	r1, [pc, #204]	@ (8002a08 <motion_hw_init+0x104>)
 800293c:	4613      	mov	r3, r2
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	4413      	add	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	440b      	add	r3, r1
 8002946:	3310      	adds	r3, #16
 8002948:	6818      	ldr	r0, [r3, #0]
 800294a:	79fa      	ldrb	r2, [r7, #7]
 800294c:	492e      	ldr	r1, [pc, #184]	@ (8002a08 <motion_hw_init+0x104>)
 800294e:	4613      	mov	r3, r2
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	3314      	adds	r3, #20
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	4619      	mov	r1, r3
 800295e:	f7ff ffa9 	bl	80028b4 <gpio_bsrr_set>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 8002962:	79fb      	ldrb	r3, [r7, #7]
 8002964:	3301      	adds	r3, #1
 8002966:	71fb      	strb	r3, [r7, #7]
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	2b02      	cmp	r3, #2
 800296c:	d9d0      	bls.n	8002910 <motion_hw_init+0xc>
    }

    // Zera contadores e inicia encoders conforme o tipo de periférico
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 800296e:	2300      	movs	r3, #0
 8002970:	71bb      	strb	r3, [r7, #6]
 8002972:	e034      	b.n	80029de <motion_hw_init+0xda>
        const motion_axis_hw_t *axis = &g_axis[i];
 8002974:	79ba      	ldrb	r2, [r7, #6]
 8002976:	4613      	mov	r3, r2
 8002978:	00db      	lsls	r3, r3, #3
 800297a:	4413      	add	r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4a22      	ldr	r2, [pc, #136]	@ (8002a08 <motion_hw_init+0x104>)
 8002980:	4413      	add	r3, r2
 8002982:	603b      	str	r3, [r7, #0]
        if (axis->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	7d9b      	ldrb	r3, [r3, #22]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d110      	bne.n	80029ae <motion_hw_init+0xaa>
            __HAL_TIM_SET_COUNTER(axis->tim, 0u);
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2200      	movs	r2, #0
 8002994:	625a      	str	r2, [r3, #36]	@ 0x24
            if (HAL_TIM_Encoder_Start(axis->tim, TIM_CHANNEL_ALL) != HAL_OK) {
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	213c      	movs	r1, #60	@ 0x3c
 800299c:	4618      	mov	r0, r3
 800299e:	f00a f9c1 	bl	800cd24 <HAL_TIM_Encoder_Start>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d017      	beq.n	80029d8 <motion_hw_init+0xd4>
                Error_Handler();
 80029a8:	f003 ffd2 	bl	8006950 <Error_Handler>
 80029ac:	e014      	b.n	80029d8 <motion_hw_init+0xd4>
            }
        } else if (axis->encoder_type == MOTION_ENCODER_TYPE_LPTIM) {
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	7d9b      	ldrb	r3, [r3, #22]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d110      	bne.n	80029d8 <motion_hw_init+0xd4>
            (void)HAL_LPTIM_Encoder_Stop(axis->lptim);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f006 f842 	bl	8008a44 <HAL_LPTIM_Encoder_Stop>
            if (HAL_LPTIM_Encoder_Start(axis->lptim, LPTIM_ENCODER_PERIOD) != HAL_OK) {
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	69db      	ldr	r3, [r3, #28]
 80029c4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80029c8:	4618      	mov	r0, r3
 80029ca:	f005 ffb1 	bl	8008930 <HAL_LPTIM_Encoder_Start>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <motion_hw_init+0xd4>
                Error_Handler();
 80029d4:	f003 ffbc 	bl	8006950 <Error_Handler>
    for (uint8_t i = 0; i < MOTION_AXIS_COUNT; ++i) {
 80029d8:	79bb      	ldrb	r3, [r7, #6]
 80029da:	3301      	adds	r3, #1
 80029dc:	71bb      	strb	r3, [r7, #6]
 80029de:	79bb      	ldrb	r3, [r7, #6]
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d9c7      	bls.n	8002974 <motion_hw_init+0x70>
#endif
        }
    }

    // Mantém os EN dos eixos Y (1) e Z (2) ativados (nível baixo) conforme solicitado
    gpio_bsrr_reset(g_axis[1].ena_port, g_axis[1].ena_pin);
 80029e4:	4b09      	ldr	r3, [pc, #36]	@ (8002a0c <motion_hw_init+0x108>)
 80029e6:	2220      	movs	r2, #32
 80029e8:	4611      	mov	r1, r2
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7ff ff75 	bl	80028da <gpio_bsrr_reset>
    gpio_bsrr_reset(g_axis[2].ena_port, g_axis[2].ena_pin);
 80029f0:	4b07      	ldr	r3, [pc, #28]	@ (8002a10 <motion_hw_init+0x10c>)
 80029f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80029f6:	4611      	mov	r1, r2
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff6e 	bl	80028da <gpio_bsrr_reset>
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	08011644 	.word	0x08011644
 8002a0c:	48000800 	.word	0x48000800
 8002a10:	48000c00 	.word	0x48000c00

08002a14 <motion_hw_set_dir>:

void motion_hw_set_dir(uint8_t axis, uint8_t dir)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	460a      	mov	r2, r1
 8002a1e:	71fb      	strb	r3, [r7, #7]
 8002a20:	4613      	mov	r3, r2
 8002a22:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002a24:	79fb      	ldrb	r3, [r7, #7]
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d82e      	bhi.n	8002a88 <motion_hw_set_dir+0x74>
    if (dir) gpio_bsrr_set(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002a2a:	79bb      	ldrb	r3, [r7, #6]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d015      	beq.n	8002a5c <motion_hw_set_dir+0x48>
 8002a30:	79fa      	ldrb	r2, [r7, #7]
 8002a32:	4917      	ldr	r1, [pc, #92]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a34:	4613      	mov	r3, r2
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	4413      	add	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	440b      	add	r3, r1
 8002a3e:	3308      	adds	r3, #8
 8002a40:	6818      	ldr	r0, [r3, #0]
 8002a42:	79fa      	ldrb	r2, [r7, #7]
 8002a44:	4912      	ldr	r1, [pc, #72]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a46:	4613      	mov	r3, r2
 8002a48:	00db      	lsls	r3, r3, #3
 8002a4a:	4413      	add	r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	440b      	add	r3, r1
 8002a50:	330c      	adds	r3, #12
 8002a52:	881b      	ldrh	r3, [r3, #0]
 8002a54:	4619      	mov	r1, r3
 8002a56:	f7ff ff2d 	bl	80028b4 <gpio_bsrr_set>
 8002a5a:	e016      	b.n	8002a8a <motion_hw_set_dir+0x76>
    else     gpio_bsrr_reset(g_axis[axis].dir_port, g_axis[axis].dir_pin);
 8002a5c:	79fa      	ldrb	r2, [r7, #7]
 8002a5e:	490c      	ldr	r1, [pc, #48]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a60:	4613      	mov	r3, r2
 8002a62:	00db      	lsls	r3, r3, #3
 8002a64:	4413      	add	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	440b      	add	r3, r1
 8002a6a:	3308      	adds	r3, #8
 8002a6c:	6818      	ldr	r0, [r3, #0]
 8002a6e:	79fa      	ldrb	r2, [r7, #7]
 8002a70:	4907      	ldr	r1, [pc, #28]	@ (8002a90 <motion_hw_set_dir+0x7c>)
 8002a72:	4613      	mov	r3, r2
 8002a74:	00db      	lsls	r3, r3, #3
 8002a76:	4413      	add	r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	440b      	add	r3, r1
 8002a7c:	330c      	adds	r3, #12
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	4619      	mov	r1, r3
 8002a82:	f7ff ff2a 	bl	80028da <gpio_bsrr_reset>
 8002a86:	e000      	b.n	8002a8a <motion_hw_set_dir+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002a88:	bf00      	nop
}
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	08011644 	.word	0x08011644

08002a94 <motion_hw_enable>:

void motion_hw_enable(uint8_t axis, uint8_t enable)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	460a      	mov	r2, r1
 8002a9e:	71fb      	strb	r3, [r7, #7]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	71bb      	strb	r3, [r7, #6]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002aa4:	79fb      	ldrb	r3, [r7, #7]
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d82e      	bhi.n	8002b08 <motion_hw_enable+0x74>
    // Enable ativo em baixo: enable=1 -> força baixo
    if (enable) gpio_bsrr_reset(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002aaa:	79bb      	ldrb	r3, [r7, #6]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d015      	beq.n	8002adc <motion_hw_enable+0x48>
 8002ab0:	79fa      	ldrb	r2, [r7, #7]
 8002ab2:	4917      	ldr	r1, [pc, #92]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	4413      	add	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	440b      	add	r3, r1
 8002abe:	3310      	adds	r3, #16
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	79fa      	ldrb	r2, [r7, #7]
 8002ac4:	4912      	ldr	r1, [pc, #72]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	4413      	add	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	3314      	adds	r3, #20
 8002ad2:	881b      	ldrh	r3, [r3, #0]
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	f7ff ff00 	bl	80028da <gpio_bsrr_reset>
 8002ada:	e016      	b.n	8002b0a <motion_hw_enable+0x76>
    else        gpio_bsrr_set(g_axis[axis].ena_port, g_axis[axis].ena_pin);
 8002adc:	79fa      	ldrb	r2, [r7, #7]
 8002ade:	490c      	ldr	r1, [pc, #48]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	00db      	lsls	r3, r3, #3
 8002ae4:	4413      	add	r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	3310      	adds	r3, #16
 8002aec:	6818      	ldr	r0, [r3, #0]
 8002aee:	79fa      	ldrb	r2, [r7, #7]
 8002af0:	4907      	ldr	r1, [pc, #28]	@ (8002b10 <motion_hw_enable+0x7c>)
 8002af2:	4613      	mov	r3, r2
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	4413      	add	r3, r2
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	440b      	add	r3, r1
 8002afc:	3314      	adds	r3, #20
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	4619      	mov	r1, r3
 8002b02:	f7ff fed7 	bl	80028b4 <gpio_bsrr_set>
 8002b06:	e000      	b.n	8002b0a <motion_hw_enable+0x76>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b08:	bf00      	nop
}
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	08011644 	.word	0x08011644

08002b14 <motion_hw_step_high>:

void motion_hw_step_high(uint8_t axis)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b1e:	79fb      	ldrb	r3, [r7, #7]
 8002b20:	2b02      	cmp	r3, #2
 8002b22:	d814      	bhi.n	8002b4e <motion_hw_step_high+0x3a>
    gpio_bsrr_set(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002b24:	79fa      	ldrb	r2, [r7, #7]
 8002b26:	490c      	ldr	r1, [pc, #48]	@ (8002b58 <motion_hw_step_high+0x44>)
 8002b28:	4613      	mov	r3, r2
 8002b2a:	00db      	lsls	r3, r3, #3
 8002b2c:	4413      	add	r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	6818      	ldr	r0, [r3, #0]
 8002b34:	79fa      	ldrb	r2, [r7, #7]
 8002b36:	4908      	ldr	r1, [pc, #32]	@ (8002b58 <motion_hw_step_high+0x44>)
 8002b38:	4613      	mov	r3, r2
 8002b3a:	00db      	lsls	r3, r3, #3
 8002b3c:	4413      	add	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	440b      	add	r3, r1
 8002b42:	3304      	adds	r3, #4
 8002b44:	881b      	ldrh	r3, [r3, #0]
 8002b46:	4619      	mov	r1, r3
 8002b48:	f7ff feb4 	bl	80028b4 <gpio_bsrr_set>
 8002b4c:	e000      	b.n	8002b50 <motion_hw_step_high+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b4e:	bf00      	nop
}
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	08011644 	.word	0x08011644

08002b5c <motion_hw_step_low>:
void motion_hw_step_low(uint8_t axis)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	4603      	mov	r3, r0
 8002b64:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b66:	79fb      	ldrb	r3, [r7, #7]
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d814      	bhi.n	8002b96 <motion_hw_step_low+0x3a>
    gpio_bsrr_reset(g_axis[axis].step_port, g_axis[axis].step_pin);
 8002b6c:	79fa      	ldrb	r2, [r7, #7]
 8002b6e:	490c      	ldr	r1, [pc, #48]	@ (8002ba0 <motion_hw_step_low+0x44>)
 8002b70:	4613      	mov	r3, r2
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	4413      	add	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	440b      	add	r3, r1
 8002b7a:	6818      	ldr	r0, [r3, #0]
 8002b7c:	79fa      	ldrb	r2, [r7, #7]
 8002b7e:	4908      	ldr	r1, [pc, #32]	@ (8002ba0 <motion_hw_step_low+0x44>)
 8002b80:	4613      	mov	r3, r2
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	4413      	add	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	3304      	adds	r3, #4
 8002b8c:	881b      	ldrh	r3, [r3, #0]
 8002b8e:	4619      	mov	r1, r3
 8002b90:	f7ff fea3 	bl	80028da <gpio_bsrr_reset>
 8002b94:	e000      	b.n	8002b98 <motion_hw_step_low+0x3c>
    if (axis >= MOTION_AXIS_COUNT) return;
 8002b96:	bf00      	nop
}
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	08011644 	.word	0x08011644

08002ba4 <motion_hw_encoder_read_raw>:

uint32_t motion_hw_encoder_read_raw(uint8_t axis)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0;
 8002bae:	79fb      	ldrb	r3, [r7, #7]
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d901      	bls.n	8002bb8 <motion_hw_encoder_read_raw+0x14>
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	e015      	b.n	8002be4 <motion_hw_encoder_read_raw+0x40>
    const motion_axis_hw_t *hw = &g_axis[axis];
 8002bb8:	79fa      	ldrb	r2, [r7, #7]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	00db      	lsls	r3, r3, #3
 8002bbe:	4413      	add	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4a0b      	ldr	r2, [pc, #44]	@ (8002bf0 <motion_hw_encoder_read_raw+0x4c>)
 8002bc4:	4413      	add	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
    if (hw->encoder_type == MOTION_ENCODER_TYPE_TIM) {
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	7d9b      	ldrb	r3, [r3, #22]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d104      	bne.n	8002bda <motion_hw_encoder_read_raw+0x36>
        return (uint32_t)__HAL_TIM_GET_COUNTER(hw->tim);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd8:	e004      	b.n	8002be4 <motion_hw_encoder_read_raw+0x40>
    } else {
        return (uint32_t)(hw->lptim->Instance->CNT & 0xFFFFu);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	b29b      	uxth	r3, r3
    }
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	08011644 	.word	0x08011644

08002bf4 <motion_hw_encoder_bits>:

uint8_t motion_hw_encoder_bits(uint8_t axis)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) return 0u;
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d901      	bls.n	8002c08 <motion_hw_encoder_bits+0x14>
 8002c04:	2300      	movs	r3, #0
 8002c06:	e008      	b.n	8002c1a <motion_hw_encoder_bits+0x26>
    return g_axis[axis].counter_bits;
 8002c08:	79fa      	ldrb	r2, [r7, #7]
 8002c0a:	4907      	ldr	r1, [pc, #28]	@ (8002c28 <motion_hw_encoder_bits+0x34>)
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	4413      	add	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	440b      	add	r3, r1
 8002c16:	3320      	adds	r3, #32
 8002c18:	781b      	ldrb	r3, [r3, #0]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	08011644 	.word	0x08011644

08002c2c <dda_steps_per_rev_axis>:
#define STEPS_PER_REV_BASE   400u
#define DDA_STEPS_PER_REV    (STEPS_PER_REV_BASE * MICROSTEP_FACTOR)
/* Encoders por rotação (fornecido): X/Z = 40000, Y = 5000 */
static const uint32_t ENC_COUNTS_PER_REV[3] = { 40000u, 5000u, 40000u}; // X,Y,Z 
static volatile uint16_t g_microstep_factor[MOTION_AXIS_COUNT] = { MICROSTEP_FACTOR, MICROSTEP_FACTOR, MICROSTEP_FACTOR };
static inline uint32_t dda_steps_per_rev_axis(uint8_t axis) {
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	71fb      	strb	r3, [r7, #7]
    if (axis >= MOTION_AXIS_COUNT) axis = 0;
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d901      	bls.n	8002c40 <dda_steps_per_rev_axis+0x14>
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	71fb      	strb	r3, [r7, #7]
    return STEPS_PER_REV_BASE * (uint32_t)g_microstep_factor[axis];
 8002c40:	79fb      	ldrb	r3, [r7, #7]
 8002c42:	4a07      	ldr	r2, [pc, #28]	@ (8002c60 <dda_steps_per_rev_axis+0x34>)
 8002c44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002c50:	fb02 f303 	mul.w	r3, r2, r3
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	20000010 	.word	0x20000010

08002c64 <motion_csv_print>:
            (ITM->TCR & ITM_TCR_ITMENA_Msk) &&
            (ITM->TER & (1UL << 0)));
}

static inline void motion_csv_print(uint8_t axis, uint32_t id, uint32_t t_val, int32_t rel, uint32_t steps)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60b9      	str	r1, [r7, #8]
 8002c6c:	607a      	str	r2, [r7, #4]
 8002c6e:	603b      	str	r3, [r7, #0]
 8002c70:	4603      	mov	r3, r0
 8002c72:	73fb      	strb	r3, [r7, #15]
           (unsigned long)t_val,
           (int)rel,
           (unsigned long)steps);
#endif
#endif /* MOTION_CSV_TEXT_ENABLE */
}
 8002c74:	bf00      	nop
 8002c76:	3714      	adds	r7, #20
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <motion_lock>:
static volatile uint8_t g_demo_speed_idx = 1u;

/* =======================
 *  Helpers de lock
 * ======================= */
static inline uint32_t motion_lock(void) {
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c86:	f3ef 8310 	mrs	r3, PRIMASK
 8002c8a:	603b      	str	r3, [r7, #0]
  return(result);
 8002c8c:	683b      	ldr	r3, [r7, #0]
    uint32_t primask = __get_PRIMASK();
 8002c8e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c90:	b672      	cpsid	i
}
 8002c92:	bf00      	nop
    __disable_irq();
    return primask;
 8002c94:	687b      	ldr	r3, [r7, #4]
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr

08002ca2 <motion_unlock>:
static inline void motion_unlock(uint32_t primask) {
 8002ca2:	b480      	push	{r7}
 8002ca4:	b085      	sub	sp, #20
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f383 8810 	msr	PRIMASK, r3
}
 8002cb4:	bf00      	nop
    __set_PRIMASK(primask);
}
 8002cb6:	bf00      	nop
 8002cb8:	3714      	adds	r7, #20
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
	...

08002cc4 <motion_select_master_axis_progress>:
/* =======================
 *  Seleção de Mestre (modo progress)
 * ======================= */
#if MOTION_PROGRESS_MODE
static inline int8_t motion_select_master_axis_progress(void)
{
 8002cc4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002cc8:	b092      	sub	sp, #72	@ 0x48
 8002cca:	af00      	add	r7, sp, #0
    int8_t master = -1;
 8002ccc:	23ff      	movs	r3, #255	@ 0xff
 8002cce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint32_t m_num = 0u, m_den = 1u;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* 1) Preferir o menor progresso ENTRE eixos que ainda têm trabalho (ativo+fila)
          e que participam do segmento atual (total_steps>0). */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002cda:	2300      	movs	r3, #0
 8002cdc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002ce0:	e075      	b.n	8002dce <motion_select_master_axis_progress+0x10a>
        /* total restante (ativo + fila) em O(1) */
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8002ce2:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	4413      	add	r3, r2
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	4a5c      	ldr	r2, [pc, #368]	@ (8002e60 <motion_select_master_axis_progress+0x19c>)
 8002cf0:	4413      	add	r3, r2
 8002cf2:	623b      	str	r3, [r7, #32]
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002cf4:	6a3b      	ldr	r3, [r7, #32]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	6a3b      	ldr	r3, [r7, #32]
 8002cfa:	689b      	ldr	r3, [r3, #8]
                          ? (ax->total_steps - ax->emitted_steps) : 0u;
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d905      	bls.n	8002d0c <motion_select_master_axis_progress+0x48>
 8002d00:	6a3b      	ldr	r3, [r7, #32]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	6a3b      	ldr	r3, [r7, #32]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	e000      	b.n	8002d0e <motion_select_master_axis_progress+0x4a>
 8002d0c:	2300      	movs	r3, #0
        uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002d0e:	61fb      	str	r3, [r7, #28]
        uint32_t rem_total = active + g_queue_rem_steps[axis];
 8002d10:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002d14:	4a53      	ldr	r2, [pc, #332]	@ (8002e64 <motion_select_master_axis_progress+0x1a0>)
 8002d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d1a:	69fa      	ldr	r2, [r7, #28]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d04b      	beq.n	8002dbe <motion_select_master_axis_progress+0xfa>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 8002d26:	6a3b      	ldr	r3, [r7, #32]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d049      	beq.n	8002dc2 <motion_select_master_axis_progress+0xfe>

        uint32_t num = ax->emitted_steps; /* progresso acumulado */
 8002d2e:	6a3b      	ldr	r3, [r7, #32]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	617b      	str	r3, [r7, #20]
        uint32_t den = ax->total_steps;   /* tamanho do segmento */
 8002d34:	6a3b      	ldr	r3, [r7, #32]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	613b      	str	r3, [r7, #16]
        if (master < 0) { master = (int8_t)axis; m_num = num; m_den = den; }
 8002d3a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	da08      	bge.n	8002d54 <motion_select_master_axis_progress+0x90>
 8002d42:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002d46:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d52:	e037      	b.n	8002dc4 <motion_select_master_axis_progress+0x100>
        else if ((uint64_t)num * (uint64_t)m_den < (uint64_t)m_num * (uint64_t)den) {
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	2200      	movs	r2, #0
 8002d58:	4698      	mov	r8, r3
 8002d5a:	4691      	mov	r9, r2
 8002d5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d5e:	2200      	movs	r2, #0
 8002d60:	469a      	mov	sl, r3
 8002d62:	4693      	mov	fp, r2
 8002d64:	fb0a f209 	mul.w	r2, sl, r9
 8002d68:	fb08 f30b 	mul.w	r3, r8, fp
 8002d6c:	4413      	add	r3, r2
 8002d6e:	fba8 010a 	umull	r0, r1, r8, sl
 8002d72:	440b      	add	r3, r1
 8002d74:	4619      	mov	r1, r3
 8002d76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d78:	2200      	movs	r2, #0
 8002d7a:	60bb      	str	r3, [r7, #8]
 8002d7c:	60fa      	str	r2, [r7, #12]
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	2200      	movs	r2, #0
 8002d82:	603b      	str	r3, [r7, #0]
 8002d84:	607a      	str	r2, [r7, #4]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	683a      	ldr	r2, [r7, #0]
 8002d8a:	fb02 f203 	mul.w	r2, r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68be      	ldr	r6, [r7, #8]
 8002d92:	fb06 f303 	mul.w	r3, r6, r3
 8002d96:	4413      	add	r3, r2
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	683e      	ldr	r6, [r7, #0]
 8002d9c:	fba2 4506 	umull	r4, r5, r2, r6
 8002da0:	442b      	add	r3, r5
 8002da2:	461d      	mov	r5, r3
 8002da4:	42a0      	cmp	r0, r4
 8002da6:	eb71 0305 	sbcs.w	r3, r1, r5
 8002daa:	d20b      	bcs.n	8002dc4 <motion_select_master_axis_progress+0x100>
            master = (int8_t)axis; m_num = num; m_den = den;
 8002dac:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002db0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	643b      	str	r3, [r7, #64]	@ 0x40
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dbc:	e002      	b.n	8002dc4 <motion_select_master_axis_progress+0x100>
        if (rem_total == 0u) continue; /* não escolher quem já acabou de vez */
 8002dbe:	bf00      	nop
 8002dc0:	e000      	b.n	8002dc4 <motion_select_master_axis_progress+0x100>
        if (ax->total_steps == 0u) continue; /* não participa do segmento atual */
 8002dc2:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002dc4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002dc8:	3301      	adds	r3, #1
 8002dca:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002dce:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d985      	bls.n	8002ce2 <motion_select_master_axis_progress+0x1e>
        }
    }

    /* 2) Fallback: se ninguém do segmento atual tem rem_total>0, escolha
          o eixo com MAIOR rem_total geral (apontando para o próximo da fila). */
    if (master < 0) {
 8002dd6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	da37      	bge.n	8002e4e <motion_select_master_axis_progress+0x18a>
        uint32_t best_rem = 0u;
 8002dde:	2300      	movs	r3, #0
 8002de0:	637b      	str	r3, [r7, #52]	@ 0x34
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002de2:	2300      	movs	r3, #0
 8002de4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8002de8:	e02d      	b.n	8002e46 <motion_select_master_axis_progress+0x182>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 8002dea:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8002dee:	4613      	mov	r3, r2
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	4413      	add	r3, r2
 8002df4:	011b      	lsls	r3, r3, #4
 8002df6:	4a1a      	ldr	r2, [pc, #104]	@ (8002e60 <motion_select_master_axis_progress+0x19c>)
 8002df8:	4413      	add	r3, r2
 8002dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e02:	689b      	ldr	r3, [r3, #8]
                              ? (ax->total_steps - ax->emitted_steps) : 0u;
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d905      	bls.n	8002e14 <motion_select_master_axis_progress+0x150>
 8002e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	e000      	b.n	8002e16 <motion_select_master_axis_progress+0x152>
 8002e14:	2300      	movs	r3, #0
            uint32_t active = (ax->total_steps > ax->emitted_steps)
 8002e16:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t rem_total = active + g_queue_rem_steps[axis];
 8002e18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e1c:	4a11      	ldr	r2, [pc, #68]	@ (8002e64 <motion_select_master_axis_progress+0x1a0>)
 8002e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e24:	4413      	add	r3, r2
 8002e26:	627b      	str	r3, [r7, #36]	@ 0x24
            if (rem_total > best_rem) { best_rem = rem_total; master = (int8_t)axis; }
 8002e28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d905      	bls.n	8002e3c <motion_select_master_axis_progress+0x178>
 8002e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e32:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e34:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e38:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002e3c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e40:	3301      	adds	r3, #1
 8002e42:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8002e46:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d9cd      	bls.n	8002dea <motion_select_master_axis_progress+0x126>
        }
    }

    return master;
 8002e4e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3748      	adds	r7, #72	@ 0x48
 8002e56:	46bd      	mov	sp, r7
 8002e58:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	200000e0 	.word	0x200000e0
 8002e64:	20002d7c 	.word	0x20002d7c

08002e68 <motion_total_for_axis>:
#endif /* MOTION_PROGRESS_MODE */
/* =======================
 *  Helpers de acesso por eixo
 * ======================= */
static inline uint32_t motion_total_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	460b      	mov	r3, r1
 8002e72:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002e74:	78fb      	ldrb	r3, [r7, #3]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d002      	beq.n	8002e80 <motion_total_for_axis+0x18>
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d003      	beq.n	8002e86 <motion_total_for_axis+0x1e>
 8002e7e:	e005      	b.n	8002e8c <motion_total_for_axis+0x24>
        case AXIS_X: return req->sx;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	e004      	b.n	8002e90 <motion_total_for_axis+0x28>
        case AXIS_Y: return req->sy;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	e001      	b.n	8002e90 <motion_total_for_axis+0x28>
        case AXIS_Z:
        default:     return req->sz;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	695b      	ldr	r3, [r3, #20]
    }
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <motion_velocity_for_axis>:

static inline uint16_t motion_velocity_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002ea8:	78fb      	ldrb	r3, [r7, #3]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d002      	beq.n	8002eb4 <motion_velocity_for_axis+0x18>
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d003      	beq.n	8002eba <motion_velocity_for_axis+0x1e>
 8002eb2:	e005      	b.n	8002ec0 <motion_velocity_for_axis+0x24>
        case AXIS_X: return req->vx;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	885b      	ldrh	r3, [r3, #2]
 8002eb8:	e004      	b.n	8002ec4 <motion_velocity_for_axis+0x28>
        case AXIS_Y: return req->vy;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	891b      	ldrh	r3, [r3, #8]
 8002ebe:	e001      	b.n	8002ec4 <motion_velocity_for_axis+0x28>
        case AXIS_Z:
        default:     return req->vz;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	8a1b      	ldrh	r3, [r3, #16]
    }
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <motion_kp_for_axis>:

static inline uint16_t motion_kp_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	460b      	mov	r3, r1
 8002eda:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002edc:	78fb      	ldrb	r3, [r7, #3]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d002      	beq.n	8002ee8 <motion_kp_for_axis+0x18>
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d003      	beq.n	8002eee <motion_kp_for_axis+0x1e>
 8002ee6:	e005      	b.n	8002ef4 <motion_kp_for_axis+0x24>
        case AXIS_X: return req->kp_x;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	8b1b      	ldrh	r3, [r3, #24]
 8002eec:	e004      	b.n	8002ef8 <motion_kp_for_axis+0x28>
        case AXIS_Y: return req->kp_y;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	8bdb      	ldrh	r3, [r3, #30]
 8002ef2:	e001      	b.n	8002ef8 <motion_kp_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kp_z;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    }
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <motion_ki_for_axis>:

static inline uint16_t motion_ki_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002f10:	78fb      	ldrb	r3, [r7, #3]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d002      	beq.n	8002f1c <motion_ki_for_axis+0x18>
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d003      	beq.n	8002f22 <motion_ki_for_axis+0x1e>
 8002f1a:	e005      	b.n	8002f28 <motion_ki_for_axis+0x24>
        case AXIS_X: return req->ki_x;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	8b5b      	ldrh	r3, [r3, #26]
 8002f20:	e004      	b.n	8002f2c <motion_ki_for_axis+0x28>
        case AXIS_Y: return req->ki_y;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	8c1b      	ldrh	r3, [r3, #32]
 8002f26:	e001      	b.n	8002f2c <motion_ki_for_axis+0x28>
        case AXIS_Z:
        default:     return req->ki_z;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
    }
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <motion_kd_for_axis>:

static inline uint16_t motion_kd_for_axis(const move_queue_add_req_t *req, uint8_t axis) {
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	460b      	mov	r3, r1
 8002f42:	70fb      	strb	r3, [r7, #3]
    switch (axis) {
 8002f44:	78fb      	ldrb	r3, [r7, #3]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d002      	beq.n	8002f50 <motion_kd_for_axis+0x18>
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d003      	beq.n	8002f56 <motion_kd_for_axis+0x1e>
 8002f4e:	e005      	b.n	8002f5c <motion_kd_for_axis+0x24>
        case AXIS_X: return req->kd_x;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	8b9b      	ldrh	r3, [r3, #28]
 8002f54:	e004      	b.n	8002f60 <motion_kd_for_axis+0x28>
        case AXIS_Y: return req->kd_y;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8002f5a:	e001      	b.n	8002f60 <motion_kd_for_axis+0x28>
        case AXIS_Z:
        default:     return req->kd_z;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    }
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <motion_clamp_error>:

static inline int8_t motion_clamp_error(int32_t value) {
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
    if (value > 127)  return 127;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f78:	dd01      	ble.n	8002f7e <motion_clamp_error+0x12>
 8002f7a:	237f      	movs	r3, #127	@ 0x7f
 8002f7c:	e008      	b.n	8002f90 <motion_clamp_error+0x24>
    if (value < -128) return -128;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8002f84:	da02      	bge.n	8002f8c <motion_clamp_error+0x20>
 8002f86:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8002f8a:	e001      	b.n	8002f90 <motion_clamp_error+0x24>
    return (int8_t)value;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	b25b      	sxtb	r3, r3
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <motion_refresh_status_locked>:
}

/* =======================
 *  Status e fila
 * ======================= */
static void motion_refresh_status_locked(void) {
 8002f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fa0:	b0ab      	sub	sp, #172	@ 0xac
 8002fa2:	af00      	add	r7, sp, #0
    /* depth reportado cabe em 8 bits; faz clamp para 255 */
    uint32_t depth32 = (uint32_t)g_queue_count + (uint32_t)(g_has_active_segment ? 1u : 0u);
 8002fa4:	4bbd      	ldr	r3, [pc, #756]	@ (800329c <motion_refresh_status_locked+0x300>)
 8002fa6:	881b      	ldrh	r3, [r3, #0]
 8002fa8:	461a      	mov	r2, r3
 8002faa:	4bbd      	ldr	r3, [pc, #756]	@ (80032a0 <motion_refresh_status_locked+0x304>)
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <motion_refresh_status_locked+0x1c>
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e000      	b.n	8002fba <motion_refresh_status_locked+0x1e>
 8002fb8:	2300      	movs	r3, #0
 8002fba:	4413      	add	r3, r2
 8002fbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (depth32 > 255u) depth32 = 255u;
 8002fc0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fc4:	2bff      	cmp	r3, #255	@ 0xff
 8002fc6:	d902      	bls.n	8002fce <motion_refresh_status_locked+0x32>
 8002fc8:	23ff      	movs	r3, #255	@ 0xff
 8002fca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    g_status.queue_depth = (uint8_t)depth32;
 8002fce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	4ab3      	ldr	r2, [pc, #716]	@ (80032a4 <motion_refresh_status_locked+0x308>)
 8002fd6:	7053      	strb	r3, [r2, #1]

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8002fd8:	2300      	movs	r3, #0
 8002fda:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8002fde:	e179      	b.n	80032d4 <motion_refresh_status_locked+0x338>
        const motion_axis_state_t *ax = &g_axis_state[axis];
 8002fe0:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	4413      	add	r3, r2
 8002fea:	011b      	lsls	r3, r3, #4
 8002fec:	4aae      	ldr	r2, [pc, #696]	@ (80032a8 <motion_refresh_status_locked+0x30c>)
 8002fee:	4413      	add	r3, r2
 8002ff0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        uint32_t total = ax->total_steps;
 8002ff4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        uint32_t emitted = ax->emitted_steps;
 8002ffe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        uint8_t pct = 0u;
 8003008:	2300      	movs	r3, #0
 800300a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

        if (g_has_active_segment && total > 0u) {
 800300e:	4ba4      	ldr	r3, [pc, #656]	@ (80032a0 <motion_refresh_status_locked+0x304>)
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	b2db      	uxtb	r3, r3
 8003014:	2b00      	cmp	r3, #0
 8003016:	d04c      	beq.n	80030b2 <motion_refresh_status_locked+0x116>
 8003018:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800301c:	2b00      	cmp	r3, #0
 800301e:	d048      	beq.n	80030b2 <motion_refresh_status_locked+0x116>
            uint64_t scaled = (uint64_t)emitted * 100u;
 8003020:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003024:	2200      	movs	r2, #0
 8003026:	663b      	str	r3, [r7, #96]	@ 0x60
 8003028:	667a      	str	r2, [r7, #100]	@ 0x64
 800302a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800302e:	1891      	adds	r1, r2, r2
 8003030:	6239      	str	r1, [r7, #32]
 8003032:	415b      	adcs	r3, r3
 8003034:	627b      	str	r3, [r7, #36]	@ 0x24
 8003036:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800303a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800303c:	eb12 0801 	adds.w	r8, r2, r1
 8003040:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003042:	eb43 0901 	adc.w	r9, r3, r1
 8003046:	f04f 0200 	mov.w	r2, #0
 800304a:	f04f 0300 	mov.w	r3, #0
 800304e:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8003052:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8003056:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800305a:	eb18 0102 	adds.w	r1, r8, r2
 800305e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003060:	eb49 0303 	adc.w	r3, r9, r3
 8003064:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003068:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800306c:	4602      	mov	r2, r0
 800306e:	189b      	adds	r3, r3, r2
 8003070:	61bb      	str	r3, [r7, #24]
 8003072:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003074:	460a      	mov	r2, r1
 8003076:	4153      	adcs	r3, r2
 8003078:	61fb      	str	r3, [r7, #28]
 800307a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800307e:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
            pct = (uint8_t)(scaled / total);
 8003082:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003086:	2200      	movs	r2, #0
 8003088:	643b      	str	r3, [r7, #64]	@ 0x40
 800308a:	647a      	str	r2, [r7, #68]	@ 0x44
 800308c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003090:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003094:	f7fd f93c 	bl	8000310 <__aeabi_uldivmod>
 8003098:	4602      	mov	r2, r0
 800309a:	460b      	mov	r3, r1
 800309c:	4613      	mov	r3, r2
 800309e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
            if (pct > 100u) pct = 100u;
 80030a2:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 80030a6:	2b64      	cmp	r3, #100	@ 0x64
 80030a8:	d95a      	bls.n	8003160 <motion_refresh_status_locked+0x1c4>
 80030aa:	2364      	movs	r3, #100	@ 0x64
 80030ac:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
        if (g_has_active_segment && total > 0u) {
 80030b0:	e056      	b.n	8003160 <motion_refresh_status_locked+0x1c4>
        } else if (total == 0u && g_has_active_segment) {
 80030b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d108      	bne.n	80030cc <motion_refresh_status_locked+0x130>
 80030ba:	4b79      	ldr	r3, [pc, #484]	@ (80032a0 <motion_refresh_status_locked+0x304>)
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <motion_refresh_status_locked+0x130>
            pct = 100u;
 80030c4:	2364      	movs	r3, #100	@ 0x64
 80030c6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 80030ca:	e04a      	b.n	8003162 <motion_refresh_status_locked+0x1c6>
        } else if (!g_has_active_segment && total > 0u) {
 80030cc:	4b74      	ldr	r3, [pc, #464]	@ (80032a0 <motion_refresh_status_locked+0x304>)
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d145      	bne.n	8003162 <motion_refresh_status_locked+0x1c6>
 80030d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d041      	beq.n	8003162 <motion_refresh_status_locked+0x1c6>
            pct = (emitted >= total) ? 100u : (uint8_t)(((uint64_t)emitted * 100u) / total);
 80030de:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80030e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d236      	bcs.n	8003158 <motion_refresh_status_locked+0x1bc>
 80030ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030ee:	2200      	movs	r2, #0
 80030f0:	469a      	mov	sl, r3
 80030f2:	4693      	mov	fp, r2
 80030f4:	4652      	mov	r2, sl
 80030f6:	465b      	mov	r3, fp
 80030f8:	1891      	adds	r1, r2, r2
 80030fa:	6139      	str	r1, [r7, #16]
 80030fc:	415b      	adcs	r3, r3
 80030fe:	617b      	str	r3, [r7, #20]
 8003100:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003104:	eb12 040a 	adds.w	r4, r2, sl
 8003108:	eb43 050b 	adc.w	r5, r3, fp
 800310c:	f04f 0200 	mov.w	r2, #0
 8003110:	f04f 0300 	mov.w	r3, #0
 8003114:	016b      	lsls	r3, r5, #5
 8003116:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800311a:	0162      	lsls	r2, r4, #5
 800311c:	18a1      	adds	r1, r4, r2
 800311e:	60b9      	str	r1, [r7, #8]
 8003120:	eb45 0303 	adc.w	r3, r5, r3
 8003124:	60fb      	str	r3, [r7, #12]
 8003126:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800312a:	460b      	mov	r3, r1
 800312c:	eb13 030a 	adds.w	r3, r3, sl
 8003130:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003132:	4613      	mov	r3, r2
 8003134:	eb43 030b 	adc.w	r3, r3, fp
 8003138:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800313a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800313e:	2200      	movs	r2, #0
 8003140:	633b      	str	r3, [r7, #48]	@ 0x30
 8003142:	637a      	str	r2, [r7, #52]	@ 0x34
 8003144:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003148:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800314c:	f7fd f8e0 	bl	8000310 <__aeabi_uldivmod>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	b2d3      	uxtb	r3, r2
 8003156:	e000      	b.n	800315a <motion_refresh_status_locked+0x1be>
 8003158:	2364      	movs	r3, #100	@ 0x64
 800315a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 800315e:	e000      	b.n	8003162 <motion_refresh_status_locked+0x1c6>
        if (g_has_active_segment && total > 0u) {
 8003160:	bf00      	nop

        /* Erro em UNIDADES DE PASSOS (alinhado ao PI de posição)
         * desired_steps = passos emitidos no segmento (target_steps)
         * actual_steps  = encoder_rel convertido para passos DDA
         */
        int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 8003162:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003166:	4a51      	ldr	r2, [pc, #324]	@ (80032ac <motion_refresh_status_locked+0x310>)
 8003168:	00db      	lsls	r3, r3, #3
 800316a:	4413      	add	r3, r2
 800316c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003170:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003174:	4a4e      	ldr	r2, [pc, #312]	@ (80032b0 <motion_refresh_status_locked+0x314>)
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	4413      	add	r3, r2
 800317a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800317e:	1a86      	subs	r6, r0, r2
 8003180:	603e      	str	r6, [r7, #0]
 8003182:	eb61 0303 	sbc.w	r3, r1, r3
 8003186:	607b      	str	r3, [r7, #4]
 8003188:	e9d7 2300 	ldrd	r2, r3, [r7]
 800318c:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        if (enc_rel > (int64_t)INT32_MAX) enc_rel = INT32_MAX;
 8003190:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8003194:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8003198:	f173 0300 	sbcs.w	r3, r3, #0
 800319c:	db06      	blt.n	80031ac <motion_refresh_status_locked+0x210>
 800319e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80031a2:	f04f 0300 	mov.w	r3, #0
 80031a6:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 80031aa:	e00c      	b.n	80031c6 <motion_refresh_status_locked+0x22a>
        else if (enc_rel < (int64_t)INT32_MIN) enc_rel = INT32_MIN;
 80031ac:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80031b0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80031b4:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80031b8:	da05      	bge.n	80031c6 <motion_refresh_status_locked+0x22a>
 80031ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80031be:	f04f 33ff 	mov.w	r3, #4294967295
 80031c2:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
        int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 80031c6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff fd2e 	bl	8002c2c <dda_steps_per_rev_axis>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2200      	movs	r2, #0
 80031d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80031d6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80031d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031dc:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80031e0:	4602      	mov	r2, r0
 80031e2:	fb02 f203 	mul.w	r2, r2, r3
 80031e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80031ea:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 80031ee:	fb01 f303 	mul.w	r3, r1, r3
 80031f2:	441a      	add	r2, r3
 80031f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80031f8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80031fa:	fba3 1301 	umull	r1, r3, r3, r1
 80031fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8003200:	460b      	mov	r3, r1
 8003202:	653b      	str	r3, [r7, #80]	@ 0x50
 8003204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003206:	18d3      	adds	r3, r2, r3
 8003208:	657b      	str	r3, [r7, #84]	@ 0x54
 800320a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800320e:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
 8003212:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 8003216:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 800321a:	4b26      	ldr	r3, [pc, #152]	@ (80032b4 <motion_refresh_status_locked+0x318>)
 800321c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
                                : 0);
 8003220:	2b00      	cmp	r3, #0
 8003222:	d011      	beq.n	8003248 <motion_refresh_status_locked+0x2ac>
                                ? (int32_t)(num / (int64_t)ENC_COUNTS_PER_REV[axis])
 8003224:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 8003228:	4b22      	ldr	r3, [pc, #136]	@ (80032b4 <motion_refresh_status_locked+0x318>)
 800322a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800322e:	2200      	movs	r2, #0
 8003230:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003232:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003234:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003238:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800323c:	f7fd f818 	bl	8000270 <__aeabi_ldivmod>
 8003240:	4602      	mov	r2, r0
 8003242:	460b      	mov	r3, r1
                                : 0);
 8003244:	4613      	mov	r3, r2
 8003246:	e000      	b.n	800324a <motion_refresh_status_locked+0x2ae>
 8003248:	2300      	movs	r3, #0
        int32_t actual_steps = (ENC_COUNTS_PER_REV[axis]
 800324a:	677b      	str	r3, [r7, #116]	@ 0x74
        int32_t desired_steps = (int32_t)ax->target_steps;
 800324c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	673b      	str	r3, [r7, #112]	@ 0x70
        int32_t err = desired_steps - actual_steps;
 8003254:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003256:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	66fb      	str	r3, [r7, #108]	@ 0x6c
        int8_t  err8 = motion_clamp_error(err);
 800325c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800325e:	f7ff fe85 	bl	8002f6c <motion_clamp_error>
 8003262:	4603      	mov	r3, r0
 8003264:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

        switch (axis) {
 8003268:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800326c:	2b00      	cmp	r3, #0
 800326e:	d002      	beq.n	8003276 <motion_refresh_status_locked+0x2da>
 8003270:	2b01      	cmp	r3, #1
 8003272:	d009      	beq.n	8003288 <motion_refresh_status_locked+0x2ec>
 8003274:	e020      	b.n	80032b8 <motion_refresh_status_locked+0x31c>
            case AXIS_X: g_status.pctX = pct; g_status.pidErrX = err8; break;
 8003276:	4a0b      	ldr	r2, [pc, #44]	@ (80032a4 <motion_refresh_status_locked+0x308>)
 8003278:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 800327c:	7093      	strb	r3, [r2, #2]
 800327e:	4a09      	ldr	r2, [pc, #36]	@ (80032a4 <motion_refresh_status_locked+0x308>)
 8003280:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003284:	7153      	strb	r3, [r2, #5]
 8003286:	e020      	b.n	80032ca <motion_refresh_status_locked+0x32e>
            case AXIS_Y: g_status.pctY = pct; g_status.pidErrY = err8; break;
 8003288:	4a06      	ldr	r2, [pc, #24]	@ (80032a4 <motion_refresh_status_locked+0x308>)
 800328a:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 800328e:	70d3      	strb	r3, [r2, #3]
 8003290:	4a04      	ldr	r2, [pc, #16]	@ (80032a4 <motion_refresh_status_locked+0x308>)
 8003292:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8003296:	7193      	strb	r3, [r2, #6]
 8003298:	e017      	b.n	80032ca <motion_refresh_status_locked+0x32e>
 800329a:	bf00      	nop
 800329c:	20002d76 	.word	0x20002d76
 80032a0:	20000170 	.word	0x20000170
 80032a4:	200000d8 	.word	0x200000d8
 80032a8:	200000e0 	.word	0x200000e0
 80032ac:	20002d88 	.word	0x20002d88
 80032b0:	20002db0 	.word	0x20002db0
 80032b4:	080116b0 	.word	0x080116b0
            case AXIS_Z:
            default:     g_status.pctZ = pct; g_status.pidErrZ = err8; break;
 80032b8:	4a0c      	ldr	r2, [pc, #48]	@ (80032ec <motion_refresh_status_locked+0x350>)
 80032ba:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 80032be:	7113      	strb	r3, [r2, #4]
 80032c0:	4a0a      	ldr	r2, [pc, #40]	@ (80032ec <motion_refresh_status_locked+0x350>)
 80032c2:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80032c6:	71d3      	strb	r3, [r2, #7]
 80032c8:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80032ca:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80032ce:	3301      	adds	r3, #1
 80032d0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 80032d4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	f67f ae81 	bls.w	8002fe0 <motion_refresh_status_locked+0x44>
        }
    }
}
 80032de:	bf00      	nop
 80032e0:	bf00      	nop
 80032e2:	37ac      	adds	r7, #172	@ 0xac
 80032e4:	46bd      	mov	sp, r7
 80032e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032ea:	bf00      	nop
 80032ec:	200000d8 	.word	0x200000d8

080032f0 <motion_stop_all_axes_locked>:


static void motion_stop_all_axes_locked(void) {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80032f6:	2300      	movs	r3, #0
 80032f8:	71fb      	strb	r3, [r7, #7]
 80032fa:	e045      	b.n	8003388 <motion_stop_all_axes_locked+0x98>
        motion_hw_step_low(axis);
 80032fc:	79fb      	ldrb	r3, [r7, #7]
 80032fe:	4618      	mov	r0, r3
 8003300:	f7ff fc2c 	bl	8002b5c <motion_hw_step_low>
        motion_hw_enable(axis, 0u);
 8003304:	79fb      	ldrb	r3, [r7, #7]
 8003306:	2100      	movs	r1, #0
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff fbc3 	bl	8002a94 <motion_hw_enable>

        motion_axis_state_t *ax = &g_axis_state[axis];
 800330e:	79fa      	ldrb	r2, [r7, #7]
 8003310:	4613      	mov	r3, r2
 8003312:	005b      	lsls	r3, r3, #1
 8003314:	4413      	add	r3, r2
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	4a1f      	ldr	r2, [pc, #124]	@ (8003398 <motion_stop_all_axes_locked+0xa8>)
 800331a:	4413      	add	r3, r2
 800331c:	603b      	str	r3, [r7, #0]
        ax->total_steps       = 0u;
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	2200      	movs	r2, #0
 8003328:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	2200      	movs	r2, #0
 800332e:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = 0u;
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	2200      	movs	r2, #0
 8003334:	819a      	strh	r2, [r3, #12]
        ax->kp = 0u; ax->ki = 0u; ax->kd = 0u;
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	2200      	movs	r2, #0
 800333a:	81da      	strh	r2, [r3, #14]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	2200      	movs	r2, #0
 8003340:	821a      	strh	r2, [r3, #16]
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	2200      	movs	r2, #0
 8003346:	825a      	strh	r2, [r3, #18]

        /* limpa controle de pulso/guardas */
        ax->step_high         = 0u;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	2200      	movs	r2, #0
 800334c:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u;
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	2200      	movs	r2, #0
 8003352:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = 0u;
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	2200      	movs	r2, #0
 8003358:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = 0u;
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        /* limpa DDA/rampa */
        ax->dda_accum_q16     = 0u;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	2200      	movs	r2, #0
 8003368:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2200      	movs	r2, #0
 800336e:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = 0u;
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	2200      	movs	r2, #0
 8003374:	621a      	str	r2, [r3, #32]
        ax->v_actual_sps      = 0u;
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	2200      	movs	r2, #0
 800337a:	625a      	str	r2, [r3, #36]	@ 0x24
        ax->accel_sps2        = 0u;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	2200      	movs	r2, #0
 8003380:	629a      	str	r2, [r3, #40]	@ 0x28
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003382:	79fb      	ldrb	r3, [r7, #7]
 8003384:	3301      	adds	r3, #1
 8003386:	71fb      	strb	r3, [r7, #7]
 8003388:	79fb      	ldrb	r3, [r7, #7]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d9b6      	bls.n	80032fc <motion_stop_all_axes_locked+0xc>
    }
}
 800338e:	bf00      	nop
 8003390:	bf00      	nop
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	200000e0 	.word	0x200000e0

0800339c <motion_queue_clear_locked>:


static void motion_queue_clear_locked(void) {
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
    g_queue_head = 0u;
 80033a2:	4b0f      	ldr	r3, [pc, #60]	@ (80033e0 <motion_queue_clear_locked+0x44>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	701a      	strb	r2, [r3, #0]
    g_queue_tail = 0u;
 80033a8:	4b0e      	ldr	r3, [pc, #56]	@ (80033e4 <motion_queue_clear_locked+0x48>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	701a      	strb	r2, [r3, #0]
    g_queue_count = 0u;
 80033ae:	4b0e      	ldr	r3, [pc, #56]	@ (80033e8 <motion_queue_clear_locked+0x4c>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	801a      	strh	r2, [r3, #0]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 80033b4:	2300      	movs	r3, #0
 80033b6:	71fb      	strb	r3, [r7, #7]
 80033b8:	e007      	b.n	80033ca <motion_queue_clear_locked+0x2e>
 80033ba:	79fb      	ldrb	r3, [r7, #7]
 80033bc:	4a0b      	ldr	r2, [pc, #44]	@ (80033ec <motion_queue_clear_locked+0x50>)
 80033be:	2100      	movs	r1, #0
 80033c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80033c4:	79fb      	ldrb	r3, [r7, #7]
 80033c6:	3301      	adds	r3, #1
 80033c8:	71fb      	strb	r3, [r7, #7]
 80033ca:	79fb      	ldrb	r3, [r7, #7]
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d9f4      	bls.n	80033ba <motion_queue_clear_locked+0x1e>
}
 80033d0:	bf00      	nop
 80033d2:	bf00      	nop
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	20002d74 	.word	0x20002d74
 80033e4:	20002d75 	.word	0x20002d75
 80033e8:	20002d76 	.word	0x20002d76
 80033ec:	20002d7c 	.word	0x20002d7c

080033f0 <motion_queue_push_locked>:

static proto_result_t motion_queue_push_locked(const move_queue_add_req_t *req) {
 80033f0:	b5b0      	push	{r4, r5, r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
    if (g_queue_count >= MOTION_QUEUE_CAPACITY)
 80033f8:	4b22      	ldr	r3, [pc, #136]	@ (8003484 <motion_queue_push_locked+0x94>)
 80033fa:	881b      	ldrh	r3, [r3, #0]
 80033fc:	2bff      	cmp	r3, #255	@ 0xff
 80033fe:	d902      	bls.n	8003406 <motion_queue_push_locked+0x16>
        return PROTO_ERR_RANGE;
 8003400:	f06f 0303 	mvn.w	r3, #3
 8003404:	e039      	b.n	800347a <motion_queue_push_locked+0x8a>
    g_queue[g_queue_tail].req = *req;
 8003406:	4b20      	ldr	r3, [pc, #128]	@ (8003488 <motion_queue_push_locked+0x98>)
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	4619      	mov	r1, r3
 800340c:	4a1f      	ldr	r2, [pc, #124]	@ (800348c <motion_queue_push_locked+0x9c>)
 800340e:	232c      	movs	r3, #44	@ 0x2c
 8003410:	fb01 f303 	mul.w	r3, r1, r3
 8003414:	441a      	add	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4614      	mov	r4, r2
 800341a:	461d      	mov	r5, r3
 800341c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800341e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003420:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003422:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003424:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003428:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    g_queue_tail = (uint8_t)((g_queue_tail + 1u) % MOTION_QUEUE_CAPACITY);
 800342c:	4b16      	ldr	r3, [pc, #88]	@ (8003488 <motion_queue_push_locked+0x98>)
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	3301      	adds	r3, #1
 8003432:	b2da      	uxtb	r2, r3
 8003434:	4b14      	ldr	r3, [pc, #80]	@ (8003488 <motion_queue_push_locked+0x98>)
 8003436:	701a      	strb	r2, [r3, #0]
    ++g_queue_count;
 8003438:	4b12      	ldr	r3, [pc, #72]	@ (8003484 <motion_queue_push_locked+0x94>)
 800343a:	881b      	ldrh	r3, [r3, #0]
 800343c:	3301      	adds	r3, #1
 800343e:	b29a      	uxth	r2, r3
 8003440:	4b10      	ldr	r3, [pc, #64]	@ (8003484 <motion_queue_push_locked+0x94>)
 8003442:	801a      	strh	r2, [r3, #0]
    /* Atualiza soma de passos restantes na FILA (por eixo) */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003444:	2300      	movs	r3, #0
 8003446:	73fb      	strb	r3, [r7, #15]
 8003448:	e011      	b.n	800346e <motion_queue_push_locked+0x7e>
        g_queue_rem_steps[a] += motion_total_for_axis(req, a);
 800344a:	7bfb      	ldrb	r3, [r7, #15]
 800344c:	4619      	mov	r1, r3
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f7ff fd0a 	bl	8002e68 <motion_total_for_axis>
 8003454:	4601      	mov	r1, r0
 8003456:	7bfb      	ldrb	r3, [r7, #15]
 8003458:	4a0d      	ldr	r2, [pc, #52]	@ (8003490 <motion_queue_push_locked+0xa0>)
 800345a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800345e:	7bfb      	ldrb	r3, [r7, #15]
 8003460:	440a      	add	r2, r1
 8003462:	490b      	ldr	r1, [pc, #44]	@ (8003490 <motion_queue_push_locked+0xa0>)
 8003464:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003468:	7bfb      	ldrb	r3, [r7, #15]
 800346a:	3301      	adds	r3, #1
 800346c:	73fb      	strb	r3, [r7, #15]
 800346e:	7bfb      	ldrb	r3, [r7, #15]
 8003470:	2b02      	cmp	r3, #2
 8003472:	d9ea      	bls.n	800344a <motion_queue_push_locked+0x5a>
    }
    motion_refresh_status_locked();
 8003474:	f7ff fd92 	bl	8002f9c <motion_refresh_status_locked>
    return PROTO_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bdb0      	pop	{r4, r5, r7, pc}
 8003482:	bf00      	nop
 8003484:	20002d76 	.word	0x20002d76
 8003488:	20002d75 	.word	0x20002d75
 800348c:	20000174 	.word	0x20000174
 8003490:	20002d7c 	.word	0x20002d7c

08003494 <motion_queue_pop_locked>:

static int motion_queue_pop_locked(move_queue_add_req_t *out) {
 8003494:	b5b0      	push	{r4, r5, r7, lr}
 8003496:	b090      	sub	sp, #64	@ 0x40
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
    if (g_queue_count == 0u) return 0;
 800349c:	4b34      	ldr	r3, [pc, #208]	@ (8003570 <motion_queue_pop_locked+0xdc>)
 800349e:	881b      	ldrh	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d101      	bne.n	80034a8 <motion_queue_pop_locked+0x14>
 80034a4:	2300      	movs	r3, #0
 80034a6:	e05f      	b.n	8003568 <motion_queue_pop_locked+0xd4>
    move_queue_add_req_t tmp = g_queue[g_queue_head].req;
 80034a8:	4b32      	ldr	r3, [pc, #200]	@ (8003574 <motion_queue_pop_locked+0xe0>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	4619      	mov	r1, r3
 80034ae:	4a32      	ldr	r2, [pc, #200]	@ (8003578 <motion_queue_pop_locked+0xe4>)
 80034b0:	232c      	movs	r3, #44	@ 0x2c
 80034b2:	fb01 f303 	mul.w	r3, r1, r3
 80034b6:	4413      	add	r3, r2
 80034b8:	f107 040c 	add.w	r4, r7, #12
 80034bc:	461d      	mov	r5, r3
 80034be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034c6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80034ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    if (out) *out = tmp;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00b      	beq.n	80034ec <motion_queue_pop_locked+0x58>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	461d      	mov	r5, r3
 80034d8:	f107 040c 	add.w	r4, r7, #12
 80034dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80034e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034e4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80034e8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    g_queue_head = (uint8_t)((g_queue_head + 1u) % MOTION_QUEUE_CAPACITY);
 80034ec:	4b21      	ldr	r3, [pc, #132]	@ (8003574 <motion_queue_pop_locked+0xe0>)
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	3301      	adds	r3, #1
 80034f2:	b2da      	uxtb	r2, r3
 80034f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003574 <motion_queue_pop_locked+0xe0>)
 80034f6:	701a      	strb	r2, [r3, #0]
    --g_queue_count;
 80034f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003570 <motion_queue_pop_locked+0xdc>)
 80034fa:	881b      	ldrh	r3, [r3, #0]
 80034fc:	3b01      	subs	r3, #1
 80034fe:	b29a      	uxth	r2, r3
 8003500:	4b1b      	ldr	r3, [pc, #108]	@ (8003570 <motion_queue_pop_locked+0xdc>)
 8003502:	801a      	strh	r2, [r3, #0]
    /* Remove da soma de fila aquilo que saiu da fila */
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003504:	2300      	movs	r3, #0
 8003506:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800350a:	e028      	b.n	800355e <motion_queue_pop_locked+0xca>
        uint32_t s = motion_total_for_axis(&tmp, a);
 800350c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8003510:	f107 030c 	add.w	r3, r7, #12
 8003514:	4611      	mov	r1, r2
 8003516:	4618      	mov	r0, r3
 8003518:	f7ff fca6 	bl	8002e68 <motion_total_for_axis>
 800351c:	63b8      	str	r0, [r7, #56]	@ 0x38
        if (g_queue_rem_steps[a] >= s) g_queue_rem_steps[a] -= s;
 800351e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003522:	4a16      	ldr	r2, [pc, #88]	@ (800357c <motion_queue_pop_locked+0xe8>)
 8003524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003528:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800352a:	429a      	cmp	r2, r3
 800352c:	d80c      	bhi.n	8003548 <motion_queue_pop_locked+0xb4>
 800352e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003532:	4a12      	ldr	r2, [pc, #72]	@ (800357c <motion_queue_pop_locked+0xe8>)
 8003534:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003538:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800353c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800353e:	1a8a      	subs	r2, r1, r2
 8003540:	490e      	ldr	r1, [pc, #56]	@ (800357c <motion_queue_pop_locked+0xe8>)
 8003542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003546:	e005      	b.n	8003554 <motion_queue_pop_locked+0xc0>
        else g_queue_rem_steps[a] = 0u;
 8003548:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800354c:	4a0b      	ldr	r2, [pc, #44]	@ (800357c <motion_queue_pop_locked+0xe8>)
 800354e:	2100      	movs	r1, #0
 8003550:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 8003554:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003558:	3301      	adds	r3, #1
 800355a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800355e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003562:	2b02      	cmp	r3, #2
 8003564:	d9d2      	bls.n	800350c <motion_queue_pop_locked+0x78>
    }
    return 1;
 8003566:	2301      	movs	r3, #1
}
 8003568:	4618      	mov	r0, r3
 800356a:	3740      	adds	r7, #64	@ 0x40
 800356c:	46bd      	mov	sp, r7
 800356e:	bdb0      	pop	{r4, r5, r7, pc}
 8003570:	20002d76 	.word	0x20002d76
 8003574:	20002d74 	.word	0x20002d74
 8003578:	20000174 	.word	0x20000174
 800357c:	20002d7c 	.word	0x20002d7c

08003580 <motion_begin_segment_locked>:

static void motion_begin_segment_locked(const move_queue_add_req_t *seg) {
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
    if (!seg) return;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	f000 80af 	beq.w	80036ee <motion_begin_segment_locked+0x16e>

    g_has_active_segment = 1u;
 8003590:	4b59      	ldr	r3, [pc, #356]	@ (80036f8 <motion_begin_segment_locked+0x178>)
 8003592:	2201      	movs	r2, #1
 8003594:	701a      	strb	r2, [r3, #0]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003596:	2300      	movs	r3, #0
 8003598:	75fb      	strb	r3, [r7, #23]
 800359a:	e0a3      	b.n	80036e4 <motion_begin_segment_locked+0x164>
        motion_axis_state_t *ax = &g_axis_state[axis];
 800359c:	7dfa      	ldrb	r2, [r7, #23]
 800359e:	4613      	mov	r3, r2
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	4413      	add	r3, r2
 80035a4:	011b      	lsls	r3, r3, #4
 80035a6:	4a55      	ldr	r2, [pc, #340]	@ (80036fc <motion_begin_segment_locked+0x17c>)
 80035a8:	4413      	add	r3, r2
 80035aa:	613b      	str	r3, [r7, #16]
        uint32_t total   = motion_total_for_axis(seg, axis);
 80035ac:	7dfb      	ldrb	r3, [r7, #23]
 80035ae:	4619      	mov	r1, r3
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f7ff fc59 	bl	8002e68 <motion_total_for_axis>
 80035b6:	60f8      	str	r0, [r7, #12]
        uint16_t velTick = motion_velocity_for_axis(seg, axis);
 80035b8:	7dfb      	ldrb	r3, [r7, #23]
 80035ba:	4619      	mov	r1, r3
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7ff fc6d 	bl	8002e9c <motion_velocity_for_axis>
 80035c2:	4603      	mov	r3, r0
 80035c4:	817b      	strh	r3, [r7, #10]

        ax->total_steps       = total;
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	68fa      	ldr	r2, [r7, #12]
 80035ca:	601a      	str	r2, [r3, #0]
        ax->target_steps      = 0u;
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	2200      	movs	r2, #0
 80035d0:	605a      	str	r2, [r3, #4]
        ax->emitted_steps     = 0u;
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	2200      	movs	r2, #0
 80035d6:	609a      	str	r2, [r3, #8]

        ax->velocity_per_tick = velTick;
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	897a      	ldrh	r2, [r7, #10]
 80035dc:	819a      	strh	r2, [r3, #12]
        ax->kp = motion_kp_for_axis(seg, axis);
 80035de:	7dfb      	ldrb	r3, [r7, #23]
 80035e0:	4619      	mov	r1, r3
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7ff fc74 	bl	8002ed0 <motion_kp_for_axis>
 80035e8:	4603      	mov	r3, r0
 80035ea:	461a      	mov	r2, r3
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	81da      	strh	r2, [r3, #14]
        ax->ki = motion_ki_for_axis(seg, axis);
 80035f0:	7dfb      	ldrb	r3, [r7, #23]
 80035f2:	4619      	mov	r1, r3
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f7ff fc85 	bl	8002f04 <motion_ki_for_axis>
 80035fa:	4603      	mov	r3, r0
 80035fc:	461a      	mov	r2, r3
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	821a      	strh	r2, [r3, #16]
        ax->kd = motion_kd_for_axis(seg, axis);
 8003602:	7dfb      	ldrb	r3, [r7, #23]
 8003604:	4619      	mov	r1, r3
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f7ff fc96 	bl	8002f38 <motion_kd_for_axis>
 800360c:	4603      	mov	r3, r0
 800360e:	461a      	mov	r2, r3
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	825a      	strh	r2, [r3, #18]

        /* guardas para atender DIR/ENABLE timings do TMC5160 */
        ax->step_high         = 0u;
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	2200      	movs	r2, #0
 8003618:	751a      	strb	r2, [r3, #20]
        ax->step_low          = 0u; 
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	2200      	movs	r2, #0
 800361e:	755a      	strb	r2, [r3, #21]
        ax->en_settle_ticks   = (total > 0u) ? MOTION_ENABLE_SETTLE_TICKS : 0u;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <motion_begin_segment_locked+0xaa>
 8003626:	2202      	movs	r2, #2
 8003628:	e000      	b.n	800362c <motion_begin_segment_locked+0xac>
 800362a:	2200      	movs	r2, #0
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	2201      	movs	r2, #1
 8003636:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

        ax->dda_accum_q16     = 0u;
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	2200      	movs	r2, #0
 800363e:	619a      	str	r2, [r3, #24]
        ax->dda_inc_q16       = 0u;
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	2200      	movs	r2, #0
 8003644:	61da      	str	r2, [r3, #28]
        ax->v_target_sps      = ((uint32_t)velTick) * 1000u;  /* steps/s alvo (derivado do seu campo) */
 8003646:	897b      	ldrh	r3, [r7, #10]
 8003648:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800364c:	fb03 f202 	mul.w	r2, r3, r2
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	621a      	str	r2, [r3, #32]
        if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 800365c:	4293      	cmp	r3, r2
 800365e:	d903      	bls.n	8003668 <motion_begin_segment_locked+0xe8>
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8003666:	621a      	str	r2, [r3, #32]
        /* Preserva v_actual_sps ao encadear segmentos (rampa só no início da lista) */
        if (g_status.state != MOTION_RUNNING) {
 8003668:	4b25      	ldr	r3, [pc, #148]	@ (8003700 <motion_begin_segment_locked+0x180>)
 800366a:	781b      	ldrb	r3, [r3, #0]
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d002      	beq.n	8003678 <motion_begin_segment_locked+0xf8>
            ax->v_actual_sps  = 0u;
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	2200      	movs	r2, #0
 8003676:	625a      	str	r2, [r3, #36]	@ 0x24
        }
        ax->accel_sps2        = DEMO_ACCEL_SPS2;
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	4a22      	ldr	r2, [pc, #136]	@ (8003704 <motion_begin_segment_locked+0x184>)
 800367c:	629a      	str	r2, [r3, #40]	@ 0x28

        motion_hw_step_low(axis);
 800367e:	7dfb      	ldrb	r3, [r7, #23]
 8003680:	4618      	mov	r0, r3
 8003682:	f7ff fa6b 	bl	8002b5c <motion_hw_step_low>
        motion_hw_set_dir(axis, (uint8_t)((seg->dirMask >> axis) & 0x1u));
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	785b      	ldrb	r3, [r3, #1]
 800368a:	461a      	mov	r2, r3
 800368c:	7dfb      	ldrb	r3, [r7, #23]
 800368e:	fa42 f303 	asr.w	r3, r2, r3
 8003692:	b2db      	uxtb	r3, r3
 8003694:	f003 0301 	and.w	r3, r3, #1
 8003698:	b2da      	uxtb	r2, r3
 800369a:	7dfb      	ldrb	r3, [r7, #23]
 800369c:	4611      	mov	r1, r2
 800369e:	4618      	mov	r0, r3
 80036a0:	f7ff f9b8 	bl	8002a14 <motion_hw_set_dir>

        if (total > 0u) motion_hw_enable(axis, 1u);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d005      	beq.n	80036b6 <motion_begin_segment_locked+0x136>
 80036aa:	7dfb      	ldrb	r3, [r7, #23]
 80036ac:	2101      	movs	r1, #1
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7ff f9f0 	bl	8002a94 <motion_hw_enable>
 80036b4:	e004      	b.n	80036c0 <motion_begin_segment_locked+0x140>
        else            motion_hw_enable(axis, 0u);
 80036b6:	7dfb      	ldrb	r3, [r7, #23]
 80036b8:	2100      	movs	r1, #0
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff f9ea 	bl	8002a94 <motion_hw_enable>

        /* Não zera origem automaticamente; mantém a referência definida via set_origin */
        g_encoder_delta_tick[axis] = 0;
 80036c0:	7dfb      	ldrb	r3, [r7, #23]
 80036c2:	4a11      	ldr	r2, [pc, #68]	@ (8003708 <motion_begin_segment_locked+0x188>)
 80036c4:	2100      	movs	r1, #0
 80036c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_i_accum[axis] = 0;
 80036ca:	7dfb      	ldrb	r3, [r7, #23]
 80036cc:	4a0f      	ldr	r2, [pc, #60]	@ (800370c <motion_begin_segment_locked+0x18c>)
 80036ce:	2100      	movs	r1, #0
 80036d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        g_pi_prev_err[axis] = 0;
 80036d4:	7dfb      	ldrb	r3, [r7, #23]
 80036d6:	4a0e      	ldr	r2, [pc, #56]	@ (8003710 <motion_begin_segment_locked+0x190>)
 80036d8:	2100      	movs	r1, #0
 80036da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80036de:	7dfb      	ldrb	r3, [r7, #23]
 80036e0:	3301      	adds	r3, #1
 80036e2:	75fb      	strb	r3, [r7, #23]
 80036e4:	7dfb      	ldrb	r3, [r7, #23]
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	f67f af58 	bls.w	800359c <motion_begin_segment_locked+0x1c>
 80036ec:	e000      	b.n	80036f0 <motion_begin_segment_locked+0x170>
    if (!seg) return;
 80036ee:	bf00      	nop
           (unsigned)seg->vx, (unsigned)seg->vy, (unsigned)seg->vz,
           (unsigned long)motion_total_for_axis(seg, AXIS_X),
           (unsigned long)motion_total_for_axis(seg, AXIS_Y),
           (unsigned long)motion_total_for_axis(seg, AXIS_Z));
#endif
}
 80036f0:	3718      	adds	r7, #24
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	20000170 	.word	0x20000170
 80036fc:	200000e0 	.word	0x200000e0
 8003700:	200000d8 	.word	0x200000d8
 8003704:	00030d40 	.word	0x00030d40
 8003708:	20002dc8 	.word	0x20002dc8
 800370c:	20002df8 	.word	0x20002df8
 8003710:	20002e04 	.word	0x20002e04

08003714 <motion_try_start_next_locked>:

static uint8_t motion_try_start_next_locked(void) {
 8003714:	b580      	push	{r7, lr}
 8003716:	b08c      	sub	sp, #48	@ 0x30
 8003718:	af00      	add	r7, sp, #0
    move_queue_add_req_t next;
    if (!motion_queue_pop_locked(&next))
 800371a:	1d3b      	adds	r3, r7, #4
 800371c:	4618      	mov	r0, r3
 800371e:	f7ff feb9 	bl	8003494 <motion_queue_pop_locked>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <motion_try_start_next_locked+0x18>
        return 0u;
 8003728:	2300      	movs	r3, #0
 800372a:	e007      	b.n	800373c <motion_try_start_next_locked+0x28>
    motion_begin_segment_locked(&next);
 800372c:	1d3b      	adds	r3, r7, #4
 800372e:	4618      	mov	r0, r3
 8003730:	f7ff ff26 	bl	8003580 <motion_begin_segment_locked>
    g_active_frame_id = next.frameId;
 8003734:	793a      	ldrb	r2, [r7, #4]
 8003736:	4b03      	ldr	r3, [pc, #12]	@ (8003744 <motion_try_start_next_locked+0x30>)
 8003738:	701a      	strb	r2, [r3, #0]
#if MOTION_DEBUG_FLOW
    printf("[FLOW pop_next id=%u remaining=%u]\\r\\n", (unsigned)g_active_frame_id, (unsigned)g_queue_count);
#endif
    return 1u;
 800373a:	2301      	movs	r3, #1
}
 800373c:	4618      	mov	r0, r3
 800373e:	3730      	adds	r7, #48	@ 0x30
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}
 8003744:	20002d78 	.word	0x20002d78

08003748 <motion_update_encoders>:

/* =======================
 *  Encoders
 * ======================= */
static void motion_update_encoders(void) {
 8003748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800374c:	b088      	sub	sp, #32
 800374e:	af00      	add	r7, sp, #0
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003750:	2300      	movs	r3, #0
 8003752:	77fb      	strb	r3, [r7, #31]
 8003754:	e067      	b.n	8003826 <motion_update_encoders+0xde>
        uint32_t now = motion_hw_encoder_read_raw(axis);
 8003756:	7ffb      	ldrb	r3, [r7, #31]
 8003758:	4618      	mov	r0, r3
 800375a:	f7ff fa23 	bl	8002ba4 <motion_hw_encoder_read_raw>
 800375e:	61b8      	str	r0, [r7, #24]
        uint8_t bits = motion_hw_encoder_bits(axis);
 8003760:	7ffb      	ldrb	r3, [r7, #31]
 8003762:	4618      	mov	r0, r3
 8003764:	f7ff fa46 	bl	8002bf4 <motion_hw_encoder_bits>
 8003768:	4603      	mov	r3, r0
 800376a:	75fb      	strb	r3, [r7, #23]
        if (bits == 16u) {
 800376c:	7dfb      	ldrb	r3, [r7, #23]
 800376e:	2b10      	cmp	r3, #16
 8003770:	d12d      	bne.n	80037ce <motion_update_encoders+0x86>
            uint16_t prev = (uint16_t)g_encoder_last_raw[axis];
 8003772:	7ffb      	ldrb	r3, [r7, #31]
 8003774:	4a30      	ldr	r2, [pc, #192]	@ (8003838 <motion_update_encoders+0xf0>)
 8003776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800377a:	81fb      	strh	r3, [r7, #14]
            int16_t delta = (int16_t)((uint16_t)now - prev);
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	b29a      	uxth	r2, r3
 8003780:	89fb      	ldrh	r3, [r7, #14]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	b29b      	uxth	r3, r3
 8003786:	81bb      	strh	r3, [r7, #12]
            g_encoder_last_raw[axis] = (uint16_t)now;
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	b29a      	uxth	r2, r3
 800378c:	7ffb      	ldrb	r3, [r7, #31]
 800378e:	4611      	mov	r1, r2
 8003790:	4a29      	ldr	r2, [pc, #164]	@ (8003838 <motion_update_encoders+0xf0>)
 8003792:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_encoder_position[axis] += delta;
 8003796:	7ffb      	ldrb	r3, [r7, #31]
 8003798:	4a28      	ldr	r2, [pc, #160]	@ (800383c <motion_update_encoders+0xf4>)
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	4413      	add	r3, r2
 800379e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a2:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80037a6:	17c8      	asrs	r0, r1, #31
 80037a8:	460c      	mov	r4, r1
 80037aa:	4605      	mov	r5, r0
 80037ac:	7ff9      	ldrb	r1, [r7, #31]
 80037ae:	eb12 0a04 	adds.w	sl, r2, r4
 80037b2:	eb43 0b05 	adc.w	fp, r3, r5
 80037b6:	4a21      	ldr	r2, [pc, #132]	@ (800383c <motion_update_encoders+0xf4>)
 80037b8:	00cb      	lsls	r3, r1, #3
 80037ba:	4413      	add	r3, r2
 80037bc:	e9c3 ab00 	strd	sl, fp, [r3]
            g_encoder_delta_tick[axis] = (int32_t)delta;
 80037c0:	7ffb      	ldrb	r3, [r7, #31]
 80037c2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80037c6:	491e      	ldr	r1, [pc, #120]	@ (8003840 <motion_update_encoders+0xf8>)
 80037c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80037cc:	e028      	b.n	8003820 <motion_update_encoders+0xd8>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        } else {
            int32_t delta = (int32_t)(now - g_encoder_last_raw[axis]);
 80037ce:	7ffb      	ldrb	r3, [r7, #31]
 80037d0:	4a19      	ldr	r2, [pc, #100]	@ (8003838 <motion_update_encoders+0xf0>)
 80037d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	613b      	str	r3, [r7, #16]
            g_encoder_last_raw[axis] = now;
 80037dc:	7ffb      	ldrb	r3, [r7, #31]
 80037de:	4916      	ldr	r1, [pc, #88]	@ (8003838 <motion_update_encoders+0xf0>)
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_position[axis] += delta;
 80037e6:	7ffb      	ldrb	r3, [r7, #31]
 80037e8:	4a14      	ldr	r2, [pc, #80]	@ (800383c <motion_update_encoders+0xf4>)
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	4413      	add	r3, r2
 80037ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f2:	6939      	ldr	r1, [r7, #16]
 80037f4:	17c8      	asrs	r0, r1, #31
 80037f6:	4688      	mov	r8, r1
 80037f8:	4681      	mov	r9, r0
 80037fa:	7ff9      	ldrb	r1, [r7, #31]
 80037fc:	eb12 0008 	adds.w	r0, r2, r8
 8003800:	6038      	str	r0, [r7, #0]
 8003802:	eb43 0309 	adc.w	r3, r3, r9
 8003806:	607b      	str	r3, [r7, #4]
 8003808:	4a0c      	ldr	r2, [pc, #48]	@ (800383c <motion_update_encoders+0xf4>)
 800380a:	00cb      	lsls	r3, r1, #3
 800380c:	4413      	add	r3, r2
 800380e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003812:	e9c3 1200 	strd	r1, r2, [r3]
            g_encoder_delta_tick[axis] = delta;
 8003816:	7ffb      	ldrb	r3, [r7, #31]
 8003818:	4909      	ldr	r1, [pc, #36]	@ (8003840 <motion_update_encoders+0xf8>)
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003820:	7ffb      	ldrb	r3, [r7, #31]
 8003822:	3301      	adds	r3, #1
 8003824:	77fb      	strb	r3, [r7, #31]
 8003826:	7ffb      	ldrb	r3, [r7, #31]
 8003828:	2b02      	cmp	r3, #2
 800382a:	d994      	bls.n	8003756 <motion_update_encoders+0xe>
#if MOTION_DEBUG_ENCODERS
            // Prints antigos removidos; CSV emitido no TIM7
#endif
        }
    }
}
 800382c:	bf00      	nop
 800382e:	bf00      	nop
 8003830:	3720      	adds	r7, #32
 8003832:	46bd      	mov	sp, r7
 8003834:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003838:	20002da0 	.word	0x20002da0
 800383c:	20002d88 	.word	0x20002d88
 8003840:	20002dc8 	.word	0x20002dc8

08003844 <motion_send_queue_add_ack>:

/* =======================
 *  Envio de respostas
 * ======================= */
static void motion_send_queue_add_ack(uint8_t frame_id, uint8_t status) {
 8003844:	b580      	push	{r7, lr}
 8003846:	b088      	sub	sp, #32
 8003848:	af02      	add	r7, sp, #8
 800384a:	4603      	mov	r3, r0
 800384c:	460a      	mov	r2, r1
 800384e:	71fb      	strb	r3, [r7, #7]
 8003850:	4613      	mov	r3, r2
 8003852:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[6];
    move_queue_add_ack_resp_t resp = { frame_id, status };
 8003854:	79fb      	ldrb	r3, [r7, #7]
 8003856:	733b      	strb	r3, [r7, #12]
 8003858:	79bb      	ldrb	r3, [r7, #6]
 800385a:	737b      	strb	r3, [r7, #13]
    if (move_queue_add_ack_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 800385c:	f107 0110 	add.w	r1, r7, #16
 8003860:	f107 030c 	add.w	r3, r7, #12
 8003864:	2206      	movs	r2, #6
 8003866:	4618      	mov	r0, r3
 8003868:	f7fd fe1f 	bl	80014aa <move_queue_add_ack_resp_encoder>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d00c      	beq.n	800388c <motion_send_queue_add_ack+0x48>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "ack", "encode_fail");
 8003872:	4a12      	ldr	r2, [pc, #72]	@ (80038bc <motion_send_queue_add_ack+0x78>)
 8003874:	4b12      	ldr	r3, [pc, #72]	@ (80038c0 <motion_send_queue_add_ack+0x7c>)
 8003876:	9301      	str	r3, [sp, #4]
 8003878:	4b12      	ldr	r3, [pc, #72]	@ (80038c4 <motion_send_queue_add_ack+0x80>)
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	4613      	mov	r3, r2
 800387e:	f06f 0201 	mvn.w	r2, #1
 8003882:	2164      	movs	r1, #100	@ 0x64
 8003884:	2002      	movs	r0, #2
 8003886:	f7fe ffcf 	bl	8002828 <log_event_auto>
 800388a:	e014      	b.n	80038b6 <motion_send_queue_add_ack+0x72>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 800388c:	f107 0310 	add.w	r3, r7, #16
 8003890:	2106      	movs	r1, #6
 8003892:	4618      	mov	r0, r3
 8003894:	f002 fc90 	bl	80061b8 <app_resp_push>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00b      	beq.n	80038b6 <motion_send_queue_add_ack+0x72>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "ack", "queue_full");
 800389e:	4a07      	ldr	r2, [pc, #28]	@ (80038bc <motion_send_queue_add_ack+0x78>)
 80038a0:	4b09      	ldr	r3, [pc, #36]	@ (80038c8 <motion_send_queue_add_ack+0x84>)
 80038a2:	9301      	str	r3, [sp, #4]
 80038a4:	4b07      	ldr	r3, [pc, #28]	@ (80038c4 <motion_send_queue_add_ack+0x80>)
 80038a6:	9300      	str	r3, [sp, #0]
 80038a8:	4613      	mov	r3, r2
 80038aa:	f06f 0203 	mvn.w	r2, #3
 80038ae:	2164      	movs	r1, #100	@ 0x64
 80038b0:	2002      	movs	r0, #2
 80038b2:	f7fe ffb9 	bl	8002828 <log_event_auto>
    }
}
 80038b6:	3718      	adds	r7, #24
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	080111a4 	.word	0x080111a4
 80038c0:	080111ac 	.word	0x080111ac
 80038c4:	080111b8 	.word	0x080111b8
 80038c8:	080111bc 	.word	0x080111bc

080038cc <motion_send_queue_status_response>:

static void motion_send_queue_status_response(uint8_t frame_id) {
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b08a      	sub	sp, #40	@ 0x28
 80038d0:	af02      	add	r7, sp, #8
 80038d2:	4603      	mov	r3, r0
 80038d4:	71fb      	strb	r3, [r7, #7]
    uint8_t raw[12];
    move_queue_status_resp_t resp = {
 80038d6:	79fb      	ldrb	r3, [r7, #7]
 80038d8:	733b      	strb	r3, [r7, #12]
        .frameId = frame_id,
        .status  = (uint8_t)g_status.state,
 80038da:	4b27      	ldr	r3, [pc, #156]	@ (8003978 <motion_send_queue_status_response+0xac>)
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80038e0:	737b      	strb	r3, [r7, #13]
        .pidErrX = (uint8_t)g_status.pidErrX,
 80038e2:	4b25      	ldr	r3, [pc, #148]	@ (8003978 <motion_send_queue_status_response+0xac>)
 80038e4:	795b      	ldrb	r3, [r3, #5]
 80038e6:	b25b      	sxtb	r3, r3
 80038e8:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80038ea:	73bb      	strb	r3, [r7, #14]
        .pidErrY = (uint8_t)g_status.pidErrY,
 80038ec:	4b22      	ldr	r3, [pc, #136]	@ (8003978 <motion_send_queue_status_response+0xac>)
 80038ee:	799b      	ldrb	r3, [r3, #6]
 80038f0:	b25b      	sxtb	r3, r3
 80038f2:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80038f4:	73fb      	strb	r3, [r7, #15]
        .pidErrZ = (uint8_t)g_status.pidErrZ,
 80038f6:	4b20      	ldr	r3, [pc, #128]	@ (8003978 <motion_send_queue_status_response+0xac>)
 80038f8:	79db      	ldrb	r3, [r3, #7]
 80038fa:	b25b      	sxtb	r3, r3
 80038fc:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 80038fe:	743b      	strb	r3, [r7, #16]
        .pctX    = g_status.pctX,
 8003900:	4b1d      	ldr	r3, [pc, #116]	@ (8003978 <motion_send_queue_status_response+0xac>)
 8003902:	789b      	ldrb	r3, [r3, #2]
 8003904:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003906:	747b      	strb	r3, [r7, #17]
        .pctY    = g_status.pctY,
 8003908:	4b1b      	ldr	r3, [pc, #108]	@ (8003978 <motion_send_queue_status_response+0xac>)
 800390a:	78db      	ldrb	r3, [r3, #3]
 800390c:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 800390e:	74bb      	strb	r3, [r7, #18]
        .pctZ    = g_status.pctZ,
 8003910:	4b19      	ldr	r3, [pc, #100]	@ (8003978 <motion_send_queue_status_response+0xac>)
 8003912:	791b      	ldrb	r3, [r3, #4]
 8003914:	b2db      	uxtb	r3, r3
    move_queue_status_resp_t resp = {
 8003916:	74fb      	strb	r3, [r7, #19]
    };
    if (move_queue_status_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) {
 8003918:	f107 0114 	add.w	r1, r7, #20
 800391c:	f107 030c 	add.w	r3, r7, #12
 8003920:	220c      	movs	r2, #12
 8003922:	4618      	mov	r0, r3
 8003924:	f7fd fe79 	bl	800161a <move_queue_status_resp_encoder>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00c      	beq.n	8003948 <motion_send_queue_status_response+0x7c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "status", "encode_fail");
 800392e:	4a13      	ldr	r2, [pc, #76]	@ (800397c <motion_send_queue_status_response+0xb0>)
 8003930:	4b13      	ldr	r3, [pc, #76]	@ (8003980 <motion_send_queue_status_response+0xb4>)
 8003932:	9301      	str	r3, [sp, #4]
 8003934:	4b13      	ldr	r3, [pc, #76]	@ (8003984 <motion_send_queue_status_response+0xb8>)
 8003936:	9300      	str	r3, [sp, #0]
 8003938:	4613      	mov	r3, r2
 800393a:	f06f 0201 	mvn.w	r2, #1
 800393e:	2164      	movs	r1, #100	@ 0x64
 8003940:	2002      	movs	r0, #2
 8003942:	f7fe ff71 	bl	8002828 <log_event_auto>
 8003946:	e014      	b.n	8003972 <motion_send_queue_status_response+0xa6>
        return;
    }
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003948:	f107 0314 	add.w	r3, r7, #20
 800394c:	210c      	movs	r1, #12
 800394e:	4618      	mov	r0, r3
 8003950:	f002 fc32 	bl	80061b8 <app_resp_push>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00b      	beq.n	8003972 <motion_send_queue_status_response+0xa6>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "status", "queue_full");
 800395a:	4a08      	ldr	r2, [pc, #32]	@ (800397c <motion_send_queue_status_response+0xb0>)
 800395c:	4b0a      	ldr	r3, [pc, #40]	@ (8003988 <motion_send_queue_status_response+0xbc>)
 800395e:	9301      	str	r3, [sp, #4]
 8003960:	4b08      	ldr	r3, [pc, #32]	@ (8003984 <motion_send_queue_status_response+0xb8>)
 8003962:	9300      	str	r3, [sp, #0]
 8003964:	4613      	mov	r3, r2
 8003966:	f06f 0203 	mvn.w	r2, #3
 800396a:	2164      	movs	r1, #100	@ 0x64
 800396c:	2002      	movs	r0, #2
 800396e:	f7fe ff5b 	bl	8002828 <log_event_auto>
    }
}
 8003972:	3720      	adds	r7, #32
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	200000d8 	.word	0x200000d8
 800397c:	080111a4 	.word	0x080111a4
 8003980:	080111ac 	.word	0x080111ac
 8003984:	080111c8 	.word	0x080111c8
 8003988:	080111bc 	.word	0x080111bc

0800398c <motion_send_start_response>:

static void motion_send_start_response(uint8_t frame_id, uint8_t status, uint8_t depth) {
 800398c:	b580      	push	{r7, lr}
 800398e:	b088      	sub	sp, #32
 8003990:	af02      	add	r7, sp, #8
 8003992:	4603      	mov	r3, r0
 8003994:	71fb      	strb	r3, [r7, #7]
 8003996:	460b      	mov	r3, r1
 8003998:	71bb      	strb	r3, [r7, #6]
 800399a:	4613      	mov	r3, r2
 800399c:	717b      	strb	r3, [r7, #5]
    uint8_t raw[6];
    start_move_resp_t resp; resp.frameId = frame_id; resp.status = status; resp.depth = depth;
 800399e:	79fb      	ldrb	r3, [r7, #7]
 80039a0:	733b      	strb	r3, [r7, #12]
 80039a2:	79bb      	ldrb	r3, [r7, #6]
 80039a4:	737b      	strb	r3, [r7, #13]
 80039a6:	797b      	ldrb	r3, [r7, #5]
 80039a8:	73bb      	strb	r3, [r7, #14]
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 80039aa:	f107 0110 	add.w	r1, r7, #16
 80039ae:	f107 030c 	add.w	r3, r7, #12
 80039b2:	2206      	movs	r2, #6
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7fd ff20 	bl	80017fa <start_move_resp_encoder>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d115      	bne.n	80039ec <motion_send_start_response+0x60>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 80039c0:	f107 0310 	add.w	r3, r7, #16
 80039c4:	2106      	movs	r1, #6
 80039c6:	4618      	mov	r0, r3
 80039c8:	f002 fbf6 	bl	80061b8 <app_resp_push>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00d      	beq.n	80039ee <motion_send_start_response+0x62>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "start", "resp_queue_full");
 80039d2:	4a08      	ldr	r2, [pc, #32]	@ (80039f4 <motion_send_start_response+0x68>)
 80039d4:	4b08      	ldr	r3, [pc, #32]	@ (80039f8 <motion_send_start_response+0x6c>)
 80039d6:	9301      	str	r3, [sp, #4]
 80039d8:	4b08      	ldr	r3, [pc, #32]	@ (80039fc <motion_send_start_response+0x70>)
 80039da:	9300      	str	r3, [sp, #0]
 80039dc:	4613      	mov	r3, r2
 80039de:	f06f 0203 	mvn.w	r2, #3
 80039e2:	2164      	movs	r1, #100	@ 0x64
 80039e4:	2002      	movs	r0, #2
 80039e6:	f7fe ff1f 	bl	8002828 <log_event_auto>
 80039ea:	e000      	b.n	80039ee <motion_send_start_response+0x62>
    if (start_move_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 80039ec:	bf00      	nop
    }
}
 80039ee:	3718      	adds	r7, #24
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	080111a4 	.word	0x080111a4
 80039f8:	080111d0 	.word	0x080111d0
 80039fc:	080111e0 	.word	0x080111e0

08003a00 <motion_send_move_end_response>:

static void motion_send_move_end_response(uint8_t frame_id, uint8_t status) {
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b088      	sub	sp, #32
 8003a04:	af02      	add	r7, sp, #8
 8003a06:	4603      	mov	r3, r0
 8003a08:	460a      	mov	r2, r1
 8003a0a:	71fb      	strb	r3, [r7, #7]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	71bb      	strb	r3, [r7, #6]
    uint8_t raw[5];
    move_end_resp_t resp; resp.frameId = frame_id; resp.status = status;
 8003a10:	79fb      	ldrb	r3, [r7, #7]
 8003a12:	733b      	strb	r3, [r7, #12]
 8003a14:	79bb      	ldrb	r3, [r7, #6]
 8003a16:	737b      	strb	r3, [r7, #13]
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003a18:	f107 0110 	add.w	r1, r7, #16
 8003a1c:	f107 030c 	add.w	r3, r7, #12
 8003a20:	2205      	movs	r2, #5
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7fd fc8e 	bl	8001344 <move_end_resp_encoder>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d115      	bne.n	8003a5a <motion_send_move_end_response+0x5a>
    if (app_resp_push(raw, (uint32_t)sizeof raw) != PROTO_OK) {
 8003a2e:	f107 0310 	add.w	r3, r7, #16
 8003a32:	2105      	movs	r1, #5
 8003a34:	4618      	mov	r0, r3
 8003a36:	f002 fbbf 	bl	80061b8 <app_resp_push>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d00d      	beq.n	8003a5c <motion_send_move_end_response+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "move_end", "resp_queue_full");
 8003a40:	4a08      	ldr	r2, [pc, #32]	@ (8003a64 <motion_send_move_end_response+0x64>)
 8003a42:	4b09      	ldr	r3, [pc, #36]	@ (8003a68 <motion_send_move_end_response+0x68>)
 8003a44:	9301      	str	r3, [sp, #4]
 8003a46:	4b09      	ldr	r3, [pc, #36]	@ (8003a6c <motion_send_move_end_response+0x6c>)
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	f06f 0203 	mvn.w	r2, #3
 8003a50:	2164      	movs	r1, #100	@ 0x64
 8003a52:	2002      	movs	r0, #2
 8003a54:	f7fe fee8 	bl	8002828 <log_event_auto>
 8003a58:	e000      	b.n	8003a5c <motion_send_move_end_response+0x5c>
    if (move_end_resp_encoder(&resp, raw, sizeof raw) != PROTO_OK) return;
 8003a5a:	bf00      	nop
    }
}
 8003a5c:	3718      	adds	r7, #24
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	080111a4 	.word	0x080111a4
 8003a68:	080111d0 	.word	0x080111d0
 8003a6c:	080111e8 	.word	0x080111e8

08003a70 <motion_service_init>:


/* =======================
 *  Init
 * ======================= */
void motion_service_init(void) {
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b088      	sub	sp, #32
 8003a74:	af04      	add	r7, sp, #16
    uint32_t primask = motion_lock();
 8003a76:	f7ff f903 	bl	8002c80 <motion_lock>
 8003a7a:	60b8      	str	r0, [r7, #8]

    memset(&g_status, 0, sizeof g_status);
 8003a7c:	2208      	movs	r2, #8
 8003a7e:	2100      	movs	r1, #0
 8003a80:	4867      	ldr	r0, [pc, #412]	@ (8003c20 <motion_service_init+0x1b0>)
 8003a82:	f00c fb69 	bl	8010158 <memset>
    memset(g_axis_state, 0, sizeof g_axis_state);
 8003a86:	2290      	movs	r2, #144	@ 0x90
 8003a88:	2100      	movs	r1, #0
 8003a8a:	4866      	ldr	r0, [pc, #408]	@ (8003c24 <motion_service_init+0x1b4>)
 8003a8c:	f00c fb64 	bl	8010158 <memset>
    memset(g_queue, 0, sizeof g_queue);
 8003a90:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8003a94:	2100      	movs	r1, #0
 8003a96:	4864      	ldr	r0, [pc, #400]	@ (8003c28 <motion_service_init+0x1b8>)
 8003a98:	f00c fb5e 	bl	8010158 <memset>
    memset(g_encoder_position, 0, sizeof g_encoder_position);
 8003a9c:	2218      	movs	r2, #24
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	4862      	ldr	r0, [pc, #392]	@ (8003c2c <motion_service_init+0x1bc>)
 8003aa2:	f00c fb59 	bl	8010158 <memset>
    memset(g_encoder_last_raw, 0, sizeof g_encoder_last_raw);
 8003aa6:	220c      	movs	r2, #12
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	4861      	ldr	r0, [pc, #388]	@ (8003c30 <motion_service_init+0x1c0>)
 8003aac:	f00c fb54 	bl	8010158 <memset>
    memset(g_encoder_origin, 0, sizeof g_encoder_origin);
 8003ab0:	2218      	movs	r2, #24
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	485f      	ldr	r0, [pc, #380]	@ (8003c34 <motion_service_init+0x1c4>)
 8003ab6:	f00c fb4f 	bl	8010158 <memset>
    memset(g_encoder_delta_tick, 0, sizeof g_encoder_delta_tick);
 8003aba:	220c      	movs	r2, #12
 8003abc:	2100      	movs	r1, #0
 8003abe:	485e      	ldr	r0, [pc, #376]	@ (8003c38 <motion_service_init+0x1c8>)
 8003ac0:	f00c fb4a 	bl	8010158 <memset>
    memset(g_pi_i_accum, 0, sizeof g_pi_i_accum);
 8003ac4:	220c      	movs	r2, #12
 8003ac6:	2100      	movs	r1, #0
 8003ac8:	485c      	ldr	r0, [pc, #368]	@ (8003c3c <motion_service_init+0x1cc>)
 8003aca:	f00c fb45 	bl	8010158 <memset>
    memset(g_pi_prev_err, 0, sizeof g_pi_prev_err);
 8003ace:	220c      	movs	r2, #12
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	485b      	ldr	r0, [pc, #364]	@ (8003c40 <motion_service_init+0x1d0>)
 8003ad4:	f00c fb40 	bl	8010158 <memset>
    memset(g_origin_base32, 0, sizeof g_origin_base32);
 8003ad8:	220c      	movs	r2, #12
 8003ada:	2100      	movs	r1, #0
 8003adc:	4859      	ldr	r0, [pc, #356]	@ (8003c44 <motion_service_init+0x1d4>)
 8003ade:	f00c fb3b 	bl	8010158 <memset>
    memset(g_pi_d_filt, 0, sizeof g_pi_d_filt);
 8003ae2:	220c      	movs	r2, #12
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	4858      	ldr	r0, [pc, #352]	@ (8003c48 <motion_service_init+0x1d8>)
 8003ae8:	f00c fb36 	bl	8010158 <memset>
    memset(g_v_accum, 0, sizeof g_v_accum);
 8003aec:	220c      	movs	r2, #12
 8003aee:	2100      	movs	r1, #0
 8003af0:	4856      	ldr	r0, [pc, #344]	@ (8003c4c <motion_service_init+0x1dc>)
 8003af2:	f00c fb31 	bl	8010158 <memset>
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_queue_rem_steps[a] = 0u;
 8003af6:	2300      	movs	r3, #0
 8003af8:	73fb      	strb	r3, [r7, #15]
 8003afa:	e007      	b.n	8003b0c <motion_service_init+0x9c>
 8003afc:	7bfb      	ldrb	r3, [r7, #15]
 8003afe:	4a54      	ldr	r2, [pc, #336]	@ (8003c50 <motion_service_init+0x1e0>)
 8003b00:	2100      	movs	r1, #0
 8003b02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8003b06:	7bfb      	ldrb	r3, [r7, #15]
 8003b08:	3301      	adds	r3, #1
 8003b0a:	73fb      	strb	r3, [r7, #15]
 8003b0c:	7bfb      	ldrb	r3, [r7, #15]
 8003b0e:	2b02      	cmp	r3, #2
 8003b10:	d9f4      	bls.n	8003afc <motion_service_init+0x8c>
    memset((void*)g_csv_active, 0, sizeof g_csv_active);
 8003b12:	2203      	movs	r2, #3
 8003b14:	2100      	movs	r1, #0
 8003b16:	484f      	ldr	r0, [pc, #316]	@ (8003c54 <motion_service_init+0x1e4>)
 8003b18:	f00c fb1e 	bl	8010158 <memset>
    memset((void*)g_csv_t0_ms, 0, sizeof g_csv_t0_ms);
 8003b1c:	220c      	movs	r2, #12
 8003b1e:	2100      	movs	r1, #0
 8003b20:	484d      	ldr	r0, [pc, #308]	@ (8003c58 <motion_service_init+0x1e8>)
 8003b22:	f00c fb19 	bl	8010158 <memset>
    memset((void*)g_csv_stepcount, 0, sizeof g_csv_stepcount);
 8003b26:	220c      	movs	r2, #12
 8003b28:	2100      	movs	r1, #0
 8003b2a:	484c      	ldr	r0, [pc, #304]	@ (8003c5c <motion_service_init+0x1ec>)
 8003b2c:	f00c fb14 	bl	8010158 <memset>
    memset((void*)g_csv_next_ms, 0, sizeof g_csv_next_ms);
 8003b30:	220c      	movs	r2, #12
 8003b32:	2100      	movs	r1, #0
 8003b34:	484a      	ldr	r0, [pc, #296]	@ (8003c60 <motion_service_init+0x1f0>)
 8003b36:	f00c fb0f 	bl	8010158 <memset>
    memset((void*)g_csv_armed, 0, sizeof g_csv_armed);
 8003b3a:	2203      	movs	r2, #3
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	4849      	ldr	r0, [pc, #292]	@ (8003c64 <motion_service_init+0x1f4>)
 8003b40:	f00c fb0a 	bl	8010158 <memset>
    memset((void*)g_csv_t0_t6, 0, sizeof g_csv_t0_t6);
 8003b44:	220c      	movs	r2, #12
 8003b46:	2100      	movs	r1, #0
 8003b48:	4847      	ldr	r0, [pc, #284]	@ (8003c68 <motion_service_init+0x1f8>)
 8003b4a:	f00c fb05 	bl	8010158 <memset>
    memset((void*)g_csv_next_t6, 0, sizeof g_csv_next_t6);
 8003b4e:	220c      	movs	r2, #12
 8003b50:	2100      	movs	r1, #0
 8003b52:	4846      	ldr	r0, [pc, #280]	@ (8003c6c <motion_service_init+0x1fc>)
 8003b54:	f00c fb00 	bl	8010158 <memset>
    memset((void*)g_csv_seq, 0, sizeof g_csv_seq);
 8003b58:	220c      	movs	r2, #12
 8003b5a:	2100      	movs	r1, #0
 8003b5c:	4844      	ldr	r0, [pc, #272]	@ (8003c70 <motion_service_init+0x200>)
 8003b5e:	f00c fafb 	bl	8010158 <memset>
    g_tim6_ticks = 0u;
 8003b62:	4b44      	ldr	r3, [pc, #272]	@ (8003c74 <motion_service_init+0x204>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	601a      	str	r2, [r3, #0]
#if MOTION_CSV_PRODUCE_IN_TIM6
    csv_ring_reset();
#endif

    g_status.state = MOTION_IDLE;
 8003b68:	4b2d      	ldr	r3, [pc, #180]	@ (8003c20 <motion_service_init+0x1b0>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	701a      	strb	r2, [r3, #0]
    g_queue_head = g_queue_tail = g_queue_count = 0u;
 8003b6e:	4b42      	ldr	r3, [pc, #264]	@ (8003c78 <motion_service_init+0x208>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	801a      	strh	r2, [r3, #0]
 8003b74:	4b41      	ldr	r3, [pc, #260]	@ (8003c7c <motion_service_init+0x20c>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	701a      	strb	r2, [r3, #0]
 8003b7a:	4b40      	ldr	r3, [pc, #256]	@ (8003c7c <motion_service_init+0x20c>)
 8003b7c:	781a      	ldrb	r2, [r3, #0]
 8003b7e:	4b40      	ldr	r3, [pc, #256]	@ (8003c80 <motion_service_init+0x210>)
 8003b80:	701a      	strb	r2, [r3, #0]
    g_has_active_segment = 0u;
 8003b82:	4b40      	ldr	r3, [pc, #256]	@ (8003c84 <motion_service_init+0x214>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	701a      	strb	r2, [r3, #0]

    motion_stop_all_axes_locked();
 8003b88:	f7ff fbb2 	bl	80032f0 <motion_stop_all_axes_locked>
    motion_refresh_status_locked();
 8003b8c:	f7ff fa06 	bl	8002f9c <motion_refresh_status_locked>
    motion_unlock(primask);
 8003b90:	68b8      	ldr	r0, [r7, #8]
 8003b92:	f7ff f886 	bl	8002ca2 <motion_unlock>

    motion_hw_init();
 8003b96:	f7fe feb5 	bl	8002904 <motion_hw_init>

    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	73bb      	strb	r3, [r7, #14]
 8003b9e:	e01a      	b.n	8003bd6 <motion_service_init+0x166>
        uint32_t raw = motion_hw_encoder_read_raw(axis);
 8003ba0:	7bbb      	ldrb	r3, [r7, #14]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7fe fffe 	bl	8002ba4 <motion_hw_encoder_read_raw>
 8003ba8:	6078      	str	r0, [r7, #4]
        if (motion_hw_encoder_bits(axis) == 16u) {
 8003baa:	7bbb      	ldrb	r3, [r7, #14]
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7ff f821 	bl	8002bf4 <motion_hw_encoder_bits>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b10      	cmp	r3, #16
 8003bb6:	d106      	bne.n	8003bc6 <motion_service_init+0x156>
            g_encoder_last_raw[axis] = raw & 0xFFFFu;
 8003bb8:	7bbb      	ldrb	r3, [r7, #14]
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	b292      	uxth	r2, r2
 8003bbe:	491c      	ldr	r1, [pc, #112]	@ (8003c30 <motion_service_init+0x1c0>)
 8003bc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003bc4:	e004      	b.n	8003bd0 <motion_service_init+0x160>
        } else {
            g_encoder_last_raw[axis] = raw;
 8003bc6:	7bbb      	ldrb	r3, [r7, #14]
 8003bc8:	4919      	ldr	r1, [pc, #100]	@ (8003c30 <motion_service_init+0x1c0>)
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003bd0:	7bbb      	ldrb	r3, [r7, #14]
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	73bb      	strb	r3, [r7, #14]
 8003bd6:	7bbb      	ldrb	r3, [r7, #14]
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d9e1      	bls.n	8003ba0 <motion_service_init+0x130>
        }
    }

    if (HAL_TIM_Base_Start_IT(&htim6) != HAL_OK) Error_Handler();
 8003bdc:	482a      	ldr	r0, [pc, #168]	@ (8003c88 <motion_service_init+0x218>)
 8003bde:	f008 f9b3 	bl	800bf48 <HAL_TIM_Base_Start_IT>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d001      	beq.n	8003bec <motion_service_init+0x17c>
 8003be8:	f002 feb2 	bl	8006950 <Error_Handler>
    if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) Error_Handler();
 8003bec:	4827      	ldr	r0, [pc, #156]	@ (8003c8c <motion_service_init+0x21c>)
 8003bee:	f008 f9ab 	bl	800bf48 <HAL_TIM_Base_Start_IT>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <motion_service_init+0x18c>
 8003bf8:	f002 feaa 	bl	8006950 <Error_Handler>

    LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "timers_ready");
 8003bfc:	4a24      	ldr	r2, [pc, #144]	@ (8003c90 <motion_service_init+0x220>)
 8003bfe:	4b25      	ldr	r3, [pc, #148]	@ (8003c94 <motion_service_init+0x224>)
 8003c00:	9302      	str	r3, [sp, #8]
 8003c02:	4b25      	ldr	r3, [pc, #148]	@ (8003c98 <motion_service_init+0x228>)
 8003c04:	9301      	str	r3, [sp, #4]
 8003c06:	4b25      	ldr	r3, [pc, #148]	@ (8003c9c <motion_service_init+0x22c>)
 8003c08:	9300      	str	r3, [sp, #0]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	2100      	movs	r1, #0
 8003c10:	2002      	movs	r0, #2
 8003c12:	f7fe fe09 	bl	8002828 <log_event_auto>
}
 8003c16:	bf00      	nop
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	200000d8 	.word	0x200000d8
 8003c24:	200000e0 	.word	0x200000e0
 8003c28:	20000174 	.word	0x20000174
 8003c2c:	20002d88 	.word	0x20002d88
 8003c30:	20002da0 	.word	0x20002da0
 8003c34:	20002db0 	.word	0x20002db0
 8003c38:	20002dc8 	.word	0x20002dc8
 8003c3c:	20002df8 	.word	0x20002df8
 8003c40:	20002e04 	.word	0x20002e04
 8003c44:	20002dd4 	.word	0x20002dd4
 8003c48:	20002de0 	.word	0x20002de0
 8003c4c:	20002dec 	.word	0x20002dec
 8003c50:	20002d7c 	.word	0x20002d7c
 8003c54:	20002e28 	.word	0x20002e28
 8003c58:	20002e2c 	.word	0x20002e2c
 8003c5c:	20002e38 	.word	0x20002e38
 8003c60:	20002e44 	.word	0x20002e44
 8003c64:	20002e50 	.word	0x20002e50
 8003c68:	20002e54 	.word	0x20002e54
 8003c6c:	20002e60 	.word	0x20002e60
 8003c70:	20002e6c 	.word	0x20002e6c
 8003c74:	200000d4 	.word	0x200000d4
 8003c78:	20002d76 	.word	0x20002d76
 8003c7c:	20002d75 	.word	0x20002d75
 8003c80:	20002d74 	.word	0x20002d74
 8003c84:	20000170 	.word	0x20000170
 8003c88:	2000313c 	.word	0x2000313c
 8003c8c:	20003188 	.word	0x20003188
 8003c90:	080111a4 	.word	0x080111a4
 8003c94:	080111f4 	.word	0x080111f4
 8003c98:	08011204 	.word	0x08011204
 8003c9c:	08011208 	.word	0x08011208

08003ca0 <motion_on_tim6_tick>:
 *  - fecha largura de pulso
 *  - DEMO: DDA suave
 *  - Fila: caminho original
 * ======================= */
void motion_on_tim6_tick(void)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b09a      	sub	sp, #104	@ 0x68
 8003ca4:	af02      	add	r7, sp, #8
    // Incrementa base de tempo de 50 kHz para telemetria
    g_tim6_ticks++;
 8003ca6:	4ba0      	ldr	r3, [pc, #640]	@ (8003f28 <motion_on_tim6_tick+0x288>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	3301      	adds	r3, #1
 8003cac:	4a9e      	ldr	r2, [pc, #632]	@ (8003f28 <motion_on_tim6_tick+0x288>)
 8003cae:	6013      	str	r3, [r2, #0]
    if (g_status.state != MOTION_RUNNING || !g_has_active_segment)
 8003cb0:	4b9e      	ldr	r3, [pc, #632]	@ (8003f2c <motion_on_tim6_tick+0x28c>)
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	f040 831b 	bne.w	80042f2 <motion_on_tim6_tick+0x652>
 8003cbc:	4b9c      	ldr	r3, [pc, #624]	@ (8003f30 <motion_on_tim6_tick+0x290>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 8315 	beq.w	80042f2 <motion_on_tim6_tick+0x652>
        return;

    /* 1) Fecha pulsos altos pendentes (garante largura do STEP) */
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003cc8:	2300      	movs	r3, #0
 8003cca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8003cce:	e02e      	b.n	8003d2e <motion_on_tim6_tick+0x8e>
        motion_axis_state_t *ax = &g_axis_state[axis];
 8003cd0:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	4413      	add	r3, r2
 8003cda:	011b      	lsls	r3, r3, #4
 8003cdc:	4a95      	ldr	r2, [pc, #596]	@ (8003f34 <motion_on_tim6_tick+0x294>)
 8003cde:	4413      	add	r3, r2
 8003ce0:	607b      	str	r3, [r7, #4]
        if (ax->step_high) {
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	7d1b      	ldrb	r3, [r3, #20]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d012      	beq.n	8003d10 <motion_on_tim6_tick+0x70>
            if (--ax->step_high == 0u) {
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	7d1b      	ldrb	r3, [r3, #20]
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	b2da      	uxtb	r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	751a      	strb	r2, [r3, #20]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	7d1b      	ldrb	r3, [r3, #20]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d112      	bne.n	8003d24 <motion_on_tim6_tick+0x84>
                motion_hw_step_low(axis);
 8003cfe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fe ff2a 	bl	8002b5c <motion_hw_step_low>
                ax->step_low = MOTION_STEP_LOW_TICKS; /* Para voltar ao comportamento anterior, defina MOTION_STEP_LOW_TICKS=0u */
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	755a      	strb	r2, [r3, #21]
 8003d0e:	e009      	b.n	8003d24 <motion_on_tim6_tick+0x84>
            }
        } else if (ax->step_low) {
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	7d5b      	ldrb	r3, [r3, #21]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d005      	beq.n	8003d24 <motion_on_tim6_tick+0x84>
            --ax->step_low;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	7d5b      	ldrb	r3, [r3, #21]
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	b2da      	uxtb	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	755a      	strb	r2, [r3, #21]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003d24:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003d28:	3301      	adds	r3, #1
 8003d2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8003d2e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d9cc      	bls.n	8003cd0 <motion_on_tim6_tick+0x30>
        }
    }

    if (g_demo_continuous) {
 8003d36:	4b80      	ldr	r3, [pc, #512]	@ (8003f38 <motion_on_tim6_tick+0x298>)
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f000 80ef 	beq.w	8003f20 <motion_on_tim6_tick+0x280>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003d42:	2300      	movs	r3, #0
 8003d44:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8003d48:	e0e4      	b.n	8003f14 <motion_on_tim6_tick+0x274>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8003d4a:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8003d4e:	4613      	mov	r3, r2
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	4413      	add	r3, r2
 8003d54:	011b      	lsls	r3, r3, #4
 8003d56:	4a77      	ldr	r2, [pc, #476]	@ (8003f34 <motion_on_tim6_tick+0x294>)
 8003d58:	4413      	add	r3, r2
 8003d5a:	633b      	str	r3, [r7, #48]	@ 0x30

            if (ax->emitted_steps >= ax->total_steps) continue;
 8003d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5e:	689a      	ldr	r2, [r3, #8]
 8003d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	f080 80cb 	bcs.w	8003f00 <motion_on_tim6_tick+0x260>

            /* guardas de ENABLE e DIR (atendem setup/hold do TMC5160) */
            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8003d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d6c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d008      	beq.n	8003d86 <motion_on_tim6_tick+0xe6>
 8003d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d76:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	b2da      	uxtb	r2, r3
 8003d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d80:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8003d84:	e0c1      	b.n	8003f0a <motion_on_tim6_tick+0x26a>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8003d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d88:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d008      	beq.n	8003da2 <motion_on_tim6_tick+0x102>
 8003d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d92:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003d96:	3b01      	subs	r3, #1
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d9c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8003da0:	e0b3      	b.n	8003f0a <motion_on_tim6_tick+0x26a>

            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8003da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da4:	7d1b      	ldrb	r3, [r3, #20]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	f040 80ac 	bne.w	8003f04 <motion_on_tim6_tick+0x264>
            if (ax->step_low)  continue; 
 8003dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dae:	7d5b      	ldrb	r3, [r3, #21]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	f040 80a9 	bne.w	8003f08 <motion_on_tim6_tick+0x268>

            /* DDA: acumula fase e emite STEP ao cruzar 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8003db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db8:	699a      	ldr	r2, [r3, #24]
 8003dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dbc:	69db      	ldr	r3, [r3, #28]
 8003dbe:	441a      	add	r2, r3
 8003dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc2:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8003dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dc6:	699b      	ldr	r3, [r3, #24]
 8003dc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dcc:	f0c0 809d 	bcc.w	8003f0a <motion_on_tim6_tick+0x26a>
                ax->dda_accum_q16 -= Q16_1;
 8003dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8003dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dda:	619a      	str	r2, [r3, #24]

                motion_hw_step_high(axis);
 8003ddc:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7fe fe97 	bl	8002b14 <motion_hw_step_high>
                ax->step_high = MOTION_STEP_HIGH_TICKS;
 8003de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de8:	2201      	movs	r2, #1
 8003dea:	751a      	strb	r2, [r3, #20]
                ++ax->emitted_steps;
 8003dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	1c5a      	adds	r2, r3, #1
 8003df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df4:	609a      	str	r2, [r3, #8]
                g_csv_stepcount[axis]++;
 8003df6:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003dfa:	4a50      	ldr	r2, [pc, #320]	@ (8003f3c <motion_on_tim6_tick+0x29c>)
 8003dfc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003e00:	3201      	adds	r2, #1
 8003e02:	494e      	ldr	r1, [pc, #312]	@ (8003f3c <motion_on_tim6_tick+0x29c>)
 8003e04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (!g_csv_active[axis]) {
 8003e08:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003e0c:	4a4c      	ldr	r2, [pc, #304]	@ (8003f40 <motion_on_tim6_tick+0x2a0>)
 8003e0e:	5cd3      	ldrb	r3, [r2, r3]
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d118      	bne.n	8003e48 <motion_on_tim6_tick+0x1a8>
                    g_csv_active[axis] = 1u;
 8003e16:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003e1a:	4a49      	ldr	r2, [pc, #292]	@ (8003f40 <motion_on_tim6_tick+0x2a0>)
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	54d1      	strb	r1, [r2, r3]
                    g_csv_armed[axis]  = 0u;
 8003e20:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003e24:	4a47      	ldr	r2, [pc, #284]	@ (8003f44 <motion_on_tim6_tick+0x2a4>)
 8003e26:	2100      	movs	r1, #0
 8003e28:	54d1      	strb	r1, [r2, r3]
                    uint32_t now_t6 = g_tim6_ticks;
 8003e2a:	4b3f      	ldr	r3, [pc, #252]	@ (8003f28 <motion_on_tim6_tick+0x288>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    g_csv_t0_t6[axis] = now_t6;
 8003e30:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003e34:	4944      	ldr	r1, [pc, #272]	@ (8003f48 <motion_on_tim6_tick+0x2a8>)
 8003e36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    g_csv_next_t6[axis] = now_t6;
 8003e3c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003e40:	4942      	ldr	r1, [pc, #264]	@ (8003f4c <motion_on_tim6_tick+0x2ac>)
 8003e42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                if (g_csv_active[axis]) {
 8003e48:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003e4c:	4a3c      	ldr	r2, [pc, #240]	@ (8003f40 <motion_on_tim6_tick+0x2a0>)
 8003e4e:	5cd3      	ldrb	r3, [r2, r3]
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d059      	beq.n	8003f0a <motion_on_tim6_tick+0x26a>
                    uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 8003e56:	4b34      	ldr	r3, [pc, #208]	@ (8003f28 <motion_on_tim6_tick+0x288>)
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003e5e:	493a      	ldr	r1, [pc, #232]	@ (8003f48 <motion_on_tim6_tick+0x2a8>)
 8003e60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	62bb      	str	r3, [r7, #40]	@ 0x28
#if MOTION_CSV_TIME_IN_TICKS
                    uint32_t t_val = dt_t6;
#else
                    uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8003e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e6a:	4a39      	ldr	r2, [pc, #228]	@ (8003f50 <motion_on_tim6_tick+0x2b0>)
 8003e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e70:	091b      	lsrs	r3, r3, #4
 8003e72:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
                    int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8003e74:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003e78:	4a36      	ldr	r2, [pc, #216]	@ (8003f54 <motion_on_tim6_tick+0x2b4>)
 8003e7a:	00db      	lsls	r3, r3, #3
 8003e7c:	4413      	add	r3, r2
 8003e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e82:	4611      	mov	r1, r2
 8003e84:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003e88:	4a33      	ldr	r2, [pc, #204]	@ (8003f58 <motion_on_tim6_tick+0x2b8>)
 8003e8a:	00db      	lsls	r3, r3, #3
 8003e8c:	4413      	add	r3, r2
 8003e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e92:	4613      	mov	r3, r2
 8003e94:	1acb      	subs	r3, r1, r3
 8003e96:	623b      	str	r3, [r7, #32]
                    if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 8003e98:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003e9c:	4a27      	ldr	r2, [pc, #156]	@ (8003f3c <motion_on_tim6_tick+0x29c>)
 8003e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d00e      	beq.n	8003ec4 <motion_on_tim6_tick+0x224>
 8003ea6:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003eaa:	4a24      	ldr	r2, [pc, #144]	@ (8003f3c <motion_on_tim6_tick+0x29c>)
 8003eac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003eb0:	4b27      	ldr	r3, [pc, #156]	@ (8003f50 <motion_on_tim6_tick+0x2b0>)
 8003eb2:	fba3 1302 	umull	r1, r3, r3, r2
 8003eb6:	095b      	lsrs	r3, r3, #5
 8003eb8:	2164      	movs	r1, #100	@ 0x64
 8003eba:	fb01 f303 	mul.w	r3, r1, r3
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d122      	bne.n	8003f0a <motion_on_tim6_tick+0x26a>
                        uint32_t pm = motion_lock();
 8003ec4:	f7fe fedc 	bl	8002c80 <motion_lock>
 8003ec8:	61f8      	str	r0, [r7, #28]
                        uint32_t id = ++g_csv_seq[axis];
 8003eca:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8003ece:	4b23      	ldr	r3, [pc, #140]	@ (8003f5c <motion_on_tim6_tick+0x2bc>)
 8003ed0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	4921      	ldr	r1, [pc, #132]	@ (8003f5c <motion_on_tim6_tick+0x2bc>)
 8003ed8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003edc:	61bb      	str	r3, [r7, #24]
                        motion_unlock(pm);
 8003ede:	69f8      	ldr	r0, [r7, #28]
 8003ee0:	f7fe fedf 	bl	8002ca2 <motion_unlock>
                        motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 8003ee4:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003ee8:	4a14      	ldr	r2, [pc, #80]	@ (8003f3c <motion_on_tim6_tick+0x29c>)
 8003eea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eee:	f897 005e 	ldrb.w	r0, [r7, #94]	@ 0x5e
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	6a3b      	ldr	r3, [r7, #32]
 8003ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ef8:	69b9      	ldr	r1, [r7, #24]
 8003efa:	f7fe feb3 	bl	8002c64 <motion_csv_print>
 8003efe:	e004      	b.n	8003f0a <motion_on_tim6_tick+0x26a>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8003f00:	bf00      	nop
 8003f02:	e002      	b.n	8003f0a <motion_on_tim6_tick+0x26a>
            if (ax->step_high) continue; /* ainda segurando pulso ALTO */
 8003f04:	bf00      	nop
 8003f06:	e000      	b.n	8003f0a <motion_on_tim6_tick+0x26a>
            if (ax->step_low)  continue; 
 8003f08:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003f0a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003f0e:	3301      	adds	r3, #1
 8003f10:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
 8003f14:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	f67f af16 	bls.w	8003d4a <motion_on_tim6_tick+0xaa>
 8003f1e:	e122      	b.n	8004166 <motion_on_tim6_tick+0x4c6>
            }
        }
    }
    else {
        /* 3) Caminho original (fila): preservado */
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8003f20:	2300      	movs	r3, #0
 8003f22:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 8003f26:	e119      	b.n	800415c <motion_on_tim6_tick+0x4bc>
 8003f28:	200000d4 	.word	0x200000d4
 8003f2c:	200000d8 	.word	0x200000d8
 8003f30:	20000170 	.word	0x20000170
 8003f34:	200000e0 	.word	0x200000e0
 8003f38:	20002e78 	.word	0x20002e78
 8003f3c:	20002e38 	.word	0x20002e38
 8003f40:	20002e28 	.word	0x20002e28
 8003f44:	20002e50 	.word	0x20002e50
 8003f48:	20002e54 	.word	0x20002e54
 8003f4c:	20002e60 	.word	0x20002e60
 8003f50:	51eb851f 	.word	0x51eb851f
 8003f54:	20002d88 	.word	0x20002d88
 8003f58:	20002db0 	.word	0x20002db0
 8003f5c:	20002e6c 	.word	0x20002e6c
            motion_axis_state_t *ax = &g_axis_state[axis];
 8003f60:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8003f64:	4613      	mov	r3, r2
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	4413      	add	r3, r2
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	4aa5      	ldr	r2, [pc, #660]	@ (8004204 <motion_on_tim6_tick+0x564>)
 8003f6e:	4413      	add	r3, r2
 8003f70:	64fb      	str	r3, [r7, #76]	@ 0x4c

            if (ax->step_high) continue;
 8003f72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f74:	7d1b      	ldrb	r3, [r3, #20]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f040 80e6 	bne.w	8004148 <motion_on_tim6_tick+0x4a8>
            if (ax->step_low)  continue; 
 8003f7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f7e:	7d5b      	ldrb	r3, [r3, #21]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f040 80e3 	bne.w	800414c <motion_on_tim6_tick+0x4ac>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8003f86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f88:	689a      	ldr	r2, [r3, #8]
 8003f8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	f080 80de 	bcs.w	8004150 <motion_on_tim6_tick+0x4b0>

            if (ax->en_settle_ticks)  { ax->en_settle_ticks--;  continue; }
 8003f94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f96:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d008      	beq.n	8003fb0 <motion_on_tim6_tick+0x310>
 8003f9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fa0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	b2da      	uxtb	r2, r3
 8003fa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003faa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8003fae:	e0d0      	b.n	8004152 <motion_on_tim6_tick+0x4b2>
            if (ax->dir_settle_ticks) { ax->dir_settle_ticks--; continue; }
 8003fb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fb2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d008      	beq.n	8003fcc <motion_on_tim6_tick+0x32c>
 8003fba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fbc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003fc0:	3b01      	subs	r3, #1
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fc6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 8003fca:	e0c2      	b.n	8004152 <motion_on_tim6_tick+0x4b2>

            /* DDA (fila): acumula fase e emite STEP no cruzamento de 1.0 */
            ax->dda_accum_q16 += ax->dda_inc_q16;
 8003fcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fce:	699a      	ldr	r2, [r3, #24]
 8003fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fd2:	69db      	ldr	r3, [r3, #28]
 8003fd4:	441a      	add	r2, r3
 8003fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fd8:	619a      	str	r2, [r3, #24]
            if (ax->dda_accum_q16 >= Q16_1) {
 8003fda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fdc:	699b      	ldr	r3, [r3, #24]
 8003fde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fe2:	f0c0 80b6 	bcc.w	8004152 <motion_on_tim6_tick+0x4b2>
                ax->dda_accum_q16 -= Q16_1;
 8003fe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	f5a3 3280 	sub.w	r2, r3, #65536	@ 0x10000
 8003fee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ff0:	619a      	str	r2, [r3, #24]
                if (ax->emitted_steps < ax->total_steps) {
 8003ff2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ff4:	689a      	ldr	r2, [r3, #8]
 8003ff6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	f080 80a9 	bcs.w	8004152 <motion_on_tim6_tick+0x4b2>
                    motion_hw_step_high(axis);
 8004000:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004004:	4618      	mov	r0, r3
 8004006:	f7fe fd85 	bl	8002b14 <motion_hw_step_high>
                    ax->step_high = MOTION_STEP_HIGH_TICKS;
 800400a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800400c:	2201      	movs	r2, #1
 800400e:	751a      	strb	r2, [r3, #20]
                    ++ax->emitted_steps;
 8004010:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004018:	609a      	str	r2, [r3, #8]
                    g_csv_stepcount[axis]++;
 800401a:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800401e:	4a7a      	ldr	r2, [pc, #488]	@ (8004208 <motion_on_tim6_tick+0x568>)
 8004020:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004024:	3201      	adds	r2, #1
 8004026:	4978      	ldr	r1, [pc, #480]	@ (8004208 <motion_on_tim6_tick+0x568>)
 8004028:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    ax->target_steps = ax->emitted_steps;
 800402c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800402e:	689a      	ldr	r2, [r3, #8]
 8004030:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004032:	605a      	str	r2, [r3, #4]
                    /* Garanta ativação no primeiro STEP mesmo se o "arming" atrasar */
                    if ((g_csv_armed[axis] || g_csv_stepcount[axis] == 1u) && !g_csv_active[axis]) {
 8004034:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004038:	4a74      	ldr	r2, [pc, #464]	@ (800420c <motion_on_tim6_tick+0x56c>)
 800403a:	5cd3      	ldrb	r3, [r2, r3]
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <motion_on_tim6_tick+0x3b0>
 8004042:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004046:	4a70      	ldr	r2, [pc, #448]	@ (8004208 <motion_on_tim6_tick+0x568>)
 8004048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d11f      	bne.n	8004090 <motion_on_tim6_tick+0x3f0>
 8004050:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004054:	4a6e      	ldr	r2, [pc, #440]	@ (8004210 <motion_on_tim6_tick+0x570>)
 8004056:	5cd3      	ldrb	r3, [r2, r3]
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d118      	bne.n	8004090 <motion_on_tim6_tick+0x3f0>
                        g_csv_active[axis] = 1u;
 800405e:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004062:	4a6b      	ldr	r2, [pc, #428]	@ (8004210 <motion_on_tim6_tick+0x570>)
 8004064:	2101      	movs	r1, #1
 8004066:	54d1      	strb	r1, [r2, r3]
                        g_csv_armed[axis]  = 0u;
 8004068:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800406c:	4a67      	ldr	r2, [pc, #412]	@ (800420c <motion_on_tim6_tick+0x56c>)
 800406e:	2100      	movs	r1, #0
 8004070:	54d1      	strb	r1, [r2, r3]
                        uint32_t now_t6 = g_tim6_ticks;
 8004072:	4b68      	ldr	r3, [pc, #416]	@ (8004214 <motion_on_tim6_tick+0x574>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	64bb      	str	r3, [r7, #72]	@ 0x48
                        g_csv_t0_t6[axis] = now_t6;
 8004078:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 800407c:	4966      	ldr	r1, [pc, #408]	@ (8004218 <motion_on_tim6_tick+0x578>)
 800407e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004080:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                        g_csv_next_t6[axis] = now_t6;
 8004084:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004088:	4964      	ldr	r1, [pc, #400]	@ (800421c <motion_on_tim6_tick+0x57c>)
 800408a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800408c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    }
#if MOTION_CSV_AT_STEP && !MOTION_CSV_PRODUCE_IN_TIM6
                    if (g_csv_active[axis]) {
 8004090:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004094:	4a5e      	ldr	r2, [pc, #376]	@ (8004210 <motion_on_tim6_tick+0x570>)
 8004096:	5cd3      	ldrb	r3, [r2, r3]
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d059      	beq.n	8004152 <motion_on_tim6_tick+0x4b2>
                        uint32_t dt_t6 = g_tim6_ticks - g_csv_t0_t6[axis];
 800409e:	4b5d      	ldr	r3, [pc, #372]	@ (8004214 <motion_on_tim6_tick+0x574>)
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80040a6:	495c      	ldr	r1, [pc, #368]	@ (8004218 <motion_on_tim6_tick+0x578>)
 80040a8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	647b      	str	r3, [r7, #68]	@ 0x44
#if MOTION_CSV_TIME_IN_TICKS
                        uint32_t t_val = dt_t6;
#else
                        uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 80040b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040b2:	4a5b      	ldr	r2, [pc, #364]	@ (8004220 <motion_on_tim6_tick+0x580>)
 80040b4:	fba2 2303 	umull	r2, r3, r2, r3
 80040b8:	091b      	lsrs	r3, r3, #4
 80040ba:	643b      	str	r3, [r7, #64]	@ 0x40
#endif
                        int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 80040bc:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80040c0:	4a58      	ldr	r2, [pc, #352]	@ (8004224 <motion_on_tim6_tick+0x584>)
 80040c2:	00db      	lsls	r3, r3, #3
 80040c4:	4413      	add	r3, r2
 80040c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ca:	4611      	mov	r1, r2
 80040cc:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80040d0:	4a55      	ldr	r2, [pc, #340]	@ (8004228 <motion_on_tim6_tick+0x588>)
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	4413      	add	r3, r2
 80040d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040da:	4613      	mov	r3, r2
 80040dc:	1acb      	subs	r3, r1, r3
 80040de:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        if (g_csv_stepcount[axis] == 1u || (g_csv_stepcount[axis] % MOTION_CSV_STEP_DECIM) == 0u) {
 80040e0:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80040e4:	4a48      	ldr	r2, [pc, #288]	@ (8004208 <motion_on_tim6_tick+0x568>)
 80040e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d00e      	beq.n	800410c <motion_on_tim6_tick+0x46c>
 80040ee:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 80040f2:	4a45      	ldr	r2, [pc, #276]	@ (8004208 <motion_on_tim6_tick+0x568>)
 80040f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80040f8:	4b49      	ldr	r3, [pc, #292]	@ (8004220 <motion_on_tim6_tick+0x580>)
 80040fa:	fba3 1302 	umull	r1, r3, r3, r2
 80040fe:	095b      	lsrs	r3, r3, #5
 8004100:	2164      	movs	r1, #100	@ 0x64
 8004102:	fb01 f303 	mul.w	r3, r1, r3
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b00      	cmp	r3, #0
 800410a:	d122      	bne.n	8004152 <motion_on_tim6_tick+0x4b2>
                            uint32_t pm = motion_lock();
 800410c:	f7fe fdb8 	bl	8002c80 <motion_lock>
 8004110:	63b8      	str	r0, [r7, #56]	@ 0x38
                            uint32_t id = ++g_csv_seq[axis];
 8004112:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8004116:	4b45      	ldr	r3, [pc, #276]	@ (800422c <motion_on_tim6_tick+0x58c>)
 8004118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800411c:	3301      	adds	r3, #1
 800411e:	4943      	ldr	r1, [pc, #268]	@ (800422c <motion_on_tim6_tick+0x58c>)
 8004120:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8004124:	637b      	str	r3, [r7, #52]	@ 0x34
                            motion_unlock(pm);
 8004126:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004128:	f7fe fdbb 	bl	8002ca2 <motion_unlock>
                            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 800412c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004130:	4a35      	ldr	r2, [pc, #212]	@ (8004208 <motion_on_tim6_tick+0x568>)
 8004132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004136:	f897 005d 	ldrb.w	r0, [r7, #93]	@ 0x5d
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800413e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004140:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004142:	f7fe fd8f 	bl	8002c64 <motion_csv_print>
 8004146:	e004      	b.n	8004152 <motion_on_tim6_tick+0x4b2>
            if (ax->step_high) continue;
 8004148:	bf00      	nop
 800414a:	e002      	b.n	8004152 <motion_on_tim6_tick+0x4b2>
            if (ax->step_low)  continue; 
 800414c:	bf00      	nop
 800414e:	e000      	b.n	8004152 <motion_on_tim6_tick+0x4b2>
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004150:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004152:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004156:	3301      	adds	r3, #1
 8004158:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
 800415c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8004160:	2b02      	cmp	r3, #2
 8004162:	f67f aefd 	bls.w	8003f60 <motion_on_tim6_tick+0x2c0>
            } while ((int32_t)(now_t6 - g_csv_next_prod_t6) >= 0);
        }
    }
#endif

    uint32_t primask = motion_lock();
 8004166:	f7fe fd8b 	bl	8002c80 <motion_lock>
 800416a:	6178      	str	r0, [r7, #20]
    if (g_has_active_segment) {
 800416c:	4b30      	ldr	r3, [pc, #192]	@ (8004230 <motion_on_tim6_tick+0x590>)
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	f000 80b9 	beq.w	80042ea <motion_on_tim6_tick+0x64a>
        uint8_t confirm = 1u;
 8004178:	2301      	movs	r3, #1
 800417a:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800417e:	2300      	movs	r3, #0
 8004180:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8004184:	e01b      	b.n	80041be <motion_on_tim6_tick+0x51e>
            const motion_axis_state_t *ax = &g_axis_state[axis];
 8004186:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 800418a:	4613      	mov	r3, r2
 800418c:	005b      	lsls	r3, r3, #1
 800418e:	4413      	add	r3, r2
 8004190:	011b      	lsls	r3, r3, #4
 8004192:	4a1c      	ldr	r2, [pc, #112]	@ (8004204 <motion_on_tim6_tick+0x564>)
 8004194:	4413      	add	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
            if (ax->emitted_steps < ax->total_steps || ax->step_high) {
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	689a      	ldr	r2, [r3, #8]
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d303      	bcc.n	80041ac <motion_on_tim6_tick+0x50c>
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	7d1b      	ldrb	r3, [r3, #20]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d003      	beq.n	80041b4 <motion_on_tim6_tick+0x514>
                confirm = 0u; break;
 80041ac:	2300      	movs	r3, #0
 80041ae:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
 80041b2:	e008      	b.n	80041c6 <motion_on_tim6_tick+0x526>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80041b4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80041b8:	3301      	adds	r3, #1
 80041ba:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 80041be:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d9df      	bls.n	8004186 <motion_on_tim6_tick+0x4e6>
            }
        }
#if MOTION_PROGRESS_MODE
        /* Confirmar término apenas quando não houver trabalho (ativo+fila)
           em NENHUM eixo. Usa soma O(1) por eixo (ativo + fila acumulada). */
        if (!confirm) {
 80041c6:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d14d      	bne.n	800426a <motion_on_tim6_tick+0x5ca>
            uint32_t rem_all = 0u;
 80041ce:	2300      	movs	r3, #0
 80041d0:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80041d2:	2300      	movs	r3, #0
 80041d4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80041d8:	e03d      	b.n	8004256 <motion_on_tim6_tick+0x5b6>
                const motion_axis_state_t *ax = &g_axis_state[a];
 80041da:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 80041de:	4613      	mov	r3, r2
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	4413      	add	r3, r2
 80041e4:	011b      	lsls	r3, r3, #4
 80041e6:	4a07      	ldr	r2, [pc, #28]	@ (8004204 <motion_on_tim6_tick+0x564>)
 80041e8:	4413      	add	r3, r2
 80041ea:	60fb      	str	r3, [r7, #12]
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d91d      	bls.n	8004234 <motion_on_tim6_tick+0x594>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	e018      	b.n	8004236 <motion_on_tim6_tick+0x596>
 8004204:	200000e0 	.word	0x200000e0
 8004208:	20002e38 	.word	0x20002e38
 800420c:	20002e50 	.word	0x20002e50
 8004210:	20002e28 	.word	0x20002e28
 8004214:	200000d4 	.word	0x200000d4
 8004218:	20002e54 	.word	0x20002e54
 800421c:	20002e60 	.word	0x20002e60
 8004220:	51eb851f 	.word	0x51eb851f
 8004224:	20002d88 	.word	0x20002d88
 8004228:	20002db0 	.word	0x20002db0
 800422c:	20002e6c 	.word	0x20002e6c
 8004230:	20000170 	.word	0x20000170
 8004234:	2300      	movs	r3, #0
                uint32_t active = (ax->total_steps > ax->emitted_steps)
 8004236:	60bb      	str	r3, [r7, #8]
                rem_all += active + g_queue_rem_steps[a];
 8004238:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800423c:	4a2f      	ldr	r2, [pc, #188]	@ (80042fc <motion_on_tim6_tick+0x65c>)
 800423e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	4413      	add	r3, r2
 8004246:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004248:	4413      	add	r3, r2
 800424a:	657b      	str	r3, [r7, #84]	@ 0x54
            for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 800424c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8004250:	3301      	adds	r3, #1
 8004252:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8004256:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800425a:	2b02      	cmp	r3, #2
 800425c:	d9bd      	bls.n	80041da <motion_on_tim6_tick+0x53a>
            }
            if (rem_all == 0u) {
 800425e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004260:	2b00      	cmp	r3, #0
 8004262:	d102      	bne.n	800426a <motion_on_tim6_tick+0x5ca>
                confirm = 1u;
 8004264:	2301      	movs	r3, #1
 8004266:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
            }
        }
#endif
        if (confirm) {
 800426a:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800426e:	2b00      	cmp	r3, #0
 8004270:	d03b      	beq.n	80042ea <motion_on_tim6_tick+0x64a>
            if (motion_try_start_next_locked()) {
 8004272:	f7ff fa4f 	bl	8003714 <motion_try_start_next_locked>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d003      	beq.n	8004284 <motion_on_tim6_tick+0x5e4>
                g_status.state = MOTION_RUNNING;
 800427c:	4b20      	ldr	r3, [pc, #128]	@ (8004300 <motion_on_tim6_tick+0x660>)
 800427e:	2202      	movs	r2, #2
 8004280:	701a      	strb	r2, [r3, #0]
 8004282:	e030      	b.n	80042e6 <motion_on_tim6_tick+0x646>
#if MOTION_DEBUG_FLOW
                printf("[FLOW next_segment started]\r\n");
#endif
            } else {
                g_has_active_segment = 0u;
 8004284:	4b1f      	ldr	r3, [pc, #124]	@ (8004304 <motion_on_tim6_tick+0x664>)
 8004286:	2200      	movs	r2, #0
 8004288:	701a      	strb	r2, [r3, #0]
                motion_stop_all_axes_locked();
 800428a:	f7ff f831 	bl	80032f0 <motion_stop_all_axes_locked>
                g_status.state = MOTION_DONE;
 800428e:	4b1c      	ldr	r3, [pc, #112]	@ (8004300 <motion_on_tim6_tick+0x660>)
 8004290:	2205      	movs	r2, #5
 8004292:	701a      	strb	r2, [r3, #0]
                motion_send_move_end_response(g_active_frame_id, 0u /* natural_done */);
 8004294:	4b1c      	ldr	r3, [pc, #112]	@ (8004308 <motion_on_tim6_tick+0x668>)
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	2100      	movs	r1, #0
 800429a:	4618      	mov	r0, r3
 800429c:	f7ff fbb0 	bl	8003a00 <motion_send_move_end_response>
                // Fim do movimento: encerrar sessão CSV e zerar contadores
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80042a0:	2300      	movs	r3, #0
 80042a2:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 80042a6:	e01a      	b.n	80042de <motion_on_tim6_tick+0x63e>
            g_csv_active[a] = 0u;
 80042a8:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80042ac:	4a17      	ldr	r2, [pc, #92]	@ (800430c <motion_on_tim6_tick+0x66c>)
 80042ae:	2100      	movs	r1, #0
 80042b0:	54d1      	strb	r1, [r2, r3]
            g_csv_armed[a]  = 0u;
 80042b2:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80042b6:	4a16      	ldr	r2, [pc, #88]	@ (8004310 <motion_on_tim6_tick+0x670>)
 80042b8:	2100      	movs	r1, #0
 80042ba:	54d1      	strb	r1, [r2, r3]
            g_csv_stepcount[a] = 0u;
 80042bc:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80042c0:	4a14      	ldr	r2, [pc, #80]	@ (8004314 <motion_on_tim6_tick+0x674>)
 80042c2:	2100      	movs	r1, #0
 80042c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;
 80042c8:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80042cc:	4a12      	ldr	r2, [pc, #72]	@ (8004318 <motion_on_tim6_tick+0x678>)
 80042ce:	2100      	movs	r1, #0
 80042d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80042d4:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80042d8:	3301      	adds	r3, #1
 80042da:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 80042de:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d9e0      	bls.n	80042a8 <motion_on_tim6_tick+0x608>
        }
            }
            motion_refresh_status_locked();
 80042e6:	f7fe fe59 	bl	8002f9c <motion_refresh_status_locked>
        }
    }
    motion_unlock(primask);
 80042ea:	6978      	ldr	r0, [r7, #20]
 80042ec:	f7fe fcd9 	bl	8002ca2 <motion_unlock>
 80042f0:	e000      	b.n	80042f4 <motion_on_tim6_tick+0x654>
        return;
 80042f2:	bf00      	nop
}
 80042f4:	3760      	adds	r7, #96	@ 0x60
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	20002d7c 	.word	0x20002d7c
 8004300:	200000d8 	.word	0x200000d8
 8004304:	20000170 	.word	0x20000170
 8004308:	20002d78 	.word	0x20002d78
 800430c:	20002e28 	.word	0x20002e28
 8004310:	20002e50 	.word	0x20002e50
 8004314:	20002e38 	.word	0x20002e38
 8004318:	20002e6c 	.word	0x20002e6c

0800431c <motion_on_tim7_tick>:
 *  - Atualiza encoders
 *  - DEMO: rampa e dda_inc
 *  - Fila: sua original de target_steps
 * ======================= */
void motion_on_tim7_tick(void)
{
 800431c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004320:	b0e2      	sub	sp, #392	@ 0x188
 8004322:	af02      	add	r7, sp, #8
    motion_update_encoders();
 8004324:	f7ff fa10 	bl	8003748 <motion_update_encoders>

#if (MOTION_CSV_SAMPLE_MS + 0u) > 0u && !MOTION_CSV_PRODUCE_IN_TIM6
    // Emite CSV (axis,time,rel,steps) periodicamente usando base de tempo do TIM6
    uint32_t now_t6 = g_tim6_ticks;
 8004328:	4bba      	ldr	r3, [pc, #744]	@ (8004614 <motion_on_tim7_tick+0x2f8>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004330:	2300      	movs	r3, #0
 8004332:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
 8004336:	e079      	b.n	800442c <motion_on_tim7_tick+0x110>
        if (!g_csv_active[axis]) continue;
 8004338:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 800433c:	4bb6      	ldr	r3, [pc, #728]	@ (8004618 <motion_on_tim7_tick+0x2fc>)
 800433e:	5c9b      	ldrb	r3, [r3, r2]
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d06c      	beq.n	8004420 <motion_on_tim7_tick+0x104>
        if ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0) {
 8004346:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 800434a:	4bb4      	ldr	r3, [pc, #720]	@ (800461c <motion_on_tim7_tick+0x300>)
 800434c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004350:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004354:	1a9b      	subs	r3, r3, r2
 8004356:	2b00      	cmp	r3, #0
 8004358:	db63      	blt.n	8004422 <motion_on_tim7_tick+0x106>
            int32_t rel = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 800435a:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 800435e:	4ab0      	ldr	r2, [pc, #704]	@ (8004620 <motion_on_tim7_tick+0x304>)
 8004360:	00db      	lsls	r3, r3, #3
 8004362:	4413      	add	r3, r2
 8004364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004368:	4611      	mov	r1, r2
 800436a:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 800436e:	4aad      	ldr	r2, [pc, #692]	@ (8004624 <motion_on_tim7_tick+0x308>)
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	4413      	add	r3, r2
 8004374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004378:	4613      	mov	r3, r2
 800437a:	1acb      	subs	r3, r1, r3
 800437c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
            uint32_t dt_t6 = now_t6 - g_csv_t0_t6[axis];
 8004380:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 8004384:	4ba8      	ldr	r3, [pc, #672]	@ (8004628 <motion_on_tim7_tick+0x30c>)
 8004386:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800438a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800438e:	1a9b      	subs	r3, r3, r2
 8004390:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
#if MOTION_CSV_TIME_IN_TICKS
            uint32_t t_val = dt_t6;
#else
            uint32_t t_val = dt_t6 / T6_TICKS_PER_MS;
 8004394:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004398:	4ba4      	ldr	r3, [pc, #656]	@ (800462c <motion_on_tim7_tick+0x310>)
 800439a:	fba3 2302 	umull	r2, r3, r3, r2
 800439e:	091b      	lsrs	r3, r3, #4
 80043a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
#endif
            uint32_t pm = motion_lock();
 80043a4:	f7fe fc6c 	bl	8002c80 <motion_lock>
 80043a8:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
            uint32_t id = ++g_csv_seq[axis];
 80043ac:	f897 117f 	ldrb.w	r1, [r7, #383]	@ 0x17f
 80043b0:	4b9f      	ldr	r3, [pc, #636]	@ (8004630 <motion_on_tim7_tick+0x314>)
 80043b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80043b6:	1c5a      	adds	r2, r3, #1
 80043b8:	4b9d      	ldr	r3, [pc, #628]	@ (8004630 <motion_on_tim7_tick+0x314>)
 80043ba:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80043be:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
            motion_unlock(pm);
 80043c2:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 80043c6:	f7fe fc6c 	bl	8002ca2 <motion_unlock>
            motion_csv_print(axis, id, t_val, rel, g_csv_stepcount[axis]);
 80043ca:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 80043ce:	4b99      	ldr	r3, [pc, #612]	@ (8004634 <motion_on_tim7_tick+0x318>)
 80043d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043d4:	f897 017f 	ldrb.w	r0, [r7, #383]	@ 0x17f
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80043de:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80043e2:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80043e6:	f7fe fc3d 	bl	8002c64 <motion_csv_print>
            uint32_t inc_ticks = ((uint32_t)MOTION_CSV_SAMPLE_MS) * (uint32_t)T6_TICKS_PER_MS;
 80043ea:	2332      	movs	r3, #50	@ 0x32
 80043ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            do { g_csv_next_t6[axis] += inc_ticks; } while ((int32_t)(now_t6 - g_csv_next_t6[axis]) >= 0);
 80043f0:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 80043f4:	4b89      	ldr	r3, [pc, #548]	@ (800461c <motion_on_tim7_tick+0x300>)
 80043f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80043fa:	f897 117f 	ldrb.w	r1, [r7, #383]	@ 0x17f
 80043fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004402:	441a      	add	r2, r3
 8004404:	4b85      	ldr	r3, [pc, #532]	@ (800461c <motion_on_tim7_tick+0x300>)
 8004406:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800440a:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 800440e:	4b83      	ldr	r3, [pc, #524]	@ (800461c <motion_on_tim7_tick+0x300>)
 8004410:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004414:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004418:	1a9b      	subs	r3, r3, r2
 800441a:	2b00      	cmp	r3, #0
 800441c:	dae8      	bge.n	80043f0 <motion_on_tim7_tick+0xd4>
 800441e:	e000      	b.n	8004422 <motion_on_tim7_tick+0x106>
        if (!g_csv_active[axis]) continue;
 8004420:	bf00      	nop
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004422:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8004426:	3301      	adds	r3, #1
 8004428:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
 800442c:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8004430:	2b02      	cmp	r3, #2
 8004432:	d981      	bls.n	8004338 <motion_on_tim7_tick+0x1c>
        }
    }
#endif

    // Atualiza sombras 32-bit para SWV/Data Trace (4 bytes por amostra)
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004434:	2300      	movs	r3, #0
 8004436:	f887 317e 	strb.w	r3, [r7, #382]	@ 0x17e
 800443a:	e027      	b.n	800448c <motion_on_tim7_tick+0x170>
        g_enc_abs32[axis] = (int32_t)g_encoder_position[axis];
 800443c:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8004440:	4a77      	ldr	r2, [pc, #476]	@ (8004620 <motion_on_tim7_tick+0x304>)
 8004442:	00db      	lsls	r3, r3, #3
 8004444:	4413      	add	r3, r2
 8004446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444a:	f897 117e 	ldrb.w	r1, [r7, #382]	@ 0x17e
 800444e:	4b7a      	ldr	r3, [pc, #488]	@ (8004638 <motion_on_tim7_tick+0x31c>)
 8004450:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        g_enc_rel32[axis] = (int32_t)(g_encoder_position[axis] - g_encoder_origin[axis]);
 8004454:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8004458:	4a71      	ldr	r2, [pc, #452]	@ (8004620 <motion_on_tim7_tick+0x304>)
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	4413      	add	r3, r2
 800445e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004462:	4611      	mov	r1, r2
 8004464:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8004468:	4a6e      	ldr	r2, [pc, #440]	@ (8004624 <motion_on_tim7_tick+0x308>)
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4413      	add	r3, r2
 800446e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004472:	4613      	mov	r3, r2
 8004474:	1acb      	subs	r3, r1, r3
 8004476:	f897 217e 	ldrb.w	r2, [r7, #382]	@ 0x17e
 800447a:	4619      	mov	r1, r3
 800447c:	4b6f      	ldr	r3, [pc, #444]	@ (800463c <motion_on_tim7_tick+0x320>)
 800447e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004482:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8004486:	3301      	adds	r3, #1
 8004488:	f887 317e 	strb.w	r3, [r7, #382]	@ 0x17e
 800448c:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8004490:	2b02      	cmp	r3, #2
 8004492:	d9d3      	bls.n	800443c <motion_on_tim7_tick+0x120>
    }

    /* DEMO: aplica rampa e calcula incremento do DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && g_demo_continuous) {
 8004494:	4b6a      	ldr	r3, [pc, #424]	@ (8004640 <motion_on_tim7_tick+0x324>)
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	f040 80e5 	bne.w	800466a <motion_on_tim7_tick+0x34e>
 80044a0:	4b68      	ldr	r3, [pc, #416]	@ (8004644 <motion_on_tim7_tick+0x328>)
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	f000 80df 	beq.w	800466a <motion_on_tim7_tick+0x34e>
 80044ac:	4b66      	ldr	r3, [pc, #408]	@ (8004648 <motion_on_tim7_tick+0x32c>)
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	f000 80d9 	beq.w	800466a <motion_on_tim7_tick+0x34e>
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80044b8:	2300      	movs	r3, #0
 80044ba:	f887 317d 	strb.w	r3, [r7, #381]	@ 0x17d
 80044be:	e0cf      	b.n	8004660 <motion_on_tim7_tick+0x344>
            motion_axis_state_t *ax = &g_axis_state[axis];
 80044c0:	f897 217d 	ldrb.w	r2, [r7, #381]	@ 0x17d
 80044c4:	4613      	mov	r3, r2
 80044c6:	005b      	lsls	r3, r3, #1
 80044c8:	4413      	add	r3, r2
 80044ca:	011b      	lsls	r3, r3, #4
 80044cc:	4a5f      	ldr	r2, [pc, #380]	@ (800464c <motion_on_tim7_tick+0x330>)
 80044ce:	4413      	add	r3, r2
 80044d0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
            if (ax->emitted_steps >= ax->total_steps) continue;
 80044d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80044d8:	689a      	ldr	r2, [r3, #8]
 80044da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	f080 80b7 	bcs.w	8004654 <motion_on_tim7_tick+0x338>

            /* Aceleração integrada: acumula a/1000 e aplica passos discretos em v */
            g_v_accum[axis] += ax->accel_sps2; /* steps/s^2 * 1ms */
 80044e6:	f897 217d 	ldrb.w	r2, [r7, #381]	@ 0x17d
 80044ea:	4b59      	ldr	r3, [pc, #356]	@ (8004650 <motion_on_tim7_tick+0x334>)
 80044ec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80044f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80044f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f6:	f897 117d 	ldrb.w	r1, [r7, #381]	@ 0x17d
 80044fa:	441a      	add	r2, r3
 80044fc:	4b54      	ldr	r3, [pc, #336]	@ (8004650 <motion_on_tim7_tick+0x334>)
 80044fe:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8004502:	2300      	movs	r3, #0
 8004504:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 8004508:	e010      	b.n	800452c <motion_on_tim7_tick+0x210>
 800450a:	f897 217d 	ldrb.w	r2, [r7, #381]	@ 0x17d
 800450e:	4b50      	ldr	r3, [pc, #320]	@ (8004650 <motion_on_tim7_tick+0x334>)
 8004510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004514:	f897 117d 	ldrb.w	r1, [r7, #381]	@ 0x17d
 8004518:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 800451c:	4b4c      	ldr	r3, [pc, #304]	@ (8004650 <motion_on_tim7_tick+0x334>)
 800451e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8004522:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8004526:	3301      	adds	r3, #1
 8004528:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 800452c:	f897 217d 	ldrb.w	r2, [r7, #381]	@ 0x17d
 8004530:	4b47      	ldr	r3, [pc, #284]	@ (8004650 <motion_on_tim7_tick+0x334>)
 8004532:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004536:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800453a:	d2e6      	bcs.n	800450a <motion_on_tim7_tick+0x1ee>
            while (steps_avail--) {
 800453c:	e03f      	b.n	80045be <motion_on_tim7_tick+0x2a2>
                if (ax->v_actual_sps < ax->v_target_sps) {
 800453e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004542:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004544:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004548:	6a1b      	ldr	r3, [r3, #32]
 800454a:	429a      	cmp	r2, r3
 800454c:	d215      	bcs.n	800457a <motion_on_tim7_tick+0x25e>
                    ax->v_actual_sps++;
 800454e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004554:	1c5a      	adds	r2, r3, #1
 8004556:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800455a:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 800455c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004560:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004562:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004566:	6a1b      	ldr	r3, [r3, #32]
 8004568:	429a      	cmp	r2, r3
 800456a:	d928      	bls.n	80045be <motion_on_tim7_tick+0x2a2>
 800456c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004570:	6a1a      	ldr	r2, [r3, #32]
 8004572:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004576:	625a      	str	r2, [r3, #36]	@ 0x24
 8004578:	e021      	b.n	80045be <motion_on_tim7_tick+0x2a2>
                } else if (ax->v_actual_sps > ax->v_target_sps) {
 800457a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800457e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004580:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	429a      	cmp	r2, r3
 8004588:	d919      	bls.n	80045be <motion_on_tim7_tick+0x2a2>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 800458a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800458e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004590:	2b00      	cmp	r3, #0
 8004592:	d006      	beq.n	80045a2 <motion_on_tim7_tick+0x286>
 8004594:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459a:	1e5a      	subs	r2, r3, #1
 800459c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045a0:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < ax->v_target_sps) ax->v_actual_sps = ax->v_target_sps;
 80045a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d205      	bcs.n	80045be <motion_on_tim7_tick+0x2a2>
 80045b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045b6:	6a1a      	ldr	r2, [r3, #32]
 80045b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045bc:	625a      	str	r2, [r3, #36]	@ 0x24
            while (steps_avail--) {
 80045be:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80045c2:	1e53      	subs	r3, r2, #1
 80045c4:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 80045c8:	2a00      	cmp	r2, #0
 80045ca:	d1b8      	bne.n	800453e <motion_on_tim7_tick+0x222>
                }
            }
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 80045cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045d2:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d904      	bls.n	80045e4 <motion_on_tim7_tick+0x2c8>
 80045da:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80045de:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80045e2:	6253      	str	r3, [r2, #36]	@ 0x24
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 80045e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80045e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ea:	2200      	movs	r2, #0
 80045ec:	461c      	mov	r4, r3
 80045ee:	4615      	mov	r5, r2
 80045f0:	ea4f 4914 	mov.w	r9, r4, lsr #16
 80045f4:	ea4f 4804 	mov.w	r8, r4, lsl #16
 80045f8:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80045fc:	f04f 0300 	mov.w	r3, #0
 8004600:	4640      	mov	r0, r8
 8004602:	4649      	mov	r1, r9
 8004604:	f7fb fe84 	bl	8000310 <__aeabi_uldivmod>
 8004608:	4602      	mov	r2, r0
 800460a:	460b      	mov	r3, r1
 800460c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004610:	61da      	str	r2, [r3, #28]
 8004612:	e020      	b.n	8004656 <motion_on_tim7_tick+0x33a>
 8004614:	200000d4 	.word	0x200000d4
 8004618:	20002e28 	.word	0x20002e28
 800461c:	20002e60 	.word	0x20002e60
 8004620:	20002d88 	.word	0x20002d88
 8004624:	20002db0 	.word	0x20002db0
 8004628:	20002e54 	.word	0x20002e54
 800462c:	51eb851f 	.word	0x51eb851f
 8004630:	20002e6c 	.word	0x20002e6c
 8004634:	20002e38 	.word	0x20002e38
 8004638:	20002e10 	.word	0x20002e10
 800463c:	20002e1c 	.word	0x20002e1c
 8004640:	200000d8 	.word	0x200000d8
 8004644:	20000170 	.word	0x20000170
 8004648:	20002e78 	.word	0x20002e78
 800464c:	200000e0 	.word	0x200000e0
 8004650:	20002dec 	.word	0x20002dec
            if (ax->emitted_steps >= ax->total_steps) continue;
 8004654:	bf00      	nop
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004656:	f897 317d 	ldrb.w	r3, [r7, #381]	@ 0x17d
 800465a:	3301      	adds	r3, #1
 800465c:	f887 317d 	strb.w	r3, [r7, #381]	@ 0x17d
 8004660:	f897 317d 	ldrb.w	r3, [r7, #381]	@ 0x17d
 8004664:	2b02      	cmp	r3, #2
 8004666:	f67f af2b 	bls.w	80044c0 <motion_on_tim7_tick+0x1a4>
        }
    }
    /* Caminho da fila: rampa trapezoidal (acelera/cruza/desacelera) e define incremento DDA */
    if (g_status.state == MOTION_RUNNING && g_has_active_segment && !g_demo_continuous) {
 800466a:	4b7d      	ldr	r3, [pc, #500]	@ (8004860 <motion_on_tim7_tick+0x544>)
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	b2db      	uxtb	r3, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	f040 8432 	bne.w	8004eda <motion_on_tim7_tick+0xbbe>
 8004676:	4b7b      	ldr	r3, [pc, #492]	@ (8004864 <motion_on_tim7_tick+0x548>)
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 842c 	beq.w	8004eda <motion_on_tim7_tick+0xbbe>
 8004682:	4b79      	ldr	r3, [pc, #484]	@ (8004868 <motion_on_tim7_tick+0x54c>)
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	b2db      	uxtb	r3, r3
 8004688:	2b00      	cmp	r3, #0
 800468a:	f040 8426 	bne.w	8004eda <motion_on_tim7_tick+0xbbe>
#if MOTION_PROGRESS_MODE
        int8_t master_axis = motion_select_master_axis_progress();
 800468e:	f7fe fb19 	bl	8002cc4 <motion_select_master_axis_progress>
 8004692:	4603      	mov	r3, r0
 8004694:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
        uint32_t rem_master = 0u;
 8004698:	2300      	movs	r3, #0
 800469a:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
        if (master_axis >= 0) {
 800469e:	f997 312b 	ldrsb.w	r3, [r7, #299]	@ 0x12b
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	db28      	blt.n	80046f8 <motion_on_tim7_tick+0x3dc>
            const motion_axis_state_t *am = &g_axis_state[(uint8_t)master_axis];
 80046a6:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 80046aa:	461a      	mov	r2, r3
 80046ac:	4613      	mov	r3, r2
 80046ae:	005b      	lsls	r3, r3, #1
 80046b0:	4413      	add	r3, r2
 80046b2:	011b      	lsls	r3, r3, #4
 80046b4:	4a6d      	ldr	r2, [pc, #436]	@ (800486c <motion_on_tim7_tick+0x550>)
 80046b6:	4413      	add	r3, r2
 80046b8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 80046bc:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80046c6:	689b      	ldr	r3, [r3, #8]
                                ? (am->total_steps - am->emitted_steps) : 0u;
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d907      	bls.n	80046dc <motion_on_tim7_tick+0x3c0>
 80046cc:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	e000      	b.n	80046de <motion_on_tim7_tick+0x3c2>
 80046dc:	2300      	movs	r3, #0
            uint32_t active_m = (am->total_steps > am->emitted_steps)
 80046de:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
            rem_master = active_m + g_queue_rem_steps[(uint8_t)master_axis];
 80046e2:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 80046e6:	461a      	mov	r2, r3
 80046e8:	4b61      	ldr	r3, [pc, #388]	@ (8004870 <motion_on_tim7_tick+0x554>)
 80046ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80046ee:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80046f2:	4413      	add	r3, r2
 80046f4:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
        }
#endif
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80046f8:	2300      	movs	r3, #0
 80046fa:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
 80046fe:	e3e7      	b.n	8004ed0 <motion_on_tim7_tick+0xbb4>
            motion_axis_state_t *ax = &g_axis_state[axis];
 8004700:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004704:	4613      	mov	r3, r2
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	4413      	add	r3, r2
 800470a:	011b      	lsls	r3, r3, #4
 800470c:	4a57      	ldr	r2, [pc, #348]	@ (800486c <motion_on_tim7_tick+0x550>)
 800470e:	4413      	add	r3, r2
 8004710:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
            /* Mesmo que o segmento ativo para este eixo tenha zerado, podemos ter
               passos remanescentes na fila — mantemos a rampa global da lista. */

            uint32_t v_cmd_sps = ((uint32_t)ax->velocity_per_tick) * 1000u; /* alvo/cruzeiro */
 8004714:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004718:	899b      	ldrh	r3, [r3, #12]
 800471a:	461a      	mov	r2, r3
 800471c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004720:	fb02 f303 	mul.w	r3, r2, r3
 8004724:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c

#if MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE
            /* Throttle por erro (apenas eixos não-mestres):
               - Usa erro posicional baseado em encoder (mesmo usado no PI)
               - Ajusta v_cmd antes de aplicar correção PI */
            if (master_axis >= 0 && (int8_t)axis != master_axis) {
 8004728:	f997 312b 	ldrsb.w	r3, [r7, #299]	@ 0x12b
 800472c:	2b00      	cmp	r3, #0
 800472e:	f2c0 811f 	blt.w	8004970 <motion_on_tim7_tick+0x654>
 8004732:	f897 212b 	ldrb.w	r2, [r7, #299]	@ 0x12b
 8004736:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 800473a:	4293      	cmp	r3, r2
 800473c:	f000 8118 	beq.w	8004970 <motion_on_tim7_tick+0x654>
                int32_t desired = (int32_t)ax->target_steps;
 8004740:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 800474a:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 800474e:	4a49      	ldr	r2, [pc, #292]	@ (8004874 <motion_on_tim7_tick+0x558>)
 8004750:	00db      	lsls	r3, r3, #3
 8004752:	4413      	add	r3, r2
 8004754:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004758:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 800475c:	4a46      	ldr	r2, [pc, #280]	@ (8004878 <motion_on_tim7_tick+0x55c>)
 800475e:	00db      	lsls	r3, r3, #3
 8004760:	4413      	add	r3, r2
 8004762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004766:	1a84      	subs	r4, r0, r2
 8004768:	613c      	str	r4, [r7, #16]
 800476a:	eb61 0303 	sbc.w	r3, r1, r3
 800476e:	617b      	str	r3, [r7, #20]
 8004770:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004774:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 8004778:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 800477c:	4618      	mov	r0, r3
 800477e:	f7fe fa55 	bl	8002c2c <dda_steps_per_rev_axis>
 8004782:	4603      	mov	r3, r0
 8004784:	2200      	movs	r2, #0
 8004786:	673b      	str	r3, [r7, #112]	@ 0x70
 8004788:	677a      	str	r2, [r7, #116]	@ 0x74
 800478a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800478e:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8004792:	4622      	mov	r2, r4
 8004794:	fb02 f203 	mul.w	r2, r2, r3
 8004798:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800479c:	4629      	mov	r1, r5
 800479e:	fb01 f303 	mul.w	r3, r1, r3
 80047a2:	441a      	add	r2, r3
 80047a4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80047a8:	4621      	mov	r1, r4
 80047aa:	fba3 ab01 	umull	sl, fp, r3, r1
 80047ae:	eb02 030b 	add.w	r3, r2, fp
 80047b2:	469b      	mov	fp, r3
 80047b4:	e9c7 ab42 	strd	sl, fp, [r7, #264]	@ 0x108
 80047b8:	e9c7 ab42 	strd	sl, fp, [r7, #264]	@ 0x108
                int32_t actual = 0;
 80047bc:	2300      	movs	r3, #0
 80047be:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 80047c2:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 80047c6:	4b2d      	ldr	r3, [pc, #180]	@ (800487c <motion_on_tim7_tick+0x560>)
 80047c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d030      	beq.n	8004832 <motion_on_tim7_tick+0x516>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 80047d0:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 80047d4:	4b29      	ldr	r3, [pc, #164]	@ (800487c <motion_on_tim7_tick+0x560>)
 80047d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047da:	2200      	movs	r2, #0
 80047dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80047e0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80047e4:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 80047e8:	f7fb fd42 	bl	8000270 <__aeabi_ldivmod>
 80047ec:	4602      	mov	r2, r0
 80047ee:	460b      	mov	r3, r1
 80047f0:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 80047f4:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 80047f8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80047fc:	f173 0300 	sbcs.w	r3, r3, #0
 8004800:	db06      	blt.n	8004810 <motion_on_tim7_tick+0x4f4>
 8004802:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8004806:	f04f 0300 	mov.w	r3, #0
 800480a:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
 800480e:	e00c      	b.n	800482a <motion_on_tim7_tick+0x50e>
 8004810:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 8004814:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004818:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 800481c:	da05      	bge.n	800482a <motion_on_tim7_tick+0x50e>
 800481e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004822:	f04f 33ff 	mov.w	r3, #4294967295
 8004826:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
                    actual = (int32_t)q;
 800482a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800482e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
                }
                int32_t err = desired - actual;
 8004832:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004836:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
                uint32_t err_abs = (err < 0) ? (uint32_t)(-err) : (uint32_t)err;
 8004840:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004844:	2b00      	cmp	r3, #0
 8004846:	bfb8      	it	lt
 8004848:	425b      	neglt	r3, r3
 800484a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100

                uint32_t scale_pm;
                if (err_abs >= (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD) {
 800484e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004852:	2bc7      	cmp	r3, #199	@ 0xc7
 8004854:	d914      	bls.n	8004880 <motion_on_tim7_tick+0x564>
                    scale_pm = (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* piso */
 8004856:	23fa      	movs	r3, #250	@ 0xfa
 8004858:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 800485c:	e04c      	b.n	80048f8 <motion_on_tim7_tick+0x5dc>
 800485e:	bf00      	nop
 8004860:	200000d8 	.word	0x200000d8
 8004864:	20000170 	.word	0x20000170
 8004868:	20002e78 	.word	0x20002e78
 800486c:	200000e0 	.word	0x200000e0
 8004870:	20002d7c 	.word	0x20002d7c
 8004874:	20002d88 	.word	0x20002d88
 8004878:	20002db0 	.word	0x20002db0
 800487c:	080116b0 	.word	0x080116b0
                } else {
                    uint32_t range = 1000u - (uint32_t)MOTION_ERR_THROTTLE_MIN_PERMILLE; /* 0..750 */
 8004880:	f240 23ee 	movw	r3, #750	@ 0x2ee
 8004884:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
                    uint32_t dec = (uint32_t)(((uint64_t)range * (uint64_t)err_abs) / (uint32_t)MOTION_ERR_THROTTLE_THRESHOLD);
 8004888:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800488c:	2200      	movs	r2, #0
 800488e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004890:	667a      	str	r2, [r7, #100]	@ 0x64
 8004892:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004896:	2200      	movs	r2, #0
 8004898:	65bb      	str	r3, [r7, #88]	@ 0x58
 800489a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800489c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80048a0:	462b      	mov	r3, r5
 80048a2:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 80048a6:	4642      	mov	r2, r8
 80048a8:	fb02 f203 	mul.w	r2, r2, r3
 80048ac:	464b      	mov	r3, r9
 80048ae:	4621      	mov	r1, r4
 80048b0:	fb01 f303 	mul.w	r3, r1, r3
 80048b4:	4413      	add	r3, r2
 80048b6:	4622      	mov	r2, r4
 80048b8:	4641      	mov	r1, r8
 80048ba:	fba2 1201 	umull	r1, r2, r2, r1
 80048be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80048c2:	460a      	mov	r2, r1
 80048c4:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80048c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80048cc:	4413      	add	r3, r2
 80048ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80048d2:	f04f 02c8 	mov.w	r2, #200	@ 0xc8
 80048d6:	f04f 0300 	mov.w	r3, #0
 80048da:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80048de:	f7fb fd17 	bl	8000310 <__aeabi_uldivmod>
 80048e2:	4602      	mov	r2, r0
 80048e4:	460b      	mov	r3, r1
 80048e6:	4613      	mov	r3, r2
 80048e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
                    scale_pm = 1000u - dec; /* 1000..min_permille */
 80048ec:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80048f0:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 80048f4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
                }
                v_cmd_sps = (uint32_t)(((uint64_t)v_cmd_sps * (uint64_t)scale_pm) / 1000u);
 80048f8:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80048fc:	2200      	movs	r2, #0
 80048fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8004900:	657a      	str	r2, [r7, #84]	@ 0x54
 8004902:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004906:	2200      	movs	r2, #0
 8004908:	64bb      	str	r3, [r7, #72]	@ 0x48
 800490a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800490c:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8004910:	462b      	mov	r3, r5
 8004912:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8004916:	4642      	mov	r2, r8
 8004918:	fb02 f203 	mul.w	r2, r2, r3
 800491c:	464b      	mov	r3, r9
 800491e:	4621      	mov	r1, r4
 8004920:	fb01 f303 	mul.w	r3, r1, r3
 8004924:	4413      	add	r3, r2
 8004926:	4622      	mov	r2, r4
 8004928:	4641      	mov	r1, r8
 800492a:	fba2 1201 	umull	r1, r2, r2, r1
 800492e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004932:	460a      	mov	r2, r1
 8004934:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8004938:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800493c:	4413      	add	r3, r2
 800493e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004942:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004946:	f04f 0300 	mov.w	r3, #0
 800494a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800494e:	f7fb fcdf 	bl	8000310 <__aeabi_uldivmod>
 8004952:	4602      	mov	r2, r0
 8004954:	460b      	mov	r3, r1
 8004956:	4613      	mov	r3, r2
 8004958:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
                if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 800495c:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 8004960:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004964:	429a      	cmp	r2, r3
 8004966:	d903      	bls.n	8004970 <motion_on_tim7_tick+0x654>
 8004968:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800496c:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
            }
#endif /* MOTION_PROGRESS_MODE && MOTION_ERR_THROTTLE_ENABLE */
            /* PI de posição: ajusta v_cmd_sps com base no erro posicional */
#if MOTION_PI_ENABLE
            if ((ax->kp | ax->ki | ax->kd) != 0u) {
 8004970:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004974:	89da      	ldrh	r2, [r3, #14]
 8004976:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800497a:	8a1b      	ldrh	r3, [r3, #16]
 800497c:	4313      	orrs	r3, r2
 800497e:	b29a      	uxth	r2, r3
 8004980:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004984:	8a5b      	ldrh	r3, [r3, #18]
 8004986:	4313      	orrs	r3, r2
 8004988:	b29b      	uxth	r3, r3
 800498a:	2b00      	cmp	r3, #0
 800498c:	f000 8150 	beq.w	8004c30 <motion_on_tim7_tick+0x914>
                /* desired (em passos DDA) vs actual convertido de contagens do encoder para passos DDA */
                int32_t desired = (int32_t)ax->target_steps;
 8004990:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
                int64_t enc_rel = g_encoder_position[axis] - g_encoder_origin[axis];
 800499a:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 800499e:	4ab2      	ldr	r2, [pc, #712]	@ (8004c68 <motion_on_tim7_tick+0x94c>)
 80049a0:	00db      	lsls	r3, r3, #3
 80049a2:	4413      	add	r3, r2
 80049a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80049a8:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 80049ac:	4aaf      	ldr	r2, [pc, #700]	@ (8004c6c <motion_on_tim7_tick+0x950>)
 80049ae:	00db      	lsls	r3, r3, #3
 80049b0:	4413      	add	r3, r2
 80049b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b6:	1a84      	subs	r4, r0, r2
 80049b8:	60bc      	str	r4, [r7, #8]
 80049ba:	eb61 0303 	sbc.w	r3, r1, r3
 80049be:	60fb      	str	r3, [r7, #12]
 80049c0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80049c4:	e9c7 343a 	strd	r3, r4, [r7, #232]	@ 0xe8
                /* actual_steps ≈ enc_rel * (DDA_STEPS_PER_REV(axis) / ENC_COUNTS_PER_REV) */
                int64_t num = enc_rel * (int64_t)dda_steps_per_rev_axis(axis);
 80049c8:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7fe f92d 	bl	8002c2c <dda_steps_per_rev_axis>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2200      	movs	r2, #0
 80049d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80049d8:	647a      	str	r2, [r7, #68]	@ 0x44
 80049da:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80049de:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 80049e2:	4622      	mov	r2, r4
 80049e4:	fb02 f203 	mul.w	r2, r2, r3
 80049e8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80049ec:	4629      	mov	r1, r5
 80049ee:	fb01 f303 	mul.w	r3, r1, r3
 80049f2:	441a      	add	r2, r3
 80049f4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80049f8:	4621      	mov	r1, r4
 80049fa:	fba3 1301 	umull	r1, r3, r3, r1
 80049fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a02:	460b      	mov	r3, r1
 8004a04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a0c:	18d3      	adds	r3, r2, r3
 8004a0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a12:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 8004a16:	e9c7 3438 	strd	r3, r4, [r7, #224]	@ 0xe0
 8004a1a:	e9c7 3438 	strd	r3, r4, [r7, #224]	@ 0xe0
                int32_t actual = 0;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                if (ENC_COUNTS_PER_REV[axis] > 0u) {
 8004a24:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004a28:	4b91      	ldr	r3, [pc, #580]	@ (8004c70 <motion_on_tim7_tick+0x954>)
 8004a2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d030      	beq.n	8004a94 <motion_on_tim7_tick+0x778>
                    int64_t q = num / (int64_t)ENC_COUNTS_PER_REV[axis];
 8004a32:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004a36:	4b8e      	ldr	r3, [pc, #568]	@ (8004c70 <motion_on_tim7_tick+0x954>)
 8004a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a40:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a42:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a46:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004a4a:	f7fb fc11 	bl	8000270 <__aeabi_ldivmod>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	460b      	mov	r3, r1
 8004a52:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
                    if (q > INT32_MAX) q = INT32_MAX; else if (q < INT32_MIN) q = INT32_MIN;
 8004a56:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8004a5a:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004a5e:	f173 0300 	sbcs.w	r3, r3, #0
 8004a62:	db06      	blt.n	8004a72 <motion_on_tim7_tick+0x756>
 8004a64:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8004a68:	f04f 0300 	mov.w	r3, #0
 8004a6c:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
 8004a70:	e00c      	b.n	8004a8c <motion_on_tim7_tick+0x770>
 8004a72:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8004a76:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8004a7a:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8004a7e:	da05      	bge.n	8004a8c <motion_on_tim7_tick+0x770>
 8004a80:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004a84:	f04f 33ff 	mov.w	r3, #4294967295
 8004a88:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
                    actual = (int32_t)q;
 8004a8c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004a90:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                }
                int32_t err = desired - actual;
 8004a94:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8004a98:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
                /* Deadband simples */
                if (err > -((int32_t)MOTION_PI_DEADBAND_STEPS) && err < (int32_t)MOTION_PI_DEADBAND_STEPS) {
 8004aa2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004aa6:	f113 0f09 	cmn.w	r3, #9
 8004aaa:	db06      	blt.n	8004aba <motion_on_tim7_tick+0x79e>
 8004aac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ab0:	2b09      	cmp	r3, #9
 8004ab2:	dc02      	bgt.n	8004aba <motion_on_tim7_tick+0x79e>
                    err = 0;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
                }
                /* Integral com anti-windup (em unidades de passos) */
                int32_t iacc = g_pi_i_accum[axis] + err;
 8004aba:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004abe:	4b6d      	ldr	r3, [pc, #436]	@ (8004c74 <motion_on_tim7_tick+0x958>)
 8004ac0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004ac4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ac8:	4413      	add	r3, r2
 8004aca:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
                if (iacc > MOTION_PI_I_CLAMP) iacc = MOTION_PI_I_CLAMP;
 8004ace:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8004ad2:	4b69      	ldr	r3, [pc, #420]	@ (8004c78 <motion_on_tim7_tick+0x95c>)
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	dd03      	ble.n	8004ae0 <motion_on_tim7_tick+0x7c4>
 8004ad8:	4b67      	ldr	r3, [pc, #412]	@ (8004c78 <motion_on_tim7_tick+0x95c>)
 8004ada:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8004ade:	e007      	b.n	8004af0 <motion_on_tim7_tick+0x7d4>
                else if (iacc < -MOTION_PI_I_CLAMP) iacc = -MOTION_PI_I_CLAMP;
 8004ae0:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8004ae4:	4b65      	ldr	r3, [pc, #404]	@ (8004c7c <motion_on_tim7_tick+0x960>)
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	da02      	bge.n	8004af0 <motion_on_tim7_tick+0x7d4>
 8004aea:	4b64      	ldr	r3, [pc, #400]	@ (8004c7c <motion_on_tim7_tick+0x960>)
 8004aec:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
                int32_t draw = err - g_pi_prev_err[axis];
 8004af0:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004af4:	4b62      	ldr	r3, [pc, #392]	@ (8004c80 <motion_on_tim7_tick+0x964>)
 8004af6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004afa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004afe:	1a9b      	subs	r3, r3, r2
 8004b00:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                g_pi_prev_err[axis] = err;
 8004b04:	f897 1173 	ldrb.w	r1, [r7, #371]	@ 0x173
 8004b08:	4a5d      	ldr	r2, [pc, #372]	@ (8004c80 <motion_on_tim7_tick+0x964>)
 8004b0a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b0e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                /* Derivada filtrada: g_pi_d_filt += (draw - g_pi_d_filt) >> alpha */
                const int32_t alpha = 8; /* filtro leve (1..16) */
 8004b12:	2308      	movs	r3, #8
 8004b14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
                g_pi_d_filt[axis] = g_pi_d_filt[axis] + ((draw - g_pi_d_filt[axis]) >> alpha);
 8004b18:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004b1c:	4b59      	ldr	r3, [pc, #356]	@ (8004c84 <motion_on_tim7_tick+0x968>)
 8004b1e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004b22:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004b26:	4b57      	ldr	r3, [pc, #348]	@ (8004c84 <motion_on_tim7_tick+0x968>)
 8004b28:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004b2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b30:	1a9a      	subs	r2, r3, r2
 8004b32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b36:	fa42 f303 	asr.w	r3, r2, r3
 8004b3a:	f897 1173 	ldrb.w	r1, [r7, #371]	@ 0x173
 8004b3e:	18c2      	adds	r2, r0, r3
 8004b40:	4b50      	ldr	r3, [pc, #320]	@ (8004c84 <motion_on_tim7_tick+0x968>)
 8004b42:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
                int32_t pterm = ((int32_t)ax->kp * err) >> MOTION_PI_SHIFT;      /* steps/s */
 8004b46:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b4a:	89db      	ldrh	r3, [r3, #14]
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004b52:	fb02 f303 	mul.w	r3, r2, r3
 8004b56:	121b      	asrs	r3, r3, #8
 8004b58:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                int32_t iterm = ((int32_t)ax->ki * iacc) >> MOTION_PI_SHIFT;     /* steps/s */
 8004b5c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b60:	8a1b      	ldrh	r3, [r3, #16]
 8004b62:	461a      	mov	r2, r3
 8004b64:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004b68:	fb02 f303 	mul.w	r3, r2, r3
 8004b6c:	121b      	asrs	r3, r3, #8
 8004b6e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
                int32_t dterm = (ax->kd != 0u) ? (((int32_t)ax->kd * g_pi_d_filt[axis]) >> MOTION_PI_SHIFT) : 0; /* steps/s */
 8004b72:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b76:	8a5b      	ldrh	r3, [r3, #18]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00c      	beq.n	8004b96 <motion_on_tim7_tick+0x87a>
 8004b7c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004b80:	8a5b      	ldrh	r3, [r3, #18]
 8004b82:	4619      	mov	r1, r3
 8004b84:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004b88:	4b3e      	ldr	r3, [pc, #248]	@ (8004c84 <motion_on_tim7_tick+0x968>)
 8004b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b8e:	fb01 f303 	mul.w	r3, r1, r3
 8004b92:	121b      	asrs	r3, r3, #8
 8004b94:	e000      	b.n	8004b98 <motion_on_tim7_tick+0x87c>
 8004b96:	2300      	movs	r3, #0
 8004b98:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                int32_t corr = pterm + iterm + dterm; /* correção em steps/s */
 8004b9c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8004ba0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004ba4:	441a      	add	r2, r3
 8004ba6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004baa:	4413      	add	r3, r2
 8004bac:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
                if (corr > (int32_t)MOTION_PI_CORR_MAX_SPS) corr = (int32_t)MOTION_PI_CORR_MAX_SPS;
 8004bb0:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8004bb4:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	dd04      	ble.n	8004bc6 <motion_on_tim7_tick+0x8aa>
 8004bbc:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004bc0:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8004bc4:	e007      	b.n	8004bd6 <motion_on_tim7_tick+0x8ba>
                else if (corr < -(int32_t)MOTION_PI_CORR_MAX_SPS) corr = -(int32_t)MOTION_PI_CORR_MAX_SPS;
 8004bc6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8004bca:	4b2f      	ldr	r3, [pc, #188]	@ (8004c88 <motion_on_tim7_tick+0x96c>)
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	da02      	bge.n	8004bd6 <motion_on_tim7_tick+0x8ba>
 8004bd0:	4b2d      	ldr	r3, [pc, #180]	@ (8004c88 <motion_on_tim7_tick+0x96c>)
 8004bd2:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
                int32_t v_adj = (int32_t)v_cmd_sps + corr;
 8004bd6:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 8004bda:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004bde:	4413      	add	r3, r2
 8004be0:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
                if (v_adj < 0) v_adj = 0;
 8004be4:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	da02      	bge.n	8004bf2 <motion_on_tim7_tick+0x8d6>
 8004bec:	2300      	movs	r3, #0
 8004bee:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
                if (v_adj > (int32_t)MOTION_MAX_SPS) v_adj = (int32_t)MOTION_MAX_SPS; /* limite físico */
 8004bf2:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8004bf6:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	dd03      	ble.n	8004c06 <motion_on_tim7_tick+0x8ea>
 8004bfe:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004c02:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
                v_cmd_sps = (uint32_t)v_adj;
 8004c06:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8004c0a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
                /* Anti-windup por saturação: só aceita a integral quando não saturou */
                if (!(v_adj == 0 || v_adj == (int32_t)MOTION_MAX_SPS)) {
 8004c0e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00c      	beq.n	8004c30 <motion_on_tim7_tick+0x914>
 8004c16:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8004c1a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d006      	beq.n	8004c30 <motion_on_tim7_tick+0x914>
                    g_pi_i_accum[axis] = iacc;
 8004c22:	f897 1173 	ldrb.w	r1, [r7, #371]	@ 0x173
 8004c26:	4a13      	ldr	r2, [pc, #76]	@ (8004c74 <motion_on_tim7_tick+0x958>)
 8004c28:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004c2c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
                }
            }
#endif
            uint32_t a_sps2    = (ax->accel_sps2 > 0u) ? ax->accel_sps2 : DEMO_ACCEL_SPS2;
 8004c30:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d003      	beq.n	8004c42 <motion_on_tim7_tick+0x926>
 8004c3a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c40:	e000      	b.n	8004c44 <motion_on_tim7_tick+0x928>
 8004c42:	4b0d      	ldr	r3, [pc, #52]	@ (8004c78 <motion_on_tim7_tick+0x95c>)
 8004c44:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

            /* Distância restante total (ativo + fila) em passos (O(1)) */
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8004c48:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c52:	689b      	ldr	r3, [r3, #8]
                                  ? (ax->total_steps - ax->emitted_steps) : 0u;
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d919      	bls.n	8004c8c <motion_on_tim7_tick+0x970>
 8004c58:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	e012      	b.n	8004c8e <motion_on_tim7_tick+0x972>
 8004c68:	20002d88 	.word	0x20002d88
 8004c6c:	20002db0 	.word	0x20002db0
 8004c70:	080116b0 	.word	0x080116b0
 8004c74:	20002df8 	.word	0x20002df8
 8004c78:	00030d40 	.word	0x00030d40
 8004c7c:	fffcf2c0 	.word	0xfffcf2c0
 8004c80:	20002e04 	.word	0x20002e04
 8004c84:	20002de0 	.word	0x20002de0
 8004c88:	ffff9e58 	.word	0xffff9e58
 8004c8c:	2300      	movs	r3, #0
            uint32_t active_rem = (ax->total_steps > ax->emitted_steps)
 8004c8e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
            uint32_t rem_steps = active_rem + g_queue_rem_steps[axis];
 8004c92:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004c96:	4b94      	ldr	r3, [pc, #592]	@ (8004ee8 <motion_on_tim7_tick+0xbcc>)
 8004c98:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004c9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ca0:	4413      	add	r3, r2
 8004ca2:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
#if MOTION_PROGRESS_MODE
            /* Só impõe o restante do mestre se ele tiver trabalho pendente */
            if (master_axis >= 0 && rem_master > 0u) {
 8004ca6:	f997 312b 	ldrsb.w	r3, [r7, #299]	@ 0x12b
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	db07      	blt.n	8004cbe <motion_on_tim7_tick+0x9a2>
 8004cae:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <motion_on_tim7_tick+0x9a2>
                rem_steps = rem_master;
 8004cb6:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8004cba:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
            /* caso contrário, mantém o rem_steps do próprio eixo
               para não “matar” a rampa dos demais */
#endif

            /* Distância necessária para frear de v para 0: s = v^2 / (2a) */
            uint32_t v_now = ax->v_actual_sps;
 8004cbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            uint32_t s_brake = 0u;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
            if (a_sps2 > 0u && v_now > 0u) {
 8004cce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d03f      	beq.n	8004d56 <motion_on_tim7_tick+0xa3a>
 8004cd6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d03b      	beq.n	8004d56 <motion_on_tim7_tick+0xa3a>
                uint64_t vv = (uint64_t)v_now * (uint64_t)v_now;
 8004cde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ce6:	637a      	str	r2, [r7, #52]	@ 0x34
 8004ce8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004cec:	2200      	movs	r2, #0
 8004cee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cf0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cf2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004cf6:	462b      	mov	r3, r5
 8004cf8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004cfc:	4642      	mov	r2, r8
 8004cfe:	fb02 f203 	mul.w	r2, r2, r3
 8004d02:	464b      	mov	r3, r9
 8004d04:	4621      	mov	r1, r4
 8004d06:	fb01 f303 	mul.w	r3, r1, r3
 8004d0a:	4413      	add	r3, r2
 8004d0c:	4622      	mov	r2, r4
 8004d0e:	4641      	mov	r1, r8
 8004d10:	fba2 1201 	umull	r1, r2, r2, r1
 8004d14:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004d16:	460a      	mov	r2, r1
 8004d18:	67ba      	str	r2, [r7, #120]	@ 0x78
 8004d1a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004d1c:	4413      	add	r3, r2
 8004d1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d20:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 8004d24:	e9c7 342e 	strd	r3, r4, [r7, #184]	@ 0xb8
 8004d28:	e9c7 342e 	strd	r3, r4, [r7, #184]	@ 0xb8
                uint64_t denom = (uint64_t)(2u * a_sps2);
 8004d2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004d30:	005b      	lsls	r3, r3, #1
 8004d32:	2200      	movs	r2, #0
 8004d34:	603b      	str	r3, [r7, #0]
 8004d36:	607a      	str	r2, [r7, #4]
 8004d38:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004d3c:	e9c7 342c 	strd	r3, r4, [r7, #176]	@ 0xb0
                s_brake = (uint32_t)(vv / denom);
 8004d40:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8004d44:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8004d48:	f7fb fae2 	bl	8000310 <__aeabi_uldivmod>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	4613      	mov	r3, r2
 8004d52:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

            /* Política de rampa:
             * - Se já estamos perto do final (rem_steps <= s_brake): desacelera.
             * - Caso contrário, acelera até v_cmd_sps; se passou, reduz até v_cmd_sps. */
            /* Aceleração integrada: usa g_v_accum para passos discretos de v */
            g_v_accum[axis] += a_sps2; /* steps/s^2 * 1ms */
 8004d56:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004d5a:	4b64      	ldr	r3, [pc, #400]	@ (8004eec <motion_on_tim7_tick+0xbd0>)
 8004d5c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004d60:	f897 1173 	ldrb.w	r1, [r7, #371]	@ 0x173
 8004d64:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004d68:	441a      	add	r2, r3
 8004d6a:	4b60      	ldr	r3, [pc, #384]	@ (8004eec <motion_on_tim7_tick+0xbd0>)
 8004d6c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            uint32_t steps_avail = 0u;
 8004d70:	2300      	movs	r3, #0
 8004d72:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
            while (g_v_accum[axis] >= 1000u) { g_v_accum[axis] -= 1000u; steps_avail++; }
 8004d76:	e010      	b.n	8004d9a <motion_on_tim7_tick+0xa7e>
 8004d78:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004d7c:	4b5b      	ldr	r3, [pc, #364]	@ (8004eec <motion_on_tim7_tick+0xbd0>)
 8004d7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d82:	f897 1173 	ldrb.w	r1, [r7, #371]	@ 0x173
 8004d86:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8004d8a:	4b58      	ldr	r3, [pc, #352]	@ (8004eec <motion_on_tim7_tick+0xbd0>)
 8004d8c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8004d90:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004d94:	3301      	adds	r3, #1
 8004d96:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8004d9a:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8004d9e:	4b53      	ldr	r3, [pc, #332]	@ (8004eec <motion_on_tim7_tick+0xbd0>)
 8004da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004da4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004da8:	d2e6      	bcs.n	8004d78 <motion_on_tim7_tick+0xa5c>
            while (steps_avail--) {
 8004daa:	e04c      	b.n	8004e46 <motion_on_tim7_tick+0xb2a>
                if (rem_steps <= s_brake) {
 8004dac:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8004db0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d80c      	bhi.n	8004dd2 <motion_on_tim7_tick+0xab6>
                    /* Desacelera */
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8004db8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d041      	beq.n	8004e46 <motion_on_tim7_tick+0xb2a>
 8004dc2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc8:	1e5a      	subs	r2, r3, #1
 8004dca:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004dce:	625a      	str	r2, [r3, #36]	@ 0x24
 8004dd0:	e039      	b.n	8004e46 <motion_on_tim7_tick+0xb2a>
                } else if (ax->v_actual_sps < v_cmd_sps) {
 8004dd2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004dd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004dd8:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d913      	bls.n	8004e08 <motion_on_tim7_tick+0xaec>
                    ax->v_actual_sps++;
 8004de0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004dec:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps > v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8004dee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004df2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004df4:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d224      	bcs.n	8004e46 <motion_on_tim7_tick+0xb2a>
 8004dfc:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004e00:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004e04:	6253      	str	r3, [r2, #36]	@ 0x24
 8004e06:	e01e      	b.n	8004e46 <motion_on_tim7_tick+0xb2a>
                } else if (ax->v_actual_sps > v_cmd_sps) {
 8004e08:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004e0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e0e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d217      	bcs.n	8004e46 <motion_on_tim7_tick+0xb2a>
                    if (ax->v_actual_sps > 0u) ax->v_actual_sps--;
 8004e16:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d006      	beq.n	8004e2e <motion_on_tim7_tick+0xb12>
 8004e20:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e26:	1e5a      	subs	r2, r3, #1
 8004e28:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004e2c:	625a      	str	r2, [r3, #36]	@ 0x24
                    if (ax->v_actual_sps < v_cmd_sps) ax->v_actual_sps = v_cmd_sps;
 8004e2e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004e32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e34:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d904      	bls.n	8004e46 <motion_on_tim7_tick+0xb2a>
 8004e3c:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004e40:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8004e44:	6253      	str	r3, [r2, #36]	@ 0x24
            while (steps_avail--) {
 8004e46:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8004e4a:	1e53      	subs	r3, r2, #1
 8004e4c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8004e50:	2a00      	cmp	r2, #0
 8004e52:	d1ab      	bne.n	8004dac <motion_on_tim7_tick+0xa90>
                }
            }

            /* Se não há mais nada a emitir neste eixo, força zero */
            if (rem_steps == 0u) ax->v_actual_sps = 0u;
 8004e54:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d103      	bne.n	8004e64 <motion_on_tim7_tick+0xb48>
 8004e5c:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004e60:	2300      	movs	r3, #0
 8004e62:	6253      	str	r3, [r2, #36]	@ 0x24
            if (v_cmd_sps > MOTION_MAX_SPS) v_cmd_sps = MOTION_MAX_SPS;
 8004e64:	f8d7 216c 	ldr.w	r2, [r7, #364]	@ 0x16c
 8004e68:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d903      	bls.n	8004e78 <motion_on_tim7_tick+0xb5c>
 8004e70:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004e74:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
            if (ax->v_actual_sps > MOTION_MAX_SPS) ax->v_actual_sps = MOTION_MAX_SPS;
 8004e78:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004e7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e7e:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d904      	bls.n	8004e90 <motion_on_tim7_tick+0xb74>
 8004e86:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004e8a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8004e8e:	6253      	str	r3, [r2, #36]	@ 0x24

            /* Incremento do DDA a 50 kHz */
            ax->dda_inc_q16 = Q16_DIV_UINT(ax->v_actual_sps, MOTION_TIM6_HZ);
 8004e90:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e96:	2200      	movs	r2, #0
 8004e98:	623b      	str	r3, [r7, #32]
 8004e9a:	627a      	str	r2, [r7, #36]	@ 0x24
 8004e9c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	0c1b      	lsrs	r3, r3, #16
 8004ea4:	61fb      	str	r3, [r7, #28]
 8004ea6:	460b      	mov	r3, r1
 8004ea8:	041b      	lsls	r3, r3, #16
 8004eaa:	61bb      	str	r3, [r7, #24]
 8004eac:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004eb0:	f04f 0300 	mov.w	r3, #0
 8004eb4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004eb8:	f7fb fa2a 	bl	8000310 <__aeabi_uldivmod>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ec4:	61da      	str	r2, [r3, #28]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8004ec6:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004eca:	3301      	adds	r3, #1
 8004ecc:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
 8004ed0:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	f67f ac13 	bls.w	8004700 <motion_on_tim7_tick+0x3e4>
        }
    }

}
 8004eda:	bf00      	nop
 8004edc:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ee6:	bf00      	nop
 8004ee8:	20002d7c 	.word	0x20002d7c
 8004eec:	20002dec 	.word	0x20002dec

08004ef0 <motion_on_move_queue_add>:

/* =======================
 *  Handlers de protocolo
 * ======================= */
void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 8004ef0:	b590      	push	{r4, r7, lr}
 8004ef2:	b097      	sub	sp, #92	@ 0x5c
 8004ef4:	af06      	add	r7, sp, #24
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]

    move_queue_add_req_t req;
    uint8_t ack_status = MOTION_ACK_INVALID;
 8004efa:	2301      	movs	r3, #1
 8004efc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    uint8_t frame_id = 0u;
 8004f00:	2300      	movs	r3, #0
 8004f02:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!frame) return;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f000 8087 	beq.w	800501c <motion_on_move_queue_add+0x12c>
    proto_result_t decode_status = move_queue_add_req_decoder(frame, len, &req);
 8004f0e:	f107 0308 	add.w	r3, r7, #8
 8004f12:	461a      	mov	r2, r3
 8004f14:	6839      	ldr	r1, [r7, #0]
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f7fb fd9f 	bl	8000a5a <move_queue_add_req_decoder>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (decode_status != PROTO_OK) {
 8004f22:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d014      	beq.n	8004f54 <motion_on_move_queue_add+0x64>
        motion_send_queue_add_ack(frame_id, ack_status);
 8004f2a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004f2e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004f32:	4611      	mov	r1, r2
 8004f34:	4618      	mov	r0, r3
 8004f36:	f7fe fc85 	bl	8003844 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, decode_status, "queue_add", "decode_fail");
 8004f3a:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8004f3e:	4939      	ldr	r1, [pc, #228]	@ (8005024 <motion_on_move_queue_add+0x134>)
 8004f40:	4b39      	ldr	r3, [pc, #228]	@ (8005028 <motion_on_move_queue_add+0x138>)
 8004f42:	9301      	str	r3, [sp, #4]
 8004f44:	4b39      	ldr	r3, [pc, #228]	@ (800502c <motion_on_move_queue_add+0x13c>)
 8004f46:	9300      	str	r3, [sp, #0]
 8004f48:	460b      	mov	r3, r1
 8004f4a:	2164      	movs	r1, #100	@ 0x64
 8004f4c:	2002      	movs	r0, #2
 8004f4e:	f7fd fc6b 	bl	8002828 <log_event_auto>
        return;
 8004f52:	e064      	b.n	800501e <motion_on_move_queue_add+0x12e>
    }
    frame_id = req.frameId;
 8004f54:	7a3b      	ldrb	r3, [r7, #8]
 8004f56:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

    if (!safety_is_safe()) {
 8004f5a:	f000 fea1 	bl	8005ca0 <safety_is_safe>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d114      	bne.n	8004f8e <motion_on_move_queue_add+0x9e>
        motion_send_queue_add_ack(frame_id, ack_status);
 8004f64:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004f68:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004f6c:	4611      	mov	r1, r2
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7fe fc68 	bl	8003844 <motion_send_queue_add_ack>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "queue_add", "blocked_safety");
 8004f74:	4a2b      	ldr	r2, [pc, #172]	@ (8005024 <motion_on_move_queue_add+0x134>)
 8004f76:	4b2e      	ldr	r3, [pc, #184]	@ (8005030 <motion_on_move_queue_add+0x140>)
 8004f78:	9301      	str	r3, [sp, #4]
 8004f7a:	4b2c      	ldr	r3, [pc, #176]	@ (800502c <motion_on_move_queue_add+0x13c>)
 8004f7c:	9300      	str	r3, [sp, #0]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	f06f 0203 	mvn.w	r2, #3
 8004f84:	2164      	movs	r1, #100	@ 0x64
 8004f86:	2002      	movs	r0, #2
 8004f88:	f7fd fc4e 	bl	8002828 <log_event_auto>
        return;
 8004f8c:	e047      	b.n	800501e <motion_on_move_queue_add+0x12e>
    }

    uint32_t primask = motion_lock();
 8004f8e:	f7fd fe77 	bl	8002c80 <motion_lock>
 8004f92:	63b8      	str	r0, [r7, #56]	@ 0x38
    proto_result_t push_status = motion_queue_push_locked(&req);
 8004f94:	f107 0308 	add.w	r3, r7, #8
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f7fe fa29 	bl	80033f0 <motion_queue_push_locked>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (push_status == PROTO_OK) {
 8004fa4:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d112      	bne.n	8004fd2 <motion_on_move_queue_add+0xe2>
        ack_status = MOTION_ACK_OK;
 8004fac:	2300      	movs	r3, #0
 8004fae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (g_status.state == MOTION_IDLE || g_status.state == MOTION_DONE)
 8004fb2:	4b20      	ldr	r3, [pc, #128]	@ (8005034 <motion_on_move_queue_add+0x144>)
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d004      	beq.n	8004fc6 <motion_on_move_queue_add+0xd6>
 8004fbc:	4b1d      	ldr	r3, [pc, #116]	@ (8005034 <motion_on_move_queue_add+0x144>)
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	b2db      	uxtb	r3, r3
 8004fc2:	2b05      	cmp	r3, #5
 8004fc4:	d102      	bne.n	8004fcc <motion_on_move_queue_add+0xdc>
            g_status.state = MOTION_QUEUED;
 8004fc6:	4b1b      	ldr	r3, [pc, #108]	@ (8005034 <motion_on_move_queue_add+0x144>)
 8004fc8:	2201      	movs	r2, #1
 8004fca:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8004fcc:	f7fd ffe6 	bl	8002f9c <motion_refresh_status_locked>
 8004fd0:	e002      	b.n	8004fd8 <motion_on_move_queue_add+0xe8>
               (unsigned)req.vx, (unsigned)req.vy, (unsigned)req.vz,
               (unsigned long)req.sx, (unsigned long)req.sy, (unsigned long)req.sz,
               (unsigned)g_status.queue_depth);
#endif
    } else {
        ack_status = MOTION_ACK_QUEUE_FULL;
 8004fd2:	2302      	movs	r3, #2
 8004fd4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    motion_unlock(primask);
 8004fd8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004fda:	f7fd fe62 	bl	8002ca2 <motion_unlock>

    motion_send_queue_add_ack(frame_id, ack_status);
 8004fde:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004fe2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004fe6:	4611      	mov	r1, r2
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7fe fc2b 	bl	8003844 <motion_send_queue_add_ack>
    LOGA_THIS(LOG_STATE_RECEIVED, ack_status, "queue_add",
 8004fee:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004ff2:	480c      	ldr	r0, [pc, #48]	@ (8005024 <motion_on_move_queue_add+0x134>)
 8004ff4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004ff8:	7a79      	ldrb	r1, [r7, #9]
 8004ffa:	460c      	mov	r4, r1
 8004ffc:	490d      	ldr	r1, [pc, #52]	@ (8005034 <motion_on_move_queue_add+0x144>)
 8004ffe:	7849      	ldrb	r1, [r1, #1]
 8005000:	b2c9      	uxtb	r1, r1
 8005002:	9104      	str	r1, [sp, #16]
 8005004:	9403      	str	r4, [sp, #12]
 8005006:	9302      	str	r3, [sp, #8]
 8005008:	4b0b      	ldr	r3, [pc, #44]	@ (8005038 <motion_on_move_queue_add+0x148>)
 800500a:	9301      	str	r3, [sp, #4]
 800500c:	4b07      	ldr	r3, [pc, #28]	@ (800502c <motion_on_move_queue_add+0x13c>)
 800500e:	9300      	str	r3, [sp, #0]
 8005010:	4603      	mov	r3, r0
 8005012:	2101      	movs	r1, #1
 8005014:	2002      	movs	r0, #2
 8005016:	f7fd fc07 	bl	8002828 <log_event_auto>
 800501a:	e000      	b.n	800501e <motion_on_move_queue_add+0x12e>
    if (!frame) return;
 800501c:	bf00      	nop
              "frame=%u dirMask=0x%02X queue=%u",
              (unsigned)frame_id, (unsigned)req.dirMask, (unsigned)g_status.queue_depth);
}
 800501e:	3744      	adds	r7, #68	@ 0x44
 8005020:	46bd      	mov	sp, r7
 8005022:	bd90      	pop	{r4, r7, pc}
 8005024:	080111a4 	.word	0x080111a4
 8005028:	08011210 	.word	0x08011210
 800502c:	0801121c 	.word	0x0801121c
 8005030:	08011228 	.word	0x08011228
 8005034:	200000d8 	.word	0x200000d8
 8005038:	08011238 	.word	0x08011238

0800503c <motion_on_move_queue_status>:

void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 800503c:	b5b0      	push	{r4, r5, r7, lr}
 800503e:	b08c      	sub	sp, #48	@ 0x30
 8005040:	af08      	add	r7, sp, #32
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
    move_queue_status_req_t req;
    if (move_queue_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8005046:	f107 0308 	add.w	r3, r7, #8
 800504a:	461a      	mov	r2, r3
 800504c:	6839      	ldr	r1, [r7, #0]
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7fb fe01 	bl	8000c56 <move_queue_status_req_decoder>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00c      	beq.n	8005074 <motion_on_move_queue_status+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "queue_status", "decode_fail");
 800505a:	4a1f      	ldr	r2, [pc, #124]	@ (80050d8 <motion_on_move_queue_status+0x9c>)
 800505c:	4b1f      	ldr	r3, [pc, #124]	@ (80050dc <motion_on_move_queue_status+0xa0>)
 800505e:	9301      	str	r3, [sp, #4]
 8005060:	4b1f      	ldr	r3, [pc, #124]	@ (80050e0 <motion_on_move_queue_status+0xa4>)
 8005062:	9300      	str	r3, [sp, #0]
 8005064:	4613      	mov	r3, r2
 8005066:	f06f 0201 	mvn.w	r2, #1
 800506a:	2164      	movs	r1, #100	@ 0x64
 800506c:	2002      	movs	r0, #2
 800506e:	f7fd fbdb 	bl	8002828 <log_event_auto>
 8005072:	e02e      	b.n	80050d2 <motion_on_move_queue_status+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 8005074:	f7fd fe04 	bl	8002c80 <motion_lock>
 8005078:	60f8      	str	r0, [r7, #12]
    motion_refresh_status_locked();
 800507a:	f7fd ff8f 	bl	8002f9c <motion_refresh_status_locked>
    motion_unlock(primask);
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f7fd fe0f 	bl	8002ca2 <motion_unlock>

    motion_send_queue_status_response(req.frameId);
 8005084:	7a3b      	ldrb	r3, [r7, #8]
 8005086:	4618      	mov	r0, r3
 8005088:	f7fe fc20 	bl	80038cc <motion_send_queue_status_response>
    LOGA_THIS(LOG_STATE_RECEIVED, PROTO_OK, "queue_status",
 800508c:	4a12      	ldr	r2, [pc, #72]	@ (80050d8 <motion_on_move_queue_status+0x9c>)
 800508e:	4b15      	ldr	r3, [pc, #84]	@ (80050e4 <motion_on_move_queue_status+0xa8>)
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	b2db      	uxtb	r3, r3
 8005094:	4619      	mov	r1, r3
 8005096:	4b13      	ldr	r3, [pc, #76]	@ (80050e4 <motion_on_move_queue_status+0xa8>)
 8005098:	785b      	ldrb	r3, [r3, #1]
 800509a:	b2db      	uxtb	r3, r3
 800509c:	4618      	mov	r0, r3
 800509e:	4b11      	ldr	r3, [pc, #68]	@ (80050e4 <motion_on_move_queue_status+0xa8>)
 80050a0:	789b      	ldrb	r3, [r3, #2]
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	461c      	mov	r4, r3
 80050a6:	4b0f      	ldr	r3, [pc, #60]	@ (80050e4 <motion_on_move_queue_status+0xa8>)
 80050a8:	78db      	ldrb	r3, [r3, #3]
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	461d      	mov	r5, r3
 80050ae:	4b0d      	ldr	r3, [pc, #52]	@ (80050e4 <motion_on_move_queue_status+0xa8>)
 80050b0:	791b      	ldrb	r3, [r3, #4]
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	9306      	str	r3, [sp, #24]
 80050b6:	9505      	str	r5, [sp, #20]
 80050b8:	9404      	str	r4, [sp, #16]
 80050ba:	9003      	str	r0, [sp, #12]
 80050bc:	9102      	str	r1, [sp, #8]
 80050be:	4b0a      	ldr	r3, [pc, #40]	@ (80050e8 <motion_on_move_queue_status+0xac>)
 80050c0:	9301      	str	r3, [sp, #4]
 80050c2:	4b07      	ldr	r3, [pc, #28]	@ (80050e0 <motion_on_move_queue_status+0xa4>)
 80050c4:	9300      	str	r3, [sp, #0]
 80050c6:	4613      	mov	r3, r2
 80050c8:	2200      	movs	r2, #0
 80050ca:	2101      	movs	r1, #1
 80050cc:	2002      	movs	r0, #2
 80050ce:	f7fd fbab 	bl	8002828 <log_event_auto>
              "state=%u depth=%u pct=(%u,%u,%u)",
              (unsigned)g_status.state, (unsigned)g_status.queue_depth,
              (unsigned)g_status.pctX, (unsigned)g_status.pctY, (unsigned)g_status.pctZ);
}
 80050d2:	3710      	adds	r7, #16
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bdb0      	pop	{r4, r5, r7, pc}
 80050d8:	080111a4 	.word	0x080111a4
 80050dc:	08011210 	.word	0x08011210
 80050e0:	0801125c 	.word	0x0801125c
 80050e4:	200000d8 	.word	0x200000d8
 80050e8:	0801126c 	.word	0x0801126c

080050ec <motion_on_start_move>:

void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b088      	sub	sp, #32
 80050f0:	af02      	add	r7, sp, #8
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
    start_move_req_t req;
    if (start_move_req_decoder(frame, len, &req) != PROTO_OK) {
 80050f6:	f107 0308 	add.w	r3, r7, #8
 80050fa:	461a      	mov	r2, r3
 80050fc:	6839      	ldr	r1, [r7, #0]
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f7fb ff9f 	bl	8001042 <start_move_req_decoder>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00c      	beq.n	8005124 <motion_on_start_move+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "start_move", "decode_fail");
 800510a:	4a49      	ldr	r2, [pc, #292]	@ (8005230 <motion_on_start_move+0x144>)
 800510c:	4b49      	ldr	r3, [pc, #292]	@ (8005234 <motion_on_start_move+0x148>)
 800510e:	9301      	str	r3, [sp, #4]
 8005110:	4b49      	ldr	r3, [pc, #292]	@ (8005238 <motion_on_start_move+0x14c>)
 8005112:	9300      	str	r3, [sp, #0]
 8005114:	4613      	mov	r3, r2
 8005116:	f06f 0201 	mvn.w	r2, #1
 800511a:	2164      	movs	r1, #100	@ 0x64
 800511c:	2002      	movs	r0, #2
 800511e:	f7fd fb83 	bl	8002828 <log_event_auto>
 8005122:	e082      	b.n	800522a <motion_on_start_move+0x13e>
        return;
    }
    uint8_t started = 0u;
 8005124:	2300      	movs	r3, #0
 8005126:	75fb      	strb	r3, [r7, #23]
    uint32_t primask = motion_lock();
 8005128:	f7fd fdaa 	bl	8002c80 <motion_lock>
 800512c:	6138      	str	r0, [r7, #16]
        }
        printf(") ]\r\n");
    }
#endif

    if (!safety_is_safe()) {
 800512e:	f000 fdb7 	bl	8005ca0 <safety_is_safe>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d102      	bne.n	800513e <motion_on_start_move+0x52>
        started = 0u;
 8005138:	2300      	movs	r3, #0
 800513a:	75fb      	strb	r3, [r7, #23]
 800513c:	e014      	b.n	8005168 <motion_on_start_move+0x7c>
    } else if (!g_has_active_segment) {
 800513e:	4b3f      	ldr	r3, [pc, #252]	@ (800523c <motion_on_start_move+0x150>)
 8005140:	781b      	ldrb	r3, [r3, #0]
 8005142:	b2db      	uxtb	r3, r3
 8005144:	2b00      	cmp	r3, #0
 8005146:	d10a      	bne.n	800515e <motion_on_start_move+0x72>
        if (motion_try_start_next_locked()) {
 8005148:	f7fe fae4 	bl	8003714 <motion_try_start_next_locked>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00a      	beq.n	8005168 <motion_on_start_move+0x7c>
            g_status.state = MOTION_RUNNING;
 8005152:	4b3b      	ldr	r3, [pc, #236]	@ (8005240 <motion_on_start_move+0x154>)
 8005154:	2202      	movs	r2, #2
 8005156:	701a      	strb	r2, [r3, #0]
            started = 1u;
 8005158:	2301      	movs	r3, #1
 800515a:	75fb      	strb	r3, [r7, #23]
 800515c:	e004      	b.n	8005168 <motion_on_start_move+0x7c>
        }
    } else {
        g_status.state = MOTION_RUNNING;
 800515e:	4b38      	ldr	r3, [pc, #224]	@ (8005240 <motion_on_start_move+0x154>)
 8005160:	2202      	movs	r2, #2
 8005162:	701a      	strb	r2, [r3, #0]
        started = 1u;
 8005164:	2301      	movs	r3, #1
 8005166:	75fb      	strb	r3, [r7, #23]
    }

    motion_refresh_status_locked();
 8005168:	f7fd ff18 	bl	8002f9c <motion_refresh_status_locked>
    motion_unlock(primask);
 800516c:	6938      	ldr	r0, [r7, #16]
 800516e:	f7fd fd98 	bl	8002ca2 <motion_unlock>

    (void)HAL_TIM_Base_Start_IT(&htim6);
 8005172:	4834      	ldr	r0, [pc, #208]	@ (8005244 <motion_on_start_move+0x158>)
 8005174:	f006 fee8 	bl	800bf48 <HAL_TIM_Base_Start_IT>
    (void)HAL_TIM_Base_Start_IT(&htim7);
 8005178:	4833      	ldr	r0, [pc, #204]	@ (8005248 <motion_on_start_move+0x15c>)
 800517a:	f006 fee5 	bl	800bf48 <HAL_TIM_Base_Start_IT>

    // Arma sessões CSV para iniciarem no primeiro STEP; zera contadores
    if (started) {
 800517e:	7dfb      	ldrb	r3, [r7, #23]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d034      	beq.n	80051ee <motion_on_start_move+0x102>
        uint32_t pm = motion_lock();
 8005184:	f7fd fd7c 	bl	8002c80 <motion_lock>
 8005188:	60f8      	str	r0, [r7, #12]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 800518a:	2300      	movs	r3, #0
 800518c:	75bb      	strb	r3, [r7, #22]
 800518e:	e028      	b.n	80051e2 <motion_on_start_move+0xf6>
            g_csv_armed[a] = 1u;             // iniciar ao primeiro STEP
 8005190:	7dbb      	ldrb	r3, [r7, #22]
 8005192:	4a2e      	ldr	r2, [pc, #184]	@ (800524c <motion_on_start_move+0x160>)
 8005194:	2101      	movs	r1, #1
 8005196:	54d1      	strb	r1, [r2, r3]
            g_csv_active[a] = 0u;            // ainda não iniciou
 8005198:	7dbb      	ldrb	r3, [r7, #22]
 800519a:	4a2d      	ldr	r2, [pc, #180]	@ (8005250 <motion_on_start_move+0x164>)
 800519c:	2100      	movs	r1, #0
 800519e:	54d1      	strb	r1, [r2, r3]
            g_csv_t0_ms[a]  = 0u;
 80051a0:	7dbb      	ldrb	r3, [r7, #22]
 80051a2:	4a2c      	ldr	r2, [pc, #176]	@ (8005254 <motion_on_start_move+0x168>)
 80051a4:	2100      	movs	r1, #0
 80051a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_stepcount[a] = 0u;         // zera contador de passos
 80051aa:	7dbb      	ldrb	r3, [r7, #22]
 80051ac:	4a2a      	ldr	r2, [pc, #168]	@ (8005258 <motion_on_start_move+0x16c>)
 80051ae:	2100      	movs	r1, #0
 80051b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_ms[a] = 0u;           // será setado no primeiro STEP
 80051b4:	7dbb      	ldrb	r3, [r7, #22]
 80051b6:	4a29      	ldr	r2, [pc, #164]	@ (800525c <motion_on_start_move+0x170>)
 80051b8:	2100      	movs	r1, #0
 80051ba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_t0_t6[a] = 0u;
 80051be:	7dbb      	ldrb	r3, [r7, #22]
 80051c0:	4a27      	ldr	r2, [pc, #156]	@ (8005260 <motion_on_start_move+0x174>)
 80051c2:	2100      	movs	r1, #0
 80051c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_next_t6[a] = 0u;
 80051c8:	7dbb      	ldrb	r3, [r7, #22]
 80051ca:	4a26      	ldr	r2, [pc, #152]	@ (8005264 <motion_on_start_move+0x178>)
 80051cc:	2100      	movs	r1, #0
 80051ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_csv_seq[a] = 0u;               // reinicia id incremental por start_move
 80051d2:	7dbb      	ldrb	r3, [r7, #22]
 80051d4:	4a24      	ldr	r2, [pc, #144]	@ (8005268 <motion_on_start_move+0x17c>)
 80051d6:	2100      	movs	r1, #0
 80051d8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) {
 80051dc:	7dbb      	ldrb	r3, [r7, #22]
 80051de:	3301      	adds	r3, #1
 80051e0:	75bb      	strb	r3, [r7, #22]
 80051e2:	7dbb      	ldrb	r3, [r7, #22]
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d9d3      	bls.n	8005190 <motion_on_start_move+0xa4>
        }
        motion_unlock(pm);
 80051e8:	68f8      	ldr	r0, [r7, #12]
 80051ea:	f7fd fd5a 	bl	8002ca2 <motion_unlock>
        /* agenda primeira produção 1ms à frente do tempo atual */
        g_csv_next_prod_t6 = g_tim6_ticks + (uint32_t)T6_TICKS_PER_MS;
#endif
    }

    motion_send_start_response(req.frameId, started ? 0u : 1u, g_status.queue_depth);
 80051ee:	7a38      	ldrb	r0, [r7, #8]
 80051f0:	7dfb      	ldrb	r3, [r7, #23]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	bf0c      	ite	eq
 80051f6:	2301      	moveq	r3, #1
 80051f8:	2300      	movne	r3, #0
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	4619      	mov	r1, r3
 80051fe:	4b10      	ldr	r3, [pc, #64]	@ (8005240 <motion_on_start_move+0x154>)
 8005200:	785b      	ldrb	r3, [r3, #1]
 8005202:	b2db      	uxtb	r3, r3
 8005204:	461a      	mov	r2, r3
 8005206:	f7fe fbc1 	bl	800398c <motion_send_start_response>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "start_move", started ? "running" : "ignored");
 800520a:	4a09      	ldr	r2, [pc, #36]	@ (8005230 <motion_on_start_move+0x144>)
 800520c:	7dfb      	ldrb	r3, [r7, #23]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d001      	beq.n	8005216 <motion_on_start_move+0x12a>
 8005212:	4b16      	ldr	r3, [pc, #88]	@ (800526c <motion_on_start_move+0x180>)
 8005214:	e000      	b.n	8005218 <motion_on_start_move+0x12c>
 8005216:	4b16      	ldr	r3, [pc, #88]	@ (8005270 <motion_on_start_move+0x184>)
 8005218:	9301      	str	r3, [sp, #4]
 800521a:	4b07      	ldr	r3, [pc, #28]	@ (8005238 <motion_on_start_move+0x14c>)
 800521c:	9300      	str	r3, [sp, #0]
 800521e:	4613      	mov	r3, r2
 8005220:	2200      	movs	r2, #0
 8005222:	2102      	movs	r1, #2
 8005224:	2002      	movs	r0, #2
 8005226:	f7fd faff 	bl	8002828 <log_event_auto>
#if MOTION_DEBUG_FLOW
    printf("[FLOW start_move %s]\r\n", started ? "running" : "ignored");
#endif
}
 800522a:	3718      	adds	r7, #24
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	080111a4 	.word	0x080111a4
 8005234:	08011210 	.word	0x08011210
 8005238:	08011290 	.word	0x08011290
 800523c:	20000170 	.word	0x20000170
 8005240:	200000d8 	.word	0x200000d8
 8005244:	2000313c 	.word	0x2000313c
 8005248:	20003188 	.word	0x20003188
 800524c:	20002e50 	.word	0x20002e50
 8005250:	20002e28 	.word	0x20002e28
 8005254:	20002e2c 	.word	0x20002e2c
 8005258:	20002e38 	.word	0x20002e38
 800525c:	20002e44 	.word	0x20002e44
 8005260:	20002e54 	.word	0x20002e54
 8005264:	20002e60 	.word	0x20002e60
 8005268:	20002e6c 	.word	0x20002e6c
 800526c:	0801129c 	.word	0x0801129c
 8005270:	080112a4 	.word	0x080112a4

08005274 <motion_on_move_end>:

void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 8005274:	b580      	push	{r7, lr}
 8005276:	b088      	sub	sp, #32
 8005278:	af04      	add	r7, sp, #16
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]
    move_end_req_t req;
    if (move_end_req_decoder(frame, len, &req) != PROTO_OK) {
 800527e:	f107 0308 	add.w	r3, r7, #8
 8005282:	461a      	mov	r2, r3
 8005284:	6839      	ldr	r1, [r7, #0]
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f7fb fb41 	bl	800090e <move_end_req_decoder>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00c      	beq.n	80052ac <motion_on_move_end+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "move_end", "decode_fail");
 8005292:	4a1f      	ldr	r2, [pc, #124]	@ (8005310 <motion_on_move_end+0x9c>)
 8005294:	4b1f      	ldr	r3, [pc, #124]	@ (8005314 <motion_on_move_end+0xa0>)
 8005296:	9301      	str	r3, [sp, #4]
 8005298:	4b1f      	ldr	r3, [pc, #124]	@ (8005318 <motion_on_move_end+0xa4>)
 800529a:	9300      	str	r3, [sp, #0]
 800529c:	4613      	mov	r3, r2
 800529e:	f06f 0201 	mvn.w	r2, #1
 80052a2:	2164      	movs	r1, #100	@ 0x64
 80052a4:	2002      	movs	r0, #2
 80052a6:	f7fd fabf 	bl	8002828 <log_event_auto>
 80052aa:	e02e      	b.n	800530a <motion_on_move_end+0x96>
        return;
    }
    uint32_t primask = motion_lock();
 80052ac:	f7fd fce8 	bl	8002c80 <motion_lock>
 80052b0:	60f8      	str	r0, [r7, #12]
    motion_stop_all_axes_locked();
 80052b2:	f7fe f81d 	bl	80032f0 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 80052b6:	f7fe f871 	bl	800339c <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 80052ba:	4b18      	ldr	r3, [pc, #96]	@ (800531c <motion_on_move_end+0xa8>)
 80052bc:	2200      	movs	r2, #0
 80052be:	701a      	strb	r2, [r3, #0]
    g_status.state = MOTION_STOPPING;
 80052c0:	4b17      	ldr	r3, [pc, #92]	@ (8005320 <motion_on_move_end+0xac>)
 80052c2:	2204      	movs	r2, #4
 80052c4:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80052c6:	f7fd fe69 	bl	8002f9c <motion_refresh_status_locked>
    motion_unlock(primask);
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f7fd fce9 	bl	8002ca2 <motion_unlock>

    motion_send_move_end_response(req.frameId, 1u /* stopped by host */);
 80052d0:	7a3b      	ldrb	r3, [r7, #8]
 80052d2:	2101      	movs	r1, #1
 80052d4:	4618      	mov	r0, r3
 80052d6:	f7fe fb93 	bl	8003a00 <motion_send_move_end_response>

    primask = motion_lock();
 80052da:	f7fd fcd1 	bl	8002c80 <motion_lock>
 80052de:	60f8      	str	r0, [r7, #12]
    g_status.state = MOTION_IDLE;
 80052e0:	4b0f      	ldr	r3, [pc, #60]	@ (8005320 <motion_on_move_end+0xac>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 80052e6:	f7fd fe59 	bl	8002f9c <motion_refresh_status_locked>
    motion_unlock(primask);
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f7fd fcd9 	bl	8002ca2 <motion_unlock>

    LOGT_THIS(LOG_STATE_APPLIED, PROTO_OK, "move_end", "stopped");
 80052f0:	4a07      	ldr	r2, [pc, #28]	@ (8005310 <motion_on_move_end+0x9c>)
 80052f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005324 <motion_on_move_end+0xb0>)
 80052f4:	9302      	str	r3, [sp, #8]
 80052f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005328 <motion_on_move_end+0xb4>)
 80052f8:	9301      	str	r3, [sp, #4]
 80052fa:	4b07      	ldr	r3, [pc, #28]	@ (8005318 <motion_on_move_end+0xa4>)
 80052fc:	9300      	str	r3, [sp, #0]
 80052fe:	4613      	mov	r3, r2
 8005300:	2200      	movs	r2, #0
 8005302:	2102      	movs	r1, #2
 8005304:	2002      	movs	r0, #2
 8005306:	f7fd fa8f 	bl	8002828 <log_event_auto>
}
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	080111a4 	.word	0x080111a4
 8005314:	08011210 	.word	0x08011210
 8005318:	080111e8 	.word	0x080111e8
 800531c:	20000170 	.word	0x20000170
 8005320:	200000d8 	.word	0x200000d8
 8005324:	080112ac 	.word	0x080112ac
 8005328:	08011204 	.word	0x08011204

0800532c <motion_on_set_origin>:

/* =======================
 *  set_origin e encoder_status (telemetria)
 * ======================= */
void motion_on_set_origin(const uint8_t *frame, uint32_t len) {
 800532c:	b580      	push	{r7, lr}
 800532e:	b094      	sub	sp, #80	@ 0x50
 8005330:	af04      	add	r7, sp, #16
 8005332:	6078      	str	r0, [r7, #4]
 8005334:	6039      	str	r1, [r7, #0]
    set_origin_req_t req;
    if (set_origin_req_decoder(frame, len, &req) != PROTO_OK) {
 8005336:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800533a:	461a      	mov	r2, r3
 800533c:	6839      	ldr	r1, [r7, #0]
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f7fb fdfd 	bl	8000f3e <set_origin_req_decoder>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00c      	beq.n	8005364 <motion_on_set_origin+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_origin", "decode_fail");
 800534a:	4a49      	ldr	r2, [pc, #292]	@ (8005470 <motion_on_set_origin+0x144>)
 800534c:	4b49      	ldr	r3, [pc, #292]	@ (8005474 <motion_on_set_origin+0x148>)
 800534e:	9301      	str	r3, [sp, #4]
 8005350:	4b49      	ldr	r3, [pc, #292]	@ (8005478 <motion_on_set_origin+0x14c>)
 8005352:	9300      	str	r3, [sp, #0]
 8005354:	4613      	mov	r3, r2
 8005356:	f06f 0201 	mvn.w	r2, #1
 800535a:	2164      	movs	r1, #100	@ 0x64
 800535c:	2002      	movs	r0, #2
 800535e:	f7fd fa63 	bl	8002828 <log_event_auto>
 8005362:	e082      	b.n	800546a <motion_on_set_origin+0x13e>
        return;
    }
    uint8_t m = req.mask & 0x07u;
 8005364:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005368:	f003 0307 	and.w	r3, r3, #7
 800536c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005370:	2300      	movs	r3, #0
 8005372:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8005376:	e046      	b.n	8005406 <motion_on_set_origin+0xda>
        if (m & (1u << axis)) {
 8005378:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800537c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005380:	fa22 f303 	lsr.w	r3, r2, r3
 8005384:	f003 0301 	and.w	r3, r3, #1
 8005388:	2b00      	cmp	r3, #0
 800538a:	d037      	beq.n	80053fc <motion_on_set_origin+0xd0>
            /* Define base externa como a posição absoluta atual e zera relativo */
            int64_t pos = g_encoder_position[axis];
 800538c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005390:	4a3a      	ldr	r2, [pc, #232]	@ (800547c <motion_on_set_origin+0x150>)
 8005392:	00db      	lsls	r3, r3, #3
 8005394:	4413      	add	r3, r2
 8005396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            if (pos > INT32_MAX) pos = INT32_MAX; else if (pos < INT32_MIN) pos = INT32_MIN;
 800539e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80053a2:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80053a6:	f173 0300 	sbcs.w	r3, r3, #0
 80053aa:	db06      	blt.n	80053ba <motion_on_set_origin+0x8e>
 80053ac:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80053b0:	f04f 0300 	mov.w	r3, #0
 80053b4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 80053b8:	e00c      	b.n	80053d4 <motion_on_set_origin+0xa8>
 80053ba:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80053be:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80053c2:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80053c6:	da05      	bge.n	80053d4 <motion_on_set_origin+0xa8>
 80053c8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80053cc:	f04f 33ff 	mov.w	r3, #4294967295
 80053d0:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            g_origin_base32[axis] = (int32_t)pos;
 80053d4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80053d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053da:	4929      	ldr	r1, [pc, #164]	@ (8005480 <motion_on_set_origin+0x154>)
 80053dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            g_encoder_origin[axis] = g_encoder_position[axis];
 80053e0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80053e4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80053e8:	4a24      	ldr	r2, [pc, #144]	@ (800547c <motion_on_set_origin+0x150>)
 80053ea:	00db      	lsls	r3, r3, #3
 80053ec:	4413      	add	r3, r2
 80053ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f2:	4824      	ldr	r0, [pc, #144]	@ (8005484 <motion_on_set_origin+0x158>)
 80053f4:	00c9      	lsls	r1, r1, #3
 80053f6:	4401      	add	r1, r0
 80053f8:	e9c1 2300 	strd	r2, r3, [r1]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80053fc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005400:	3301      	adds	r3, #1
 8005402:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8005406:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800540a:	2b02      	cmp	r3, #2
 800540c:	d9b4      	bls.n	8005378 <motion_on_set_origin+0x4c>
        }
    }
    set_origin_resp_t resp;
    resp.frameId = req.frameId;
 800540e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005412:	773b      	strb	r3, [r7, #28]
    resp.x0 = g_origin_base32[AXIS_X];
 8005414:	4b1a      	ldr	r3, [pc, #104]	@ (8005480 <motion_on_set_origin+0x154>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	623b      	str	r3, [r7, #32]
    resp.y0 = g_origin_base32[AXIS_Y];
 800541a:	4b19      	ldr	r3, [pc, #100]	@ (8005480 <motion_on_set_origin+0x154>)
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	627b      	str	r3, [r7, #36]	@ 0x24
    resp.z0 = g_origin_base32[AXIS_Z];
 8005420:	4b17      	ldr	r3, [pc, #92]	@ (8005480 <motion_on_set_origin+0x154>)
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t raw[16];
    if (set_origin_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 8005426:	f107 010c 	add.w	r1, r7, #12
 800542a:	f107 031c 	add.w	r3, r7, #28
 800542e:	2210      	movs	r2, #16
 8005430:	4618      	mov	r0, r3
 8005432:	f7fc f982 	bl	800173a <set_origin_resp_encoder>
 8005436:	4603      	mov	r3, r0
 8005438:	2b00      	cmp	r3, #0
 800543a:	d105      	bne.n	8005448 <motion_on_set_origin+0x11c>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 800543c:	f107 030c 	add.w	r3, r7, #12
 8005440:	2110      	movs	r1, #16
 8005442:	4618      	mov	r0, r3
 8005444:	f000 feb8 	bl	80061b8 <app_resp_push>
    }
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_origin", "mask=0x%02X mode=%u", (unsigned)req.mask, (unsigned)req.mode);
 8005448:	4a09      	ldr	r2, [pc, #36]	@ (8005470 <motion_on_set_origin+0x144>)
 800544a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800544e:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8005452:	9103      	str	r1, [sp, #12]
 8005454:	9302      	str	r3, [sp, #8]
 8005456:	4b0c      	ldr	r3, [pc, #48]	@ (8005488 <motion_on_set_origin+0x15c>)
 8005458:	9301      	str	r3, [sp, #4]
 800545a:	4b07      	ldr	r3, [pc, #28]	@ (8005478 <motion_on_set_origin+0x14c>)
 800545c:	9300      	str	r3, [sp, #0]
 800545e:	4613      	mov	r3, r2
 8005460:	2200      	movs	r2, #0
 8005462:	2102      	movs	r1, #2
 8005464:	2002      	movs	r0, #2
 8005466:	f7fd f9df 	bl	8002828 <log_event_auto>
}
 800546a:	3740      	adds	r7, #64	@ 0x40
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	080111a4 	.word	0x080111a4
 8005474:	08011210 	.word	0x08011210
 8005478:	080112b4 	.word	0x080112b4
 800547c:	20002d88 	.word	0x20002d88
 8005480:	20002dd4 	.word	0x20002dd4
 8005484:	20002db0 	.word	0x20002db0
 8005488:	080112c0 	.word	0x080112c0

0800548c <motion_on_encoder_status>:

void motion_on_encoder_status(const uint8_t *frame, uint32_t len) {
 800548c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005490:	b09e      	sub	sp, #120	@ 0x78
 8005492:	af02      	add	r7, sp, #8
 8005494:	60f8      	str	r0, [r7, #12]
 8005496:	60b9      	str	r1, [r7, #8]
    encoder_status_req_t req;
    if (encoder_status_req_decoder(frame, len, &req) != PROTO_OK) {
 8005498:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800549c:	461a      	mov	r2, r3
 800549e:	68b9      	ldr	r1, [r7, #8]
 80054a0:	68f8      	ldr	r0, [r7, #12]
 80054a2:	f7fb f91b 	bl	80006dc <encoder_status_req_decoder>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d00c      	beq.n	80054c6 <motion_on_encoder_status+0x3a>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "enc_status", "decode_fail");
 80054ac:	4a65      	ldr	r2, [pc, #404]	@ (8005644 <motion_on_encoder_status+0x1b8>)
 80054ae:	4b66      	ldr	r3, [pc, #408]	@ (8005648 <motion_on_encoder_status+0x1bc>)
 80054b0:	9301      	str	r3, [sp, #4]
 80054b2:	4b66      	ldr	r3, [pc, #408]	@ (800564c <motion_on_encoder_status+0x1c0>)
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	4613      	mov	r3, r2
 80054b8:	f06f 0201 	mvn.w	r2, #1
 80054bc:	2164      	movs	r1, #100	@ 0x64
 80054be:	2002      	movs	r0, #2
 80054c0:	f7fd f9b2 	bl	8002828 <log_event_auto>
 80054c4:	e0b9      	b.n	800563a <motion_on_encoder_status+0x1ae>
        return;
    }
    /* posição_rel = position - origin; posição_abs = origin_base + posição_rel */
    int32_t rel[3];
    int32_t abs[3];
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80054c6:	2300      	movs	r3, #0
 80054c8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80054cc:	e080      	b.n	80055d0 <motion_on_encoder_status+0x144>
        int64_t r = g_encoder_position[axis] - g_encoder_origin[axis];
 80054ce:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80054d2:	4a5f      	ldr	r2, [pc, #380]	@ (8005650 <motion_on_encoder_status+0x1c4>)
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	4413      	add	r3, r2
 80054d8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80054dc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80054e0:	4a5c      	ldr	r2, [pc, #368]	@ (8005654 <motion_on_encoder_status+0x1c8>)
 80054e2:	00db      	lsls	r3, r3, #3
 80054e4:	4413      	add	r3, r2
 80054e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ea:	ebb0 0a02 	subs.w	sl, r0, r2
 80054ee:	eb61 0b03 	sbc.w	fp, r1, r3
 80054f2:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
        if (r > INT32_MAX) r = INT32_MAX; else if (r < INT32_MIN) r = INT32_MIN;
 80054f6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80054fa:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80054fe:	f173 0300 	sbcs.w	r3, r3, #0
 8005502:	db06      	blt.n	8005512 <motion_on_encoder_status+0x86>
 8005504:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8005508:	f04f 0300 	mov.w	r3, #0
 800550c:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8005510:	e00c      	b.n	800552c <motion_on_encoder_status+0xa0>
 8005512:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005516:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800551a:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 800551e:	da05      	bge.n	800552c <motion_on_encoder_status+0xa0>
 8005520:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005524:	f04f 33ff 	mov.w	r3, #4294967295
 8005528:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
        rel[axis] = (int32_t)r;
 800552c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005530:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	3368      	adds	r3, #104	@ 0x68
 8005536:	f107 0108 	add.w	r1, r7, #8
 800553a:	440b      	add	r3, r1
 800553c:	f843 2c28 	str.w	r2, [r3, #-40]
        int64_t a = (int64_t)g_origin_base32[axis] + (int64_t)rel[axis];
 8005540:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005544:	4a44      	ldr	r2, [pc, #272]	@ (8005658 <motion_on_encoder_status+0x1cc>)
 8005546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800554a:	17da      	asrs	r2, r3, #31
 800554c:	461c      	mov	r4, r3
 800554e:	4615      	mov	r5, r2
 8005550:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	3368      	adds	r3, #104	@ 0x68
 8005558:	f107 0208 	add.w	r2, r7, #8
 800555c:	4413      	add	r3, r2
 800555e:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8005562:	17da      	asrs	r2, r3, #31
 8005564:	4698      	mov	r8, r3
 8005566:	4691      	mov	r9, r2
 8005568:	eb14 0308 	adds.w	r3, r4, r8
 800556c:	603b      	str	r3, [r7, #0]
 800556e:	eb45 0309 	adc.w	r3, r5, r9
 8005572:	607b      	str	r3, [r7, #4]
 8005574:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005578:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        if (a > INT32_MAX) a = INT32_MAX; else if (a < INT32_MIN) a = INT32_MIN;
 800557c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005580:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8005584:	f173 0300 	sbcs.w	r3, r3, #0
 8005588:	db06      	blt.n	8005598 <motion_on_encoder_status+0x10c>
 800558a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800558e:	f04f 0300 	mov.w	r3, #0
 8005592:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8005596:	e00c      	b.n	80055b2 <motion_on_encoder_status+0x126>
 8005598:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800559c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80055a0:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 80055a4:	da05      	bge.n	80055b2 <motion_on_encoder_status+0x126>
 80055a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80055aa:	f04f 33ff 	mov.w	r3, #4294967295
 80055ae:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        abs[axis] = (int32_t)a;
 80055b2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80055b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	3368      	adds	r3, #104	@ 0x68
 80055bc:	f107 0108 	add.w	r1, r7, #8
 80055c0:	440b      	add	r3, r1
 80055c2:	f843 2c34 	str.w	r2, [r3, #-52]
    for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 80055c6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80055ca:	3301      	adds	r3, #1
 80055cc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80055d0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	f67f af7a 	bls.w	80054ce <motion_on_encoder_status+0x42>
    }
    encoder_status_resp_t resp;
    resp.frameId = req.frameId;
 80055da:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80055de:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    resp.pidErrX = (uint8_t)g_status.pidErrX;
 80055e2:	4b1e      	ldr	r3, [pc, #120]	@ (800565c <motion_on_encoder_status+0x1d0>)
 80055e4:	795b      	ldrb	r3, [r3, #5]
 80055e6:	b25b      	sxtb	r3, r3
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    resp.pidErrY = (uint8_t)g_status.pidErrY;
 80055ee:	4b1b      	ldr	r3, [pc, #108]	@ (800565c <motion_on_encoder_status+0x1d0>)
 80055f0:	799b      	ldrb	r3, [r3, #6]
 80055f2:	b25b      	sxtb	r3, r3
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    resp.pidErrZ = (uint8_t)g_status.pidErrZ;
 80055fa:	4b18      	ldr	r3, [pc, #96]	@ (800565c <motion_on_encoder_status+0x1d0>)
 80055fc:	79db      	ldrb	r3, [r3, #7]
 80055fe:	b25b      	sxtb	r3, r3
 8005600:	b2db      	uxtb	r3, r3
 8005602:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    resp.delta = 0; /* opcional */
 8005606:	2300      	movs	r3, #0
 8005608:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    resp.absX = abs[AXIS_X];
 800560c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800560e:	633b      	str	r3, [r7, #48]	@ 0x30
    resp.absY = abs[AXIS_Y];
 8005610:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005612:	637b      	str	r3, [r7, #52]	@ 0x34
    resp.absZ = abs[AXIS_Z];
 8005614:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005616:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint8_t raw[20];
    if (encoder_status_resp_encoder(&resp, raw, sizeof raw) == PROTO_OK) {
 8005618:	f107 0114 	add.w	r1, r7, #20
 800561c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005620:	2214      	movs	r2, #20
 8005622:	4618      	mov	r0, r3
 8005624:	f7fb fd76 	bl	8001114 <encoder_status_resp_encoder>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d105      	bne.n	800563a <motion_on_encoder_status+0x1ae>
        (void)app_resp_push(raw, (uint32_t)sizeof raw);
 800562e:	f107 0314 	add.w	r3, r7, #20
 8005632:	2114      	movs	r1, #20
 8005634:	4618      	mov	r0, r3
 8005636:	f000 fdbf 	bl	80061b8 <app_resp_push>
    }
}
 800563a:	3770      	adds	r7, #112	@ 0x70
 800563c:	46bd      	mov	sp, r7
 800563e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005642:	bf00      	nop
 8005644:	080111a4 	.word	0x080111a4
 8005648:	08011210 	.word	0x08011210
 800564c:	080112d4 	.word	0x080112d4
 8005650:	20002d88 	.word	0x20002d88
 8005654:	20002db0 	.word	0x20002db0
 8005658:	20002dd4 	.word	0x20002dd4
 800565c:	200000d8 	.word	0x200000d8

08005660 <motion_on_set_microsteps>:

void motion_on_set_microsteps(const uint8_t *frame, uint32_t len) {
 8005660:	b580      	push	{r7, lr}
 8005662:	b088      	sub	sp, #32
 8005664:	af04      	add	r7, sp, #16
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
    set_microsteps_req_t req;
    if (set_microsteps_req_decoder(frame, len, &req) != PROTO_OK) {
 800566a:	f107 0308 	add.w	r3, r7, #8
 800566e:	461a      	mov	r2, r3
 8005670:	6839      	ldr	r1, [r7, #0]
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7fb fbe8 	bl	8000e48 <set_microsteps_req_decoder>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00c      	beq.n	8005698 <motion_on_set_microsteps+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps", "decode_fail");
 800567e:	4a25      	ldr	r2, [pc, #148]	@ (8005714 <motion_on_set_microsteps+0xb4>)
 8005680:	4b25      	ldr	r3, [pc, #148]	@ (8005718 <motion_on_set_microsteps+0xb8>)
 8005682:	9301      	str	r3, [sp, #4]
 8005684:	4b25      	ldr	r3, [pc, #148]	@ (800571c <motion_on_set_microsteps+0xbc>)
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	4613      	mov	r3, r2
 800568a:	f06f 0201 	mvn.w	r2, #1
 800568e:	2164      	movs	r1, #100	@ 0x64
 8005690:	2002      	movs	r0, #2
 8005692:	f7fd f8c9 	bl	8002828 <log_event_auto>
        return;
 8005696:	e03a      	b.n	800570e <motion_on_set_microsteps+0xae>
    }
    if (g_status.state == MOTION_RUNNING) {
 8005698:	4b21      	ldr	r3, [pc, #132]	@ (8005720 <motion_on_set_microsteps+0xc0>)
 800569a:	781b      	ldrb	r3, [r3, #0]
 800569c:	b2db      	uxtb	r3, r3
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d10c      	bne.n	80056bc <motion_on_set_microsteps+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps", "busy_running");
 80056a2:	4a1c      	ldr	r2, [pc, #112]	@ (8005714 <motion_on_set_microsteps+0xb4>)
 80056a4:	4b1f      	ldr	r3, [pc, #124]	@ (8005724 <motion_on_set_microsteps+0xc4>)
 80056a6:	9301      	str	r3, [sp, #4]
 80056a8:	4b1c      	ldr	r3, [pc, #112]	@ (800571c <motion_on_set_microsteps+0xbc>)
 80056aa:	9300      	str	r3, [sp, #0]
 80056ac:	4613      	mov	r3, r2
 80056ae:	f06f 0203 	mvn.w	r2, #3
 80056b2:	2164      	movs	r1, #100	@ 0x64
 80056b4:	2002      	movs	r0, #2
 80056b6:	f7fd f8b7 	bl	8002828 <log_event_auto>
        return;
 80056ba:	e028      	b.n	800570e <motion_on_set_microsteps+0xae>
    }
    uint16_t ms = (req.microsteps == 0u) ? 1u : req.microsteps;
 80056bc:	897b      	ldrh	r3, [r7, #10]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d001      	beq.n	80056c6 <motion_on_set_microsteps+0x66>
 80056c2:	897b      	ldrh	r3, [r7, #10]
 80056c4:	e000      	b.n	80056c8 <motion_on_set_microsteps+0x68>
 80056c6:	2301      	movs	r3, #1
 80056c8:	81fb      	strh	r3, [r7, #14]
    if (ms > 256u) ms = 256u;
 80056ca:	89fb      	ldrh	r3, [r7, #14]
 80056cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056d0:	d902      	bls.n	80056d8 <motion_on_set_microsteps+0x78>
 80056d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80056d6:	81fb      	strh	r3, [r7, #14]
    for (uint8_t a = 0; a < MOTION_AXIS_COUNT; ++a) g_microstep_factor[a] = ms;
 80056d8:	2300      	movs	r3, #0
 80056da:	737b      	strb	r3, [r7, #13]
 80056dc:	e007      	b.n	80056ee <motion_on_set_microsteps+0x8e>
 80056de:	7b7b      	ldrb	r3, [r7, #13]
 80056e0:	4911      	ldr	r1, [pc, #68]	@ (8005728 <motion_on_set_microsteps+0xc8>)
 80056e2:	89fa      	ldrh	r2, [r7, #14]
 80056e4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 80056e8:	7b7b      	ldrb	r3, [r7, #13]
 80056ea:	3301      	adds	r3, #1
 80056ec:	737b      	strb	r3, [r7, #13]
 80056ee:	7b7b      	ldrb	r3, [r7, #13]
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d9f4      	bls.n	80056de <motion_on_set_microsteps+0x7e>
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps", "all_axes_ms=%u", (unsigned)ms);
 80056f4:	4a07      	ldr	r2, [pc, #28]	@ (8005714 <motion_on_set_microsteps+0xb4>)
 80056f6:	89fb      	ldrh	r3, [r7, #14]
 80056f8:	9302      	str	r3, [sp, #8]
 80056fa:	4b0c      	ldr	r3, [pc, #48]	@ (800572c <motion_on_set_microsteps+0xcc>)
 80056fc:	9301      	str	r3, [sp, #4]
 80056fe:	4b07      	ldr	r3, [pc, #28]	@ (800571c <motion_on_set_microsteps+0xbc>)
 8005700:	9300      	str	r3, [sp, #0]
 8005702:	4613      	mov	r3, r2
 8005704:	2200      	movs	r2, #0
 8005706:	2102      	movs	r1, #2
 8005708:	2002      	movs	r0, #2
 800570a:	f7fd f88d 	bl	8002828 <log_event_auto>
}
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	080111a4 	.word	0x080111a4
 8005718:	08011210 	.word	0x08011210
 800571c:	080112e0 	.word	0x080112e0
 8005720:	200000d8 	.word	0x200000d8
 8005724:	080112f0 	.word	0x080112f0
 8005728:	20000010 	.word	0x20000010
 800572c:	08011300 	.word	0x08011300

08005730 <motion_on_set_microsteps_axes>:

void motion_on_set_microsteps_axes(const uint8_t *frame, uint32_t len) {
 8005730:	b580      	push	{r7, lr}
 8005732:	b08c      	sub	sp, #48	@ 0x30
 8005734:	af06      	add	r7, sp, #24
 8005736:	6078      	str	r0, [r7, #4]
 8005738:	6039      	str	r1, [r7, #0]
    set_microsteps_axes_req_t req;
    if (set_microsteps_axes_req_decoder(frame, len, &req) != PROTO_OK) {
 800573a:	f107 030c 	add.w	r3, r7, #12
 800573e:	461a      	mov	r2, r3
 8005740:	6839      	ldr	r1, [r7, #0]
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f7fb fafc 	bl	8000d40 <set_microsteps_axes_req_decoder>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00c      	beq.n	8005768 <motion_on_set_microsteps_axes+0x38>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_FRAME, "set_microsteps_ax", "decode_fail");
 800574e:	4a33      	ldr	r2, [pc, #204]	@ (800581c <motion_on_set_microsteps_axes+0xec>)
 8005750:	4b33      	ldr	r3, [pc, #204]	@ (8005820 <motion_on_set_microsteps_axes+0xf0>)
 8005752:	9301      	str	r3, [sp, #4]
 8005754:	4b33      	ldr	r3, [pc, #204]	@ (8005824 <motion_on_set_microsteps_axes+0xf4>)
 8005756:	9300      	str	r3, [sp, #0]
 8005758:	4613      	mov	r3, r2
 800575a:	f06f 0201 	mvn.w	r2, #1
 800575e:	2164      	movs	r1, #100	@ 0x64
 8005760:	2002      	movs	r0, #2
 8005762:	f7fd f861 	bl	8002828 <log_event_auto>
        return;
 8005766:	e055      	b.n	8005814 <motion_on_set_microsteps_axes+0xe4>
    }
    if (g_status.state == MOTION_RUNNING) {
 8005768:	4b2f      	ldr	r3, [pc, #188]	@ (8005828 <motion_on_set_microsteps_axes+0xf8>)
 800576a:	781b      	ldrb	r3, [r3, #0]
 800576c:	b2db      	uxtb	r3, r3
 800576e:	2b02      	cmp	r3, #2
 8005770:	d10c      	bne.n	800578c <motion_on_set_microsteps_axes+0x5c>
        LOGA_THIS(LOG_STATE_ERROR, PROTO_ERR_RANGE, "set_microsteps_ax", "busy_running");
 8005772:	4a2a      	ldr	r2, [pc, #168]	@ (800581c <motion_on_set_microsteps_axes+0xec>)
 8005774:	4b2d      	ldr	r3, [pc, #180]	@ (800582c <motion_on_set_microsteps_axes+0xfc>)
 8005776:	9301      	str	r3, [sp, #4]
 8005778:	4b2a      	ldr	r3, [pc, #168]	@ (8005824 <motion_on_set_microsteps_axes+0xf4>)
 800577a:	9300      	str	r3, [sp, #0]
 800577c:	4613      	mov	r3, r2
 800577e:	f06f 0203 	mvn.w	r2, #3
 8005782:	2164      	movs	r1, #100	@ 0x64
 8005784:	2002      	movs	r0, #2
 8005786:	f7fd f84f 	bl	8002828 <log_event_auto>
        return;
 800578a:	e043      	b.n	8005814 <motion_on_set_microsteps_axes+0xe4>
    }
    uint16_t msx = (req.ms_x == 0u) ? 1u : req.ms_x; if (msx > 256u) msx = 256u;
 800578c:	7b7b      	ldrb	r3, [r7, #13]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d001      	beq.n	8005796 <motion_on_set_microsteps_axes+0x66>
 8005792:	7b7b      	ldrb	r3, [r7, #13]
 8005794:	e000      	b.n	8005798 <motion_on_set_microsteps_axes+0x68>
 8005796:	2301      	movs	r3, #1
 8005798:	82fb      	strh	r3, [r7, #22]
 800579a:	8afb      	ldrh	r3, [r7, #22]
 800579c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057a0:	d902      	bls.n	80057a8 <motion_on_set_microsteps_axes+0x78>
 80057a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80057a6:	82fb      	strh	r3, [r7, #22]
    uint16_t msy = (req.ms_y == 0u) ? 1u : req.ms_y; if (msy > 256u) msy = 256u;
 80057a8:	7bbb      	ldrb	r3, [r7, #14]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <motion_on_set_microsteps_axes+0x82>
 80057ae:	7bbb      	ldrb	r3, [r7, #14]
 80057b0:	e000      	b.n	80057b4 <motion_on_set_microsteps_axes+0x84>
 80057b2:	2301      	movs	r3, #1
 80057b4:	82bb      	strh	r3, [r7, #20]
 80057b6:	8abb      	ldrh	r3, [r7, #20]
 80057b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057bc:	d902      	bls.n	80057c4 <motion_on_set_microsteps_axes+0x94>
 80057be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80057c2:	82bb      	strh	r3, [r7, #20]
    uint16_t msz = (req.ms_z == 0u) ? 1u : req.ms_z; if (msz > 256u) msz = 256u;
 80057c4:	7bfb      	ldrb	r3, [r7, #15]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d001      	beq.n	80057ce <motion_on_set_microsteps_axes+0x9e>
 80057ca:	7bfb      	ldrb	r3, [r7, #15]
 80057cc:	e000      	b.n	80057d0 <motion_on_set_microsteps_axes+0xa0>
 80057ce:	2301      	movs	r3, #1
 80057d0:	827b      	strh	r3, [r7, #18]
 80057d2:	8a7b      	ldrh	r3, [r7, #18]
 80057d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057d8:	d902      	bls.n	80057e0 <motion_on_set_microsteps_axes+0xb0>
 80057da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80057de:	827b      	strh	r3, [r7, #18]
    g_microstep_factor[AXIS_X] = msx;
 80057e0:	4a13      	ldr	r2, [pc, #76]	@ (8005830 <motion_on_set_microsteps_axes+0x100>)
 80057e2:	8afb      	ldrh	r3, [r7, #22]
 80057e4:	8013      	strh	r3, [r2, #0]
    g_microstep_factor[AXIS_Y] = msy;
 80057e6:	4a12      	ldr	r2, [pc, #72]	@ (8005830 <motion_on_set_microsteps_axes+0x100>)
 80057e8:	8abb      	ldrh	r3, [r7, #20]
 80057ea:	8053      	strh	r3, [r2, #2]
    g_microstep_factor[AXIS_Z] = msz;
 80057ec:	4a10      	ldr	r2, [pc, #64]	@ (8005830 <motion_on_set_microsteps_axes+0x100>)
 80057ee:	8a7b      	ldrh	r3, [r7, #18]
 80057f0:	8093      	strh	r3, [r2, #4]
    LOGA_THIS(LOG_STATE_APPLIED, PROTO_OK, "set_microsteps_ax", "ms=(%u,%u,%u)", (unsigned)msx, (unsigned)msy, (unsigned)msz);
 80057f2:	480a      	ldr	r0, [pc, #40]	@ (800581c <motion_on_set_microsteps_axes+0xec>)
 80057f4:	8afb      	ldrh	r3, [r7, #22]
 80057f6:	8aba      	ldrh	r2, [r7, #20]
 80057f8:	8a79      	ldrh	r1, [r7, #18]
 80057fa:	9104      	str	r1, [sp, #16]
 80057fc:	9203      	str	r2, [sp, #12]
 80057fe:	9302      	str	r3, [sp, #8]
 8005800:	4b0c      	ldr	r3, [pc, #48]	@ (8005834 <motion_on_set_microsteps_axes+0x104>)
 8005802:	9301      	str	r3, [sp, #4]
 8005804:	4b07      	ldr	r3, [pc, #28]	@ (8005824 <motion_on_set_microsteps_axes+0xf4>)
 8005806:	9300      	str	r3, [sp, #0]
 8005808:	4603      	mov	r3, r0
 800580a:	2200      	movs	r2, #0
 800580c:	2102      	movs	r1, #2
 800580e:	2002      	movs	r0, #2
 8005810:	f7fd f80a 	bl	8002828 <log_event_auto>
}
 8005814:	3718      	adds	r7, #24
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	080111a4 	.word	0x080111a4
 8005820:	08011210 	.word	0x08011210
 8005824:	08011310 	.word	0x08011310
 8005828:	200000d8 	.word	0x200000d8
 800582c:	080112f0 	.word	0x080112f0
 8005830:	20000010 	.word	0x20000010
 8005834:	08011324 	.word	0x08011324

08005838 <motion_demo_set_continuous>:
    }
    motion_unlock(primask);
}

void motion_demo_set_continuous(uint8_t enable)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b086      	sub	sp, #24
 800583c:	af00      	add	r7, sp, #0
 800583e:	4603      	mov	r3, r0
 8005840:	71fb      	strb	r3, [r7, #7]
    uint32_t primask = motion_lock();
 8005842:	f7fd fa1d 	bl	8002c80 <motion_lock>
 8005846:	6138      	str	r0, [r7, #16]
    g_demo_continuous = (enable ? 1u : 0u);
 8005848:	79fb      	ldrb	r3, [r7, #7]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d001      	beq.n	8005852 <motion_demo_set_continuous+0x1a>
 800584e:	2201      	movs	r2, #1
 8005850:	e000      	b.n	8005854 <motion_demo_set_continuous+0x1c>
 8005852:	2200      	movs	r2, #0
 8005854:	4b48      	ldr	r3, [pc, #288]	@ (8005978 <motion_demo_set_continuous+0x140>)
 8005856:	701a      	strb	r2, [r3, #0]

    if (g_demo_continuous) {
 8005858:	4b47      	ldr	r3, [pc, #284]	@ (8005978 <motion_demo_set_continuous+0x140>)
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	b2db      	uxtb	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d077      	beq.n	8005952 <motion_demo_set_continuous+0x11a>
        g_has_active_segment = 1u;
 8005862:	4b46      	ldr	r3, [pc, #280]	@ (800597c <motion_demo_set_continuous+0x144>)
 8005864:	2201      	movs	r2, #1
 8005866:	701a      	strb	r2, [r3, #0]

        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005868:	2300      	movs	r3, #0
 800586a:	75fb      	strb	r3, [r7, #23]
 800586c:	e068      	b.n	8005940 <motion_demo_set_continuous+0x108>
            motion_axis_state_t *ax = &g_axis_state[axis];
 800586e:	7dfa      	ldrb	r2, [r7, #23]
 8005870:	4613      	mov	r3, r2
 8005872:	005b      	lsls	r3, r3, #1
 8005874:	4413      	add	r3, r2
 8005876:	011b      	lsls	r3, r3, #4
 8005878:	4a41      	ldr	r2, [pc, #260]	@ (8005980 <motion_demo_set_continuous+0x148>)
 800587a:	4413      	add	r3, r2
 800587c:	60fb      	str	r3, [r7, #12]

            ax->total_steps       = 0xFFFFFFFFu; 
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f04f 32ff 	mov.w	r2, #4294967295
 8005884:	601a      	str	r2, [r3, #0]
            ax->target_steps      = 0u;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	605a      	str	r2, [r3, #4]
            ax->emitted_steps     = 0u;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	609a      	str	r2, [r3, #8]

            /* tabela em "k steps/s" (~1 kHz) -> converte para steps/s */
            uint16_t vtab         = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 8005892:	4b3c      	ldr	r3, [pc, #240]	@ (8005984 <motion_demo_set_continuous+0x14c>)
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	b2db      	uxtb	r3, r3
 8005898:	f003 0303 	and.w	r3, r3, #3
 800589c:	4a3a      	ldr	r2, [pc, #232]	@ (8005988 <motion_demo_set_continuous+0x150>)
 800589e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058a2:	817b      	strh	r3, [r7, #10]
            ax->velocity_per_tick = vtab;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	897a      	ldrh	r2, [r7, #10]
 80058a8:	819a      	strh	r2, [r3, #12]
            ax->v_target_sps      = ((uint32_t)vtab) * 1000u;
 80058aa:	897b      	ldrh	r3, [r7, #10]
 80058ac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80058b0:	fb03 f202 	mul.w	r2, r3, r2
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	621a      	str	r2, [r3, #32]
            if (ax->v_target_sps > MOTION_MAX_SPS) ax->v_target_sps = MOTION_MAX_SPS;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6a1b      	ldr	r3, [r3, #32]
 80058bc:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d903      	bls.n	80058cc <motion_demo_set_continuous+0x94>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80058ca:	621a      	str	r2, [r3, #32]
            ax->v_actual_sps      = 0u;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	625a      	str	r2, [r3, #36]	@ 0x24
            ax->accel_sps2        = DEMO_ACCEL_SPS2;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	4a2d      	ldr	r2, [pc, #180]	@ (800598c <motion_demo_set_continuous+0x154>)
 80058d6:	629a      	str	r2, [r3, #40]	@ 0x28

            ax->dda_accum_q16     = 0u;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	619a      	str	r2, [r3, #24]
            ax->dda_inc_q16       = 0u;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	61da      	str	r2, [r3, #28]

            ax->step_high         = 0u;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	751a      	strb	r2, [r3, #20]
            ax->step_low          = 0u;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	755a      	strb	r2, [r3, #21]
            ax->en_settle_ticks   = MOTION_ENABLE_SETTLE_TICKS;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2202      	movs	r2, #2
 80058f4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            ax->dir_settle_ticks  = MOTION_DIR_SETUP_TICKS;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

            motion_hw_step_low(axis);
 8005900:	7dfb      	ldrb	r3, [r7, #23]
 8005902:	4618      	mov	r0, r3
 8005904:	f7fd f92a 	bl	8002b5c <motion_hw_step_low>
            motion_hw_set_dir(axis, 1u);     /* forward */
 8005908:	7dfb      	ldrb	r3, [r7, #23]
 800590a:	2101      	movs	r1, #1
 800590c:	4618      	mov	r0, r3
 800590e:	f7fd f881 	bl	8002a14 <motion_hw_set_dir>
            motion_hw_enable(axis, 1u);      /* ativo em baixo no TMC5160 */
 8005912:	7dfb      	ldrb	r3, [r7, #23]
 8005914:	2101      	movs	r1, #1
 8005916:	4618      	mov	r0, r3
 8005918:	f7fd f8bc 	bl	8002a94 <motion_hw_enable>
            /* Não zera origem automaticamente; mantém a referência definida via set_origin */
            g_encoder_delta_tick[axis] = 0;
 800591c:	7dfb      	ldrb	r3, [r7, #23]
 800591e:	4a1c      	ldr	r2, [pc, #112]	@ (8005990 <motion_demo_set_continuous+0x158>)
 8005920:	2100      	movs	r1, #0
 8005922:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_pi_i_accum[axis] = 0;
 8005926:	7dfb      	ldrb	r3, [r7, #23]
 8005928:	4a1a      	ldr	r2, [pc, #104]	@ (8005994 <motion_demo_set_continuous+0x15c>)
 800592a:	2100      	movs	r1, #0
 800592c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            g_pi_prev_err[axis] = 0;
 8005930:	7dfb      	ldrb	r3, [r7, #23]
 8005932:	4a19      	ldr	r2, [pc, #100]	@ (8005998 <motion_demo_set_continuous+0x160>)
 8005934:	2100      	movs	r1, #0
 8005936:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 800593a:	7dfb      	ldrb	r3, [r7, #23]
 800593c:	3301      	adds	r3, #1
 800593e:	75fb      	strb	r3, [r7, #23]
 8005940:	7dfb      	ldrb	r3, [r7, #23]
 8005942:	2b02      	cmp	r3, #2
 8005944:	d993      	bls.n	800586e <motion_demo_set_continuous+0x36>
        }
        g_status.state = MOTION_RUNNING;
 8005946:	4b15      	ldr	r3, [pc, #84]	@ (800599c <motion_demo_set_continuous+0x164>)
 8005948:	2202      	movs	r2, #2
 800594a:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 800594c:	f7fd fb26 	bl	8002f9c <motion_refresh_status_locked>
 8005950:	e00b      	b.n	800596a <motion_demo_set_continuous+0x132>
    } else {
        motion_stop_all_axes_locked();
 8005952:	f7fd fccd 	bl	80032f0 <motion_stop_all_axes_locked>
        motion_queue_clear_locked();
 8005956:	f7fd fd21 	bl	800339c <motion_queue_clear_locked>
        g_has_active_segment = 0u;
 800595a:	4b08      	ldr	r3, [pc, #32]	@ (800597c <motion_demo_set_continuous+0x144>)
 800595c:	2200      	movs	r2, #0
 800595e:	701a      	strb	r2, [r3, #0]
        g_status.state = MOTION_IDLE;
 8005960:	4b0e      	ldr	r3, [pc, #56]	@ (800599c <motion_demo_set_continuous+0x164>)
 8005962:	2200      	movs	r2, #0
 8005964:	701a      	strb	r2, [r3, #0]
        motion_refresh_status_locked();
 8005966:	f7fd fb19 	bl	8002f9c <motion_refresh_status_locked>
    }
    motion_unlock(primask);
 800596a:	6938      	ldr	r0, [r7, #16]
 800596c:	f7fd f999 	bl	8002ca2 <motion_unlock>
}
 8005970:	bf00      	nop
 8005972:	3718      	adds	r7, #24
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}
 8005978:	20002e78 	.word	0x20002e78
 800597c:	20000170 	.word	0x20000170
 8005980:	200000e0 	.word	0x200000e0
 8005984:	20000016 	.word	0x20000016
 8005988:	080116bc 	.word	0x080116bc
 800598c:	00030d40 	.word	0x00030d40
 8005990:	20002dc8 	.word	0x20002dc8
 8005994:	20002df8 	.word	0x20002df8
 8005998:	20002e04 	.word	0x20002e04
 800599c:	200000d8 	.word	0x200000d8

080059a0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
    if (!htim) return;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00f      	beq.n	80059ce <HAL_TIM_PeriodElapsedCallback+0x2e>
    if (htim->Instance == TIM6) {
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a09      	ldr	r2, [pc, #36]	@ (80059d8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d102      	bne.n	80059be <HAL_TIM_PeriodElapsedCallback+0x1e>
        motion_on_tim6_tick();
 80059b8:	f7fe f972 	bl	8003ca0 <motion_on_tim6_tick>
 80059bc:	e008      	b.n	80059d0 <HAL_TIM_PeriodElapsedCallback+0x30>
    } else if (htim->Instance == TIM7) {
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a06      	ldr	r2, [pc, #24]	@ (80059dc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d103      	bne.n	80059d0 <HAL_TIM_PeriodElapsedCallback+0x30>
        motion_on_tim7_tick();
 80059c8:	f7fe fca8 	bl	800431c <motion_on_tim7_tick>
 80059cc:	e000      	b.n	80059d0 <HAL_TIM_PeriodElapsedCallback+0x30>
    if (!htim) return;
 80059ce:	bf00      	nop
    } else {
        (void)htim;
    }
}
 80059d0:	3708      	adds	r7, #8
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	40001000 	.word	0x40001000
 80059dc:	40001400 	.word	0x40001400

080059e0 <motion_emergency_stop>:

void motion_emergency_stop(void)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
    uint32_t primask = motion_lock();
 80059e6:	f7fd f94b 	bl	8002c80 <motion_lock>
 80059ea:	6078      	str	r0, [r7, #4]

    g_demo_continuous = 0u;
 80059ec:	4b15      	ldr	r3, [pc, #84]	@ (8005a44 <motion_emergency_stop+0x64>)
 80059ee:	2200      	movs	r2, #0
 80059f0:	701a      	strb	r2, [r3, #0]
    motion_stop_all_axes_locked();
 80059f2:	f7fd fc7d 	bl	80032f0 <motion_stop_all_axes_locked>
    motion_queue_clear_locked();
 80059f6:	f7fd fcd1 	bl	800339c <motion_queue_clear_locked>
    g_has_active_segment = 0u;
 80059fa:	4b13      	ldr	r3, [pc, #76]	@ (8005a48 <motion_emergency_stop+0x68>)
 80059fc:	2200      	movs	r2, #0
 80059fe:	701a      	strb	r2, [r3, #0]

    g_status.state = MOTION_STOPPING;
 8005a00:	4b12      	ldr	r3, [pc, #72]	@ (8005a4c <motion_emergency_stop+0x6c>)
 8005a02:	2204      	movs	r2, #4
 8005a04:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8005a06:	f7fd fac9 	bl	8002f9c <motion_refresh_status_locked>
    motion_unlock(primask);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f7fd f949 	bl	8002ca2 <motion_unlock>

    primask = motion_lock();
 8005a10:	f7fd f936 	bl	8002c80 <motion_lock>
 8005a14:	6078      	str	r0, [r7, #4]
    g_status.state = MOTION_IDLE;
 8005a16:	4b0d      	ldr	r3, [pc, #52]	@ (8005a4c <motion_emergency_stop+0x6c>)
 8005a18:	2200      	movs	r2, #0
 8005a1a:	701a      	strb	r2, [r3, #0]
    motion_refresh_status_locked();
 8005a1c:	f7fd fabe 	bl	8002f9c <motion_refresh_status_locked>
    motion_unlock(primask);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f7fd f93e 	bl	8002ca2 <motion_unlock>
    /* Notifica término por emergência (se houver frame ativo) */
    if (g_active_frame_id) {
 8005a26:	4b0a      	ldr	r3, [pc, #40]	@ (8005a50 <motion_emergency_stop+0x70>)
 8005a28:	781b      	ldrb	r3, [r3, #0]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d005      	beq.n	8005a3a <motion_emergency_stop+0x5a>
        motion_send_move_end_response(g_active_frame_id, 2u /* emergency */);
 8005a2e:	4b08      	ldr	r3, [pc, #32]	@ (8005a50 <motion_emergency_stop+0x70>)
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	2102      	movs	r1, #2
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7fd ffe3 	bl	8003a00 <motion_send_move_end_response>
    }
}
 8005a3a:	bf00      	nop
 8005a3c:	3708      	adds	r7, #8
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	20002e78 	.word	0x20002e78
 8005a48:	20000170 	.word	0x20000170
 8005a4c:	200000d8 	.word	0x200000d8
 8005a50:	20002d78 	.word	0x20002d78

08005a54 <motion_demo_is_active>:

uint8_t motion_demo_is_active(void)
{
 8005a54:	b480      	push	{r7}
 8005a56:	af00      	add	r7, sp, #0
    return g_demo_continuous ? 1u : 0u;
 8005a58:	4b06      	ldr	r3, [pc, #24]	@ (8005a74 <motion_demo_is_active+0x20>)
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d001      	beq.n	8005a66 <motion_demo_is_active+0x12>
 8005a62:	2301      	movs	r3, #1
 8005a64:	e000      	b.n	8005a68 <motion_demo_is_active+0x14>
 8005a66:	2300      	movs	r3, #0
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	20002e78 	.word	0x20002e78

08005a78 <motion_demo_cycle_speed>:

void motion_demo_cycle_speed(void)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0
    g_demo_speed_idx = (uint8_t)((g_demo_speed_idx + 1u) & 0x3u);
 8005a7e:	4b2d      	ldr	r3, [pc, #180]	@ (8005b34 <motion_demo_cycle_speed+0xbc>)
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	3301      	adds	r3, #1
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	f003 0303 	and.w	r3, r3, #3
 8005a8c:	b2da      	uxtb	r2, r3
 8005a8e:	4b29      	ldr	r3, [pc, #164]	@ (8005b34 <motion_demo_cycle_speed+0xbc>)
 8005a90:	701a      	strb	r2, [r3, #0]

    /* Se demo  ativo, atualiza v_target_sps imediatamente (rampa cuida do resto) */
    if (g_demo_continuous) {
 8005a92:	4b29      	ldr	r3, [pc, #164]	@ (8005b38 <motion_demo_cycle_speed+0xc0>)
 8005a94:	781b      	ldrb	r3, [r3, #0]
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d047      	beq.n	8005b2c <motion_demo_cycle_speed+0xb4>
        uint16_t vtab = g_demo_speed_table[g_demo_speed_idx & 0x3u];
 8005a9c:	4b25      	ldr	r3, [pc, #148]	@ (8005b34 <motion_demo_cycle_speed+0xbc>)
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	f003 0303 	and.w	r3, r3, #3
 8005aa6:	4a25      	ldr	r2, [pc, #148]	@ (8005b3c <motion_demo_cycle_speed+0xc4>)
 8005aa8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005aac:	80bb      	strh	r3, [r7, #4]
        uint32_t primask = motion_lock();
 8005aae:	f7fd f8e7 	bl	8002c80 <motion_lock>
 8005ab2:	6038      	str	r0, [r7, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	71fb      	strb	r3, [r7, #7]
 8005ab8:	e032      	b.n	8005b20 <motion_demo_cycle_speed+0xa8>
            g_axis_state[axis].velocity_per_tick = vtab;
 8005aba:	79fa      	ldrb	r2, [r7, #7]
 8005abc:	4920      	ldr	r1, [pc, #128]	@ (8005b40 <motion_demo_cycle_speed+0xc8>)
 8005abe:	4613      	mov	r3, r2
 8005ac0:	005b      	lsls	r3, r3, #1
 8005ac2:	4413      	add	r3, r2
 8005ac4:	011b      	lsls	r3, r3, #4
 8005ac6:	440b      	add	r3, r1
 8005ac8:	330c      	adds	r3, #12
 8005aca:	88ba      	ldrh	r2, [r7, #4]
 8005acc:	801a      	strh	r2, [r3, #0]
            g_axis_state[axis].v_target_sps      = ((uint32_t)vtab) * 1000u;
 8005ace:	88bb      	ldrh	r3, [r7, #4]
 8005ad0:	79fa      	ldrb	r2, [r7, #7]
 8005ad2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005ad6:	fb03 f101 	mul.w	r1, r3, r1
 8005ada:	4819      	ldr	r0, [pc, #100]	@ (8005b40 <motion_demo_cycle_speed+0xc8>)
 8005adc:	4613      	mov	r3, r2
 8005ade:	005b      	lsls	r3, r3, #1
 8005ae0:	4413      	add	r3, r2
 8005ae2:	011b      	lsls	r3, r3, #4
 8005ae4:	4403      	add	r3, r0
 8005ae6:	3320      	adds	r3, #32
 8005ae8:	6019      	str	r1, [r3, #0]
            if (g_axis_state[axis].v_target_sps > MOTION_MAX_SPS) g_axis_state[axis].v_target_sps = MOTION_MAX_SPS;
 8005aea:	79fa      	ldrb	r2, [r7, #7]
 8005aec:	4914      	ldr	r1, [pc, #80]	@ (8005b40 <motion_demo_cycle_speed+0xc8>)
 8005aee:	4613      	mov	r3, r2
 8005af0:	005b      	lsls	r3, r3, #1
 8005af2:	4413      	add	r3, r2
 8005af4:	011b      	lsls	r3, r3, #4
 8005af6:	440b      	add	r3, r1
 8005af8:	3320      	adds	r3, #32
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d90a      	bls.n	8005b1a <motion_demo_cycle_speed+0xa2>
 8005b04:	79fa      	ldrb	r2, [r7, #7]
 8005b06:	490e      	ldr	r1, [pc, #56]	@ (8005b40 <motion_demo_cycle_speed+0xc8>)
 8005b08:	4613      	mov	r3, r2
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	4413      	add	r3, r2
 8005b0e:	011b      	lsls	r3, r3, #4
 8005b10:	440b      	add	r3, r1
 8005b12:	3320      	adds	r3, #32
 8005b14:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8005b18:	601a      	str	r2, [r3, #0]
        for (uint8_t axis = 0; axis < MOTION_AXIS_COUNT; ++axis) {
 8005b1a:	79fb      	ldrb	r3, [r7, #7]
 8005b1c:	3301      	adds	r3, #1
 8005b1e:	71fb      	strb	r3, [r7, #7]
 8005b20:	79fb      	ldrb	r3, [r7, #7]
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d9c9      	bls.n	8005aba <motion_demo_cycle_speed+0x42>
        }
        motion_unlock(primask);
 8005b26:	6838      	ldr	r0, [r7, #0]
 8005b28:	f7fd f8bb 	bl	8002ca2 <motion_unlock>
    }
}
 8005b2c:	bf00      	nop
 8005b2e:	3708      	adds	r7, #8
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}
 8005b34:	20000016 	.word	0x20000016
 8005b38:	20002e78 	.word	0x20002e78
 8005b3c:	080116bc 	.word	0x080116bc
 8005b40:	200000e0 	.word	0x200000e0

08005b44 <probe_service_init>:

LOG_SVC_DEFINE(LOG_SVC_PROBE, "probe");

static probe_status_t g_probe;

void probe_service_init(void) {
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b084      	sub	sp, #16
 8005b48:	af04      	add	r7, sp, #16
	g_probe.axis_done_mask = 0;
 8005b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8005b84 <probe_service_init+0x40>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	701a      	strb	r2, [r3, #0]
	g_probe.error_flags = 0;
 8005b50:	4b0c      	ldr	r3, [pc, #48]	@ (8005b84 <probe_service_init+0x40>)
 8005b52:	2200      	movs	r2, #0
 8005b54:	705a      	strb	r2, [r3, #1]
	g_probe.latched_pos_x = g_probe.latched_pos_y = g_probe.latched_pos_z = 0;
 8005b56:	2300      	movs	r3, #0
 8005b58:	4a0a      	ldr	r2, [pc, #40]	@ (8005b84 <probe_service_init+0x40>)
 8005b5a:	60d3      	str	r3, [r2, #12]
 8005b5c:	4a09      	ldr	r2, [pc, #36]	@ (8005b84 <probe_service_init+0x40>)
 8005b5e:	6093      	str	r3, [r2, #8]
 8005b60:	4a08      	ldr	r2, [pc, #32]	@ (8005b84 <probe_service_init+0x40>)
 8005b62:	6053      	str	r3, [r2, #4]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "ok");
 8005b64:	4a08      	ldr	r2, [pc, #32]	@ (8005b88 <probe_service_init+0x44>)
 8005b66:	4b09      	ldr	r3, [pc, #36]	@ (8005b8c <probe_service_init+0x48>)
 8005b68:	9302      	str	r3, [sp, #8]
 8005b6a:	4b09      	ldr	r3, [pc, #36]	@ (8005b90 <probe_service_init+0x4c>)
 8005b6c:	9301      	str	r3, [sp, #4]
 8005b6e:	4b09      	ldr	r3, [pc, #36]	@ (8005b94 <probe_service_init+0x50>)
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	4613      	mov	r3, r2
 8005b74:	2200      	movs	r2, #0
 8005b76:	2100      	movs	r1, #0
 8005b78:	2004      	movs	r0, #4
 8005b7a:	f7fc fe55 	bl	8002828 <log_event_auto>
}
 8005b7e:	bf00      	nop
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	20002e7c 	.word	0x20002e7c
 8005b88:	08011334 	.word	0x08011334
 8005b8c:	0801133c 	.word	0x0801133c
 8005b90:	08011340 	.word	0x08011340
 8005b94:	08011344 	.word	0x08011344

08005b98 <probe_on_move_probe_level>:
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b086      	sub	sp, #24
 8005b9c:	af04      	add	r7, sp, #16
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */

	LOGT_THIS(LOG_STATE_RECEIVED, PROTO_OK, "move_probe_level", "not_implemented");
 8005ba2:	4a08      	ldr	r2, [pc, #32]	@ (8005bc4 <probe_on_move_probe_level+0x2c>)
 8005ba4:	4b08      	ldr	r3, [pc, #32]	@ (8005bc8 <probe_on_move_probe_level+0x30>)
 8005ba6:	9302      	str	r3, [sp, #8]
 8005ba8:	4b08      	ldr	r3, [pc, #32]	@ (8005bcc <probe_on_move_probe_level+0x34>)
 8005baa:	9301      	str	r3, [sp, #4]
 8005bac:	4b08      	ldr	r3, [pc, #32]	@ (8005bd0 <probe_on_move_probe_level+0x38>)
 8005bae:	9300      	str	r3, [sp, #0]
 8005bb0:	4613      	mov	r3, r2
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	2101      	movs	r1, #1
 8005bb6:	2004      	movs	r0, #4
 8005bb8:	f7fc fe36 	bl	8002828 <log_event_auto>
}
 8005bbc:	bf00      	nop
 8005bbe:	3708      	adds	r7, #8
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	08011334 	.word	0x08011334
 8005bc8:	0801134c 	.word	0x0801134c
 8005bcc:	08011340 	.word	0x08011340
 8005bd0:	0801135c 	.word	0x0801135c

08005bd4 <safety_service_init>:

LOG_SVC_DEFINE(LOG_SVC_SAFETY, "safety");

static volatile safety_state_t g_state = SAFETY_NORMAL;

void safety_service_init(void) {
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af04      	add	r7, sp, #16
	g_state = SAFETY_NORMAL;
 8005bda:	4b09      	ldr	r3, [pc, #36]	@ (8005c00 <safety_service_init+0x2c>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_START, PROTO_OK, "init", "normal");
 8005be0:	4a08      	ldr	r2, [pc, #32]	@ (8005c04 <safety_service_init+0x30>)
 8005be2:	4b09      	ldr	r3, [pc, #36]	@ (8005c08 <safety_service_init+0x34>)
 8005be4:	9302      	str	r3, [sp, #8]
 8005be6:	4b09      	ldr	r3, [pc, #36]	@ (8005c0c <safety_service_init+0x38>)
 8005be8:	9301      	str	r3, [sp, #4]
 8005bea:	4b09      	ldr	r3, [pc, #36]	@ (8005c10 <safety_service_init+0x3c>)
 8005bec:	9300      	str	r3, [sp, #0]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	2100      	movs	r1, #0
 8005bf4:	2005      	movs	r0, #5
 8005bf6:	f7fc fe17 	bl	8002828 <log_event_auto>
}
 8005bfa:	bf00      	nop
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}
 8005c00:	20002e8c 	.word	0x20002e8c
 8005c04:	08011370 	.word	0x08011370
 8005c08:	08011378 	.word	0x08011378
 8005c0c:	08011380 	.word	0x08011380
 8005c10:	08011384 	.word	0x08011384

08005c14 <safety_estop_assert>:
void safety_estop_assert(void) {
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af04      	add	r7, sp, #16
	g_state = SAFETY_ESTOP;
 8005c1a:	4b09      	ldr	r3, [pc, #36]	@ (8005c40 <safety_estop_assert+0x2c>)
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_ASSERT, PROTO_OK, "estop", "assert");
 8005c20:	4a08      	ldr	r2, [pc, #32]	@ (8005c44 <safety_estop_assert+0x30>)
 8005c22:	4b09      	ldr	r3, [pc, #36]	@ (8005c48 <safety_estop_assert+0x34>)
 8005c24:	9302      	str	r3, [sp, #8]
 8005c26:	4b09      	ldr	r3, [pc, #36]	@ (8005c4c <safety_estop_assert+0x38>)
 8005c28:	9301      	str	r3, [sp, #4]
 8005c2a:	4b09      	ldr	r3, [pc, #36]	@ (8005c50 <safety_estop_assert+0x3c>)
 8005c2c:	9300      	str	r3, [sp, #0]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	2200      	movs	r2, #0
 8005c32:	210a      	movs	r1, #10
 8005c34:	2005      	movs	r0, #5
 8005c36:	f7fc fdf7 	bl	8002828 <log_event_auto>
}
 8005c3a:	bf00      	nop
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	20002e8c 	.word	0x20002e8c
 8005c44:	08011370 	.word	0x08011370
 8005c48:	0801138c 	.word	0x0801138c
 8005c4c:	08011380 	.word	0x08011380
 8005c50:	08011394 	.word	0x08011394

08005c54 <safety_estop_release>:
void safety_estop_release(void) {
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af04      	add	r7, sp, #16
	if (g_state == SAFETY_ESTOP)
 8005c5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005c8c <safety_estop_release+0x38>)
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d102      	bne.n	8005c6a <safety_estop_release+0x16>
		g_state = SAFETY_RECOVERY_WAIT;
 8005c64:	4b09      	ldr	r3, [pc, #36]	@ (8005c8c <safety_estop_release+0x38>)
 8005c66:	2202      	movs	r2, #2
 8005c68:	701a      	strb	r2, [r3, #0]

	LOGT_THIS(LOG_STATE_ESTOP_RELEASE, PROTO_OK, "estop", "release");
 8005c6a:	4a09      	ldr	r2, [pc, #36]	@ (8005c90 <safety_estop_release+0x3c>)
 8005c6c:	4b09      	ldr	r3, [pc, #36]	@ (8005c94 <safety_estop_release+0x40>)
 8005c6e:	9302      	str	r3, [sp, #8]
 8005c70:	4b09      	ldr	r3, [pc, #36]	@ (8005c98 <safety_estop_release+0x44>)
 8005c72:	9301      	str	r3, [sp, #4]
 8005c74:	4b09      	ldr	r3, [pc, #36]	@ (8005c9c <safety_estop_release+0x48>)
 8005c76:	9300      	str	r3, [sp, #0]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	210b      	movs	r1, #11
 8005c7e:	2005      	movs	r0, #5
 8005c80:	f7fc fdd2 	bl	8002828 <log_event_auto>
}
 8005c84:	bf00      	nop
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	20002e8c 	.word	0x20002e8c
 8005c90:	08011370 	.word	0x08011370
 8005c94:	0801139c 	.word	0x0801139c
 8005c98:	08011380 	.word	0x08011380
 8005c9c:	08011394 	.word	0x08011394

08005ca0 <safety_is_safe>:
int safety_is_safe(void) {
 8005ca0:	b480      	push	{r7}
 8005ca2:	af00      	add	r7, sp, #0
	return g_state == SAFETY_NORMAL;
 8005ca4:	4b06      	ldr	r3, [pc, #24]	@ (8005cc0 <safety_is_safe+0x20>)
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	bf0c      	ite	eq
 8005cae:	2301      	moveq	r3, #1
 8005cb0:	2300      	movne	r3, #0
 8005cb2:	b2db      	uxtb	r3, r3
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr
 8005cbe:	bf00      	nop
 8005cc0:	20002e8c 	.word	0x20002e8c

08005cc4 <h_move_queue_add>:
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"
#include "Services/Test/test_spi_service.h"

// Funções estáticas de adaptação compatíveis com os callbacks do roteador
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8005cd0:	6879      	ldr	r1, [r7, #4]
 8005cd2:	68b8      	ldr	r0, [r7, #8]
 8005cd4:	f7ff f90c 	bl	8004ef0 <motion_on_move_queue_add>
}
 8005cd8:	bf00      	nop
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8005cec:	6879      	ldr	r1, [r7, #4]
 8005cee:	68b8      	ldr	r0, [r7, #8]
 8005cf0:	f7ff f9a4 	bl	800503c <motion_on_move_queue_status>
}
 8005cf4:	bf00      	nop
 8005cf6:	3710      	adds	r7, #16
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 8005d08:	6879      	ldr	r1, [r7, #4]
 8005d0a:	68b8      	ldr	r0, [r7, #8]
 8005d0c:	f7ff f9ee 	bl	80050ec <motion_on_start_move>
}
 8005d10:	bf00      	nop
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b084      	sub	sp, #16
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 8005d24:	6879      	ldr	r1, [r7, #4]
 8005d26:	68b8      	ldr	r0, [r7, #8]
 8005d28:	f7fc f852 	bl	8001dd0 <home_on_move_home>
}
 8005d2c:	bf00      	nop
 8005d2e:	3710      	adds	r7, #16
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}

08005d34 <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 8005d40:	6879      	ldr	r1, [r7, #4]
 8005d42:	68b8      	ldr	r0, [r7, #8]
 8005d44:	f7ff ff28 	bl	8005b98 <probe_on_move_probe_level>
}
 8005d48:	bf00      	nop
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 8005d5c:	6879      	ldr	r1, [r7, #4]
 8005d5e:	68b8      	ldr	r0, [r7, #8]
 8005d60:	f7ff fa88 	bl	8005274 <motion_on_move_end>
}
 8005d64:	bf00      	nop
 8005d66:	3710      	adds	r7, #16
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}

08005d6c <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	60b9      	str	r1, [r7, #8]
 8005d76:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 8005d78:	6879      	ldr	r1, [r7, #4]
 8005d7a:	68b8      	ldr	r0, [r7, #8]
 8005d7c:	f7fc fb8c 	bl	8002498 <led_on_led_ctrl>
}
 8005d80:	bf00      	nop
 8005d82:	3710      	adds	r7, #16
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	60f8      	str	r0, [r7, #12]
 8005d90:	60b9      	str	r1, [r7, #8]
 8005d92:	607a      	str	r2, [r7, #4]
    (void) r;
    (void) f;
    (void) l; /* opcional */
}
 8005d94:	bf00      	nop
 8005d96:	3714      	adds	r7, #20
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <h_set_origin>:

// Novos serviços: set_origin e encoder_status (telemetria)
static void h_set_origin(router_t *r, const uint8_t *f, uint32_t l) {
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	60f8      	str	r0, [r7, #12]
 8005da8:	60b9      	str	r1, [r7, #8]
 8005daa:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_origin(f, l);
 8005dac:	6879      	ldr	r1, [r7, #4]
 8005dae:	68b8      	ldr	r0, [r7, #8]
 8005db0:	f7ff fabc 	bl	800532c <motion_on_set_origin>
}
 8005db4:	bf00      	nop
 8005db6:	3710      	adds	r7, #16
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <h_encoder_status>:
static void h_encoder_status(router_t *r, const uint8_t *f, uint32_t l) {
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b084      	sub	sp, #16
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_encoder_status(f, l);
 8005dc8:	6879      	ldr	r1, [r7, #4]
 8005dca:	68b8      	ldr	r0, [r7, #8]
 8005dcc:	f7ff fb5e 	bl	800548c <motion_on_encoder_status>
}
 8005dd0:	bf00      	nop
 8005dd2:	3710      	adds	r7, #16
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <h_set_microsteps>:
static void h_set_microsteps(router_t *r, const uint8_t *f, uint32_t l) {
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps(f, l);
 8005de4:	6879      	ldr	r1, [r7, #4]
 8005de6:	68b8      	ldr	r0, [r7, #8]
 8005de8:	f7ff fc3a 	bl	8005660 <motion_on_set_microsteps>
}
 8005dec:	bf00      	nop
 8005dee:	3710      	adds	r7, #16
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <h_set_microsteps_axes>:
static void h_set_microsteps_axes(router_t *r, const uint8_t *f, uint32_t l) {
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	60f8      	str	r0, [r7, #12]
 8005dfc:	60b9      	str	r1, [r7, #8]
 8005dfe:	607a      	str	r2, [r7, #4]
    (void) r; motion_on_set_microsteps_axes(f, l);
 8005e00:	6879      	ldr	r1, [r7, #4]
 8005e02:	68b8      	ldr	r0, [r7, #8]
 8005e04:	f7ff fc94 	bl	8005730 <motion_on_set_microsteps_axes>
}
 8005e08:	bf00      	nop
 8005e0a:	3710      	adds	r7, #16
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <h_test_hello>:

static void h_test_hello(router_t *r, const uint8_t *f, uint32_t l) {
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	607a      	str	r2, [r7, #4]
	(void) r;
	//test_spi_on_hello(f, l);
}
 8005e1c:	bf00      	nop
 8005e1e:	3714      	adds	r7, #20
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr

08005e28 <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 8005e28:	b480      	push	{r7}
 8005e2a:	b083      	sub	sp, #12
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
	if (!h)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d027      	beq.n	8005e86 <services_register_handlers+0x5e>
		return;
	h->on_move_queue_add = h_move_queue_add;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a16      	ldr	r2, [pc, #88]	@ (8005e94 <services_register_handlers+0x6c>)
 8005e3a:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a16      	ldr	r2, [pc, #88]	@ (8005e98 <services_register_handlers+0x70>)
 8005e40:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a15      	ldr	r2, [pc, #84]	@ (8005e9c <services_register_handlers+0x74>)
 8005e46:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a15      	ldr	r2, [pc, #84]	@ (8005ea0 <services_register_handlers+0x78>)
 8005e4c:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a14      	ldr	r2, [pc, #80]	@ (8005ea4 <services_register_handlers+0x7c>)
 8005e52:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	4a14      	ldr	r2, [pc, #80]	@ (8005ea8 <services_register_handlers+0x80>)
 8005e58:	615a      	str	r2, [r3, #20]
    h->on_led_ctrl = h_led_ctrl;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a13      	ldr	r2, [pc, #76]	@ (8005eac <services_register_handlers+0x84>)
 8005e5e:	619a      	str	r2, [r3, #24]
    h->on_fpga_status = h_fpga_status;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a13      	ldr	r2, [pc, #76]	@ (8005eb0 <services_register_handlers+0x88>)
 8005e64:	61da      	str	r2, [r3, #28]
    h->on_set_origin = h_set_origin;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	4a12      	ldr	r2, [pc, #72]	@ (8005eb4 <services_register_handlers+0x8c>)
 8005e6a:	621a      	str	r2, [r3, #32]
    h->on_encoder_status = h_encoder_status;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a12      	ldr	r2, [pc, #72]	@ (8005eb8 <services_register_handlers+0x90>)
 8005e70:	625a      	str	r2, [r3, #36]	@ 0x24
    h->on_set_microsteps = h_set_microsteps;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a11      	ldr	r2, [pc, #68]	@ (8005ebc <services_register_handlers+0x94>)
 8005e76:	629a      	str	r2, [r3, #40]	@ 0x28
    h->on_set_microsteps_axes = h_set_microsteps_axes;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a11      	ldr	r2, [pc, #68]	@ (8005ec0 <services_register_handlers+0x98>)
 8005e7c:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->on_test_hello = h_test_hello;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	4a10      	ldr	r2, [pc, #64]	@ (8005ec4 <services_register_handlers+0x9c>)
 8005e82:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e84:	e000      	b.n	8005e88 <services_register_handlers+0x60>
		return;
 8005e86:	bf00      	nop
}
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	08005cc5 	.word	0x08005cc5
 8005e98:	08005ce1 	.word	0x08005ce1
 8005e9c:	08005cfd 	.word	0x08005cfd
 8005ea0:	08005d19 	.word	0x08005d19
 8005ea4:	08005d35 	.word	0x08005d35
 8005ea8:	08005d51 	.word	0x08005d51
 8005eac:	08005d6d 	.word	0x08005d6d
 8005eb0:	08005d89 	.word	0x08005d89
 8005eb4:	08005da1 	.word	0x08005da1
 8005eb8:	08005dbd 	.word	0x08005dbd
 8005ebc:	08005dd9 	.word	0x08005dd9
 8005ec0:	08005df5 	.word	0x08005df5
 8005ec4:	08005e11 	.word	0x08005e11

08005ec8 <tx_fill_left_zero_right_filler>:
/**
 * @brief Preenche o buffer de TX com 22×0x00 à esquerda e 20×SPI_FILL_BYTE à direita.
 * @param dst Ponteiro para o buffer de TX (tamanho = 42).
 */
static inline void tx_fill_left_zero_right_filler(uint8_t *dst)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
    memset(&dst[0],                 0x00,           RESP_LEFT_PAD_LEN); /* 22×0x00  */
 8005ed0:	2216      	movs	r2, #22
 8005ed2:	2100      	movs	r1, #0
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f00a f93f 	bl	8010158 <memset>
    memset(&dst[RESP_LEFT_PAD_LEN], SPI_FILL_BYTE,  RESP_RIGHT_LEN);    /* 20×filler */
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	3316      	adds	r3, #22
 8005ede:	2214      	movs	r2, #20
 8005ee0:	21a5      	movs	r1, #165	@ 0xa5
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f00a f938 	bl	8010158 <memset>
}
 8005ee8:	bf00      	nop
 8005eea:	3708      	adds	r7, #8
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}

08005ef0 <is_fill42>:
 * @param buf Buffer de entrada (tamanho = 42).
 * @param val Valor esperado em todos os bytes.
 * @return 1 se todos os bytes são 'val', 0 caso contrário.
 */
static int is_fill42(const uint8_t *buf, uint8_t val)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	460b      	mov	r3, r1
 8005efa:	70fb      	strb	r3, [r7, #3]
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8005efc:	2300      	movs	r3, #0
 8005efe:	60fb      	str	r3, [r7, #12]
 8005f00:	e00b      	b.n	8005f1a <is_fill42+0x2a>
        if (buf[i] != val) return 0;
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	4413      	add	r3, r2
 8005f08:	781b      	ldrb	r3, [r3, #0]
 8005f0a:	78fa      	ldrb	r2, [r7, #3]
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d001      	beq.n	8005f14 <is_fill42+0x24>
 8005f10:	2300      	movs	r3, #0
 8005f12:	e006      	b.n	8005f22 <is_fill42+0x32>
    for (uint32_t i = 0; i < APP_SPI_DMA_BUF_LEN; ++i)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	3301      	adds	r3, #1
 8005f18:	60fb      	str	r3, [r7, #12]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2b29      	cmp	r3, #41	@ 0x29
 8005f1e:	d9f0      	bls.n	8005f02 <is_fill42+0x12>
    return 1;
 8005f20:	2301      	movs	r3, #1
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3714      	adds	r7, #20
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr

08005f2e <find_frame>:
 * @param off  (out) Offset de início do quadro (REQ_HEADER).
 * @param len  (out) Comprimento do quadro (inclui REQ_TAIL).
 * @return 1 se encontrou, 0 caso contrário.
 */
static int find_frame(const uint8_t *buf, uint16_t *off, uint16_t *len)
{
 8005f2e:	b480      	push	{r7}
 8005f30:	b087      	sub	sp, #28
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	60f8      	str	r0, [r7, #12]
 8005f36:	60b9      	str	r1, [r7, #8]
 8005f38:	607a      	str	r2, [r7, #4]
    uint16_t i = 0;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	82fb      	strh	r3, [r7, #22]
    while (i < APP_SPI_DMA_BUF_LEN && buf[i] != REQ_HEADER) i++;
 8005f3e:	e002      	b.n	8005f46 <find_frame+0x18>
 8005f40:	8afb      	ldrh	r3, [r7, #22]
 8005f42:	3301      	adds	r3, #1
 8005f44:	82fb      	strh	r3, [r7, #22]
 8005f46:	8afb      	ldrh	r3, [r7, #22]
 8005f48:	2b29      	cmp	r3, #41	@ 0x29
 8005f4a:	d805      	bhi.n	8005f58 <find_frame+0x2a>
 8005f4c:	8afb      	ldrh	r3, [r7, #22]
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	4413      	add	r3, r2
 8005f52:	781b      	ldrb	r3, [r3, #0]
 8005f54:	2baa      	cmp	r3, #170	@ 0xaa
 8005f56:	d1f3      	bne.n	8005f40 <find_frame+0x12>
    if (i >= APP_SPI_DMA_BUF_LEN) return 0;
 8005f58:	8afb      	ldrh	r3, [r7, #22]
 8005f5a:	2b29      	cmp	r3, #41	@ 0x29
 8005f5c:	d901      	bls.n	8005f62 <find_frame+0x34>
 8005f5e:	2300      	movs	r3, #0
 8005f60:	e01d      	b.n	8005f9e <find_frame+0x70>

    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8005f62:	8afb      	ldrh	r3, [r7, #22]
 8005f64:	3301      	adds	r3, #1
 8005f66:	82bb      	strh	r3, [r7, #20]
 8005f68:	e015      	b.n	8005f96 <find_frame+0x68>
        if (buf[j] == REQ_TAIL) {
 8005f6a:	8abb      	ldrh	r3, [r7, #20]
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	4413      	add	r3, r2
 8005f70:	781b      	ldrb	r3, [r3, #0]
 8005f72:	2b55      	cmp	r3, #85	@ 0x55
 8005f74:	d10c      	bne.n	8005f90 <find_frame+0x62>
            *off = i;
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	8afa      	ldrh	r2, [r7, #22]
 8005f7a:	801a      	strh	r2, [r3, #0]
            *len = (uint16_t)(j - i + 1u);
 8005f7c:	8aba      	ldrh	r2, [r7, #20]
 8005f7e:	8afb      	ldrh	r3, [r7, #22]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	3301      	adds	r3, #1
 8005f86:	b29a      	uxth	r2, r3
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	801a      	strh	r2, [r3, #0]
            return 1;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e006      	b.n	8005f9e <find_frame+0x70>
    for (uint16_t j = (uint16_t)(i + 1); j < APP_SPI_DMA_BUF_LEN; ++j) {
 8005f90:	8abb      	ldrh	r3, [r7, #20]
 8005f92:	3301      	adds	r3, #1
 8005f94:	82bb      	strh	r3, [r7, #20]
 8005f96:	8abb      	ldrh	r3, [r7, #20]
 8005f98:	2b29      	cmp	r3, #41	@ 0x29
 8005f9a:	d9e6      	bls.n	8005f6a <find_frame+0x3c>
        }
    }
    return 0;
 8005f9c:	2300      	movs	r3, #0
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	371c      	adds	r7, #28
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
	...

08005fac <prepare_next_tx>:
 *      * Se n > 20, trunca para os 20 últimos bytes.
 *  - SEM resposta:
 *      * 22×0x00 + 20×SPI_FILL_BYTE (poll).
 */
static void prepare_next_tx(void)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b08e      	sub	sp, #56	@ 0x38
 8005fb0:	af00      	add	r7, sp, #0
    uint8_t tmp[APP_SPI_DMA_BUF_LEN];
    int n = 0;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	637b      	str	r3, [r7, #52]	@ 0x34

    if (!g_resp_fifo) {
 8005fb6:	4b21      	ldr	r3, [pc, #132]	@ (800603c <prepare_next_tx+0x90>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d106      	bne.n	8005fcc <prepare_next_tx+0x20>
        /* Sem fila -> 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 8005fbe:	4820      	ldr	r0, [pc, #128]	@ (8006040 <prepare_next_tx+0x94>)
 8005fc0:	f7ff ff82 	bl	8005ec8 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8005fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8006044 <prepare_next_tx+0x98>)
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	701a      	strb	r2, [r3, #0]
 8005fca:	e034      	b.n	8006036 <prepare_next_tx+0x8a>
        return;
    }

    n = resp_fifo_pop(g_resp_fifo, tmp, (int)APP_SPI_DMA_BUF_LEN);
 8005fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800603c <prepare_next_tx+0x90>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	1d39      	adds	r1, r7, #4
 8005fd2:	222a      	movs	r2, #42	@ 0x2a
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f7fb fc9b 	bl	8001910 <resp_fifo_pop>
 8005fda:	6378      	str	r0, [r7, #52]	@ 0x34
    if (n > 0) {
 8005fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	dd23      	ble.n	800602a <prepare_next_tx+0x7e>
        /* Zera TODO o frame para evitar A5 antes do payload */
        memset(g_spi_tx_dma_buf, 0x00, APP_SPI_DMA_BUF_LEN);
 8005fe2:	222a      	movs	r2, #42	@ 0x2a
 8005fe4:	2100      	movs	r1, #0
 8005fe6:	4816      	ldr	r0, [pc, #88]	@ (8006040 <prepare_next_tx+0x94>)
 8005fe8:	f00a f8b6 	bl	8010158 <memset>

        /* Copia o payload alinhado à direita (trunca se necessário) */
        uint16_t to_copy = (uint16_t)((n > (int)RESP_RIGHT_LEN) ? RESP_RIGHT_LEN : n);
 8005fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fee:	2b14      	cmp	r3, #20
 8005ff0:	dc02      	bgt.n	8005ff8 <prepare_next_tx+0x4c>
 8005ff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	e000      	b.n	8005ffa <prepare_next_tx+0x4e>
 8005ff8:	2314      	movs	r3, #20
 8005ffa:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t dst_off = (uint16_t)(APP_SPI_DMA_BUF_LEN - to_copy); /* 42 - to_copy */
 8005ffc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005ffe:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8006002:	863b      	strh	r3, [r7, #48]	@ 0x30
        uint16_t src_off = (uint16_t)(n - to_copy);                   /* últimos 'to_copy' bytes */
 8006004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006006:	b29a      	uxth	r2, r3
 8006008:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        memcpy(&g_spi_tx_dma_buf[dst_off], &tmp[src_off], to_copy);
 800600e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006010:	4a0b      	ldr	r2, [pc, #44]	@ (8006040 <prepare_next_tx+0x94>)
 8006012:	1898      	adds	r0, r3, r2
 8006014:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006016:	1d3a      	adds	r2, r7, #4
 8006018:	4413      	add	r3, r2
 800601a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800601c:	4619      	mov	r1, r3
 800601e:	f00a f926 	bl	801026e <memcpy>
        g_state = APP_SPI_PENDING;
 8006022:	4b08      	ldr	r3, [pc, #32]	@ (8006044 <prepare_next_tx+0x98>)
 8006024:	2202      	movs	r2, #2
 8006026:	701a      	strb	r2, [r3, #0]
 8006028:	e005      	b.n	8006036 <prepare_next_tx+0x8a>
    } else {
        /* Sem resposta -> mantém contrato visual: 22×0x00 + 20×filler */
        tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 800602a:	4805      	ldr	r0, [pc, #20]	@ (8006040 <prepare_next_tx+0x94>)
 800602c:	f7ff ff4c 	bl	8005ec8 <tx_fill_left_zero_right_filler>
        g_state = APP_SPI_READY;
 8006030:	4b04      	ldr	r3, [pc, #16]	@ (8006044 <prepare_next_tx+0x98>)
 8006032:	2200      	movs	r2, #0
 8006034:	701a      	strb	r2, [r3, #0]
    }
}
 8006036:	3738      	adds	r7, #56	@ 0x38
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	20002f0c 	.word	0x20002f0c
 8006040:	20002f3c 	.word	0x20002f3c
 8006044:	20002f68 	.word	0x20002f68

08006048 <restart_spi_dma>:
/**
 * @brief Reinicia uma transação SPI por DMA (não bloqueante).
 * Seta g_state=BUSY em caso de sucesso; seta g_spi_error_flag em erro.
 */
static void restart_spi_dma(void)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	af00      	add	r7, sp, #0
    if (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 800604c:	480d      	ldr	r0, [pc, #52]	@ (8006084 <restart_spi_dma+0x3c>)
 800604e:	f005 fbb9 	bl	800b7c4 <HAL_SPI_GetState>
 8006052:	4603      	mov	r3, r0
 8006054:	2b01      	cmp	r3, #1
 8006056:	d003      	beq.n	8006060 <restart_spi_dma+0x18>
        g_spi_error_flag = 1u;
 8006058:	4b0b      	ldr	r3, [pc, #44]	@ (8006088 <restart_spi_dma+0x40>)
 800605a:	2201      	movs	r2, #1
 800605c:	701a      	strb	r2, [r3, #0]
        return;
 800605e:	e00f      	b.n	8006080 <restart_spi_dma+0x38>
    }

    if (HAL_SPI_TransmitReceive_DMA(&hspi2,
 8006060:	232a      	movs	r3, #42	@ 0x2a
 8006062:	4a0a      	ldr	r2, [pc, #40]	@ (800608c <restart_spi_dma+0x44>)
 8006064:	490a      	ldr	r1, [pc, #40]	@ (8006090 <restart_spi_dma+0x48>)
 8006066:	4807      	ldr	r0, [pc, #28]	@ (8006084 <restart_spi_dma+0x3c>)
 8006068:	f005 f8ea 	bl	800b240 <HAL_SPI_TransmitReceive_DMA>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d003      	beq.n	800607a <restart_spi_dma+0x32>
            g_spi_tx_dma_buf, g_spi_rx_dma_buf,
            (uint16_t)APP_SPI_DMA_BUF_LEN) != HAL_OK) {
        g_spi_error_flag = 1u;
 8006072:	4b05      	ldr	r3, [pc, #20]	@ (8006088 <restart_spi_dma+0x40>)
 8006074:	2201      	movs	r2, #1
 8006076:	701a      	strb	r2, [r3, #0]
        return;
 8006078:	e002      	b.n	8006080 <restart_spi_dma+0x38>
    }

    g_state = APP_SPI_BUSY;
 800607a:	4b06      	ldr	r3, [pc, #24]	@ (8006094 <restart_spi_dma+0x4c>)
 800607c:	2201      	movs	r2, #1
 800607e:	701a      	strb	r2, [r3, #0]
}
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	20002fac 	.word	0x20002fac
 8006088:	20002f67 	.word	0x20002f67
 800608c:	20002f10 	.word	0x20002f10
 8006090:	20002f3c 	.word	0x20002f3c
 8006094:	20002f68 	.word	0x20002f68

08006098 <app_init>:
/**
 * @brief Inicializa roteador, fila de respostas e a primeira rodada DMA.
 * Preenche o primeiro TX como 22×0x00 + 20×filler.
 */
void app_init(void)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	af00      	add	r7, sp, #0
    /* Registra serviços no router (o projeto deve prover os handlers) */
    memset(&g_handlers, 0, sizeof g_handlers);
 800609c:	2234      	movs	r2, #52	@ 0x34
 800609e:	2100      	movs	r1, #0
 80060a0:	4813      	ldr	r0, [pc, #76]	@ (80060f0 <app_init+0x58>)
 80060a2:	f00a f859 	bl	8010158 <memset>
    services_register_handlers(&g_handlers);
 80060a6:	4812      	ldr	r0, [pc, #72]	@ (80060f0 <app_init+0x58>)
 80060a8:	f7ff febe 	bl	8005e28 <services_register_handlers>

    /* Inicializa serviços (ordem: log/diag, safety, periféricos simples, motion) */
#if LOG_ENABLE
    log_service_init();
 80060ac:	f7fc fb10 	bl	80026d0 <log_service_init>
#endif
    safety_service_init();
 80060b0:	f7ff fd90 	bl	8005bd4 <safety_service_init>
    led_service_init();
 80060b4:	f7fc f958 	bl	8002368 <led_service_init>
    home_service_init();
 80060b8:	f7fb fe66 	bl	8001d88 <home_service_init>
    probe_service_init();
 80060bc:	f7ff fd42 	bl	8005b44 <probe_service_init>
    motion_service_init();
 80060c0:	f7fd fcd6 	bl	8003a70 <motion_service_init>

    g_resp_fifo = resp_fifo_create();
 80060c4:	f7fb fbc7 	bl	8001856 <resp_fifo_create>
 80060c8:	4603      	mov	r3, r0
 80060ca:	4a0a      	ldr	r2, [pc, #40]	@ (80060f4 <app_init+0x5c>)
 80060cc:	6013      	str	r3, [r2, #0]
    router_init(&g_router, g_resp_fifo, &g_handlers);
 80060ce:	4b09      	ldr	r3, [pc, #36]	@ (80060f4 <app_init+0x5c>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a07      	ldr	r2, [pc, #28]	@ (80060f0 <app_init+0x58>)
 80060d4:	4619      	mov	r1, r3
 80060d6:	4808      	ldr	r0, [pc, #32]	@ (80060f8 <app_init+0x60>)
 80060d8:	f7fb fc60 	bl	800199c <router_init>

    /* Primeiro frame: 22×0x00 + 20×filler (evita A5 no início quando não há resposta) */
    tx_fill_left_zero_right_filler(g_spi_tx_dma_buf);
 80060dc:	4807      	ldr	r0, [pc, #28]	@ (80060fc <app_init+0x64>)
 80060de:	f7ff fef3 	bl	8005ec8 <tx_fill_left_zero_right_filler>

    restart_spi_dma();
 80060e2:	f7ff ffb1 	bl	8006048 <restart_spi_dma>
    g_state = APP_SPI_READY;
 80060e6:	4b06      	ldr	r3, [pc, #24]	@ (8006100 <app_init+0x68>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	701a      	strb	r2, [r3, #0]
}
 80060ec:	bf00      	nop
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	20002ed8 	.word	0x20002ed8
 80060f4:	20002f0c 	.word	0x20002f0c
 80060f8:	20002e90 	.word	0x20002e90
 80060fc:	20002f3c 	.word	0x20002f3c
 8006100:	20002f68 	.word	0x20002f68

08006104 <app_poll>:
/**
 * @brief Loop de serviço: processa RX (quando há rodada concluída),
 *        prepara o próximo TX e rearma o DMA.
 */
void app_poll(void)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
    /* Só processa quando um round DMA foi concluído pelo HAL */
    if (!g_spi_round_done) return;
 800610a:	4b19      	ldr	r3, [pc, #100]	@ (8006170 <app_poll+0x6c>)
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b00      	cmp	r3, #0
 8006112:	d028      	beq.n	8006166 <app_poll+0x62>
    g_spi_round_done = 0u;
 8006114:	4b16      	ldr	r3, [pc, #88]	@ (8006170 <app_poll+0x6c>)
 8006116:	2200      	movs	r2, #0
 8006118:	701a      	strb	r2, [r3, #0]

    /* 1) Interpretar o RX atual */
    if (is_fill42(g_spi_rx_dma_buf, SPI_POLL_BYTE)) {
 800611a:	213c      	movs	r1, #60	@ 0x3c
 800611c:	4815      	ldr	r0, [pc, #84]	@ (8006174 <app_poll+0x70>)
 800611e:	f7ff fee7 	bl	8005ef0 <is_fill42>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d119      	bne.n	800615c <app_poll+0x58>
        /* 42×0x3C => cliente apenas leu respostas; não alimenta router */
    } else {
        /* Tenta extrair [REQ_HEADER ... REQ_TAIL] e empurra para o router */
        uint16_t off = 0, len = 0;
 8006128:	2300      	movs	r3, #0
 800612a:	80fb      	strh	r3, [r7, #6]
 800612c:	2300      	movs	r3, #0
 800612e:	80bb      	strh	r3, [r7, #4]
        if (find_frame(g_spi_rx_dma_buf, &off, &len)) {
 8006130:	1d3a      	adds	r2, r7, #4
 8006132:	1dbb      	adds	r3, r7, #6
 8006134:	4619      	mov	r1, r3
 8006136:	480f      	ldr	r0, [pc, #60]	@ (8006174 <app_poll+0x70>)
 8006138:	f7ff fef9 	bl	8005f2e <find_frame>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d009      	beq.n	8006156 <app_poll+0x52>
            router_feed_bytes(&g_router, &g_spi_rx_dma_buf[off], len);
 8006142:	88fb      	ldrh	r3, [r7, #6]
 8006144:	461a      	mov	r2, r3
 8006146:	4b0b      	ldr	r3, [pc, #44]	@ (8006174 <app_poll+0x70>)
 8006148:	4413      	add	r3, r2
 800614a:	88ba      	ldrh	r2, [r7, #4]
 800614c:	4619      	mov	r1, r3
 800614e:	480a      	ldr	r0, [pc, #40]	@ (8006178 <app_poll+0x74>)
 8006150:	f7fb fdf2 	bl	8001d38 <router_feed_bytes>
 8006154:	e002      	b.n	800615c <app_poll+0x58>
        } else {
            /* Quadro inválido/parcial ou outro padrão -> marca erro leve */
            g_spi_error_flag = 1u;
 8006156:	4b09      	ldr	r3, [pc, #36]	@ (800617c <app_poll+0x78>)
 8006158:	2201      	movs	r2, #1
 800615a:	701a      	strb	r2, [r3, #0]
        }
    }

    /* 2) Preparar TX (resposta à direita ou 22×0x00 + 20×filler) */
    prepare_next_tx();
 800615c:	f7ff ff26 	bl	8005fac <prepare_next_tx>

    /* 3) Reiniciar DMA para o próximo round */
    restart_spi_dma();
 8006160:	f7ff ff72 	bl	8006048 <restart_spi_dma>
 8006164:	e000      	b.n	8006168 <app_poll+0x64>
    if (!g_spi_round_done) return;
 8006166:	bf00      	nop
}
 8006168:	3708      	adds	r7, #8
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop
 8006170:	20002f66 	.word	0x20002f66
 8006174:	20002f10 	.word	0x20002f10
 8006178:	20002e90 	.word	0x20002e90
 800617c:	20002f67 	.word	0x20002f67

08006180 <app_spi_isr_txrx_done>:
/**
 * @brief Callback para “transfer complete” do SPI+DMA.
 * Apenas sinaliza o loop principal (app_poll) via g_spi_round_done.
 */
void app_spi_isr_txrx_done(SPI_HandleTypeDef *hspi)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
    if (!hspi) return;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d008      	beq.n	80061a0 <app_spi_isr_txrx_done+0x20>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a07      	ldr	r2, [pc, #28]	@ (80061b0 <app_spi_isr_txrx_done+0x30>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d105      	bne.n	80061a4 <app_spi_isr_txrx_done+0x24>
    g_spi_round_done = 1u;
 8006198:	4b06      	ldr	r3, [pc, #24]	@ (80061b4 <app_spi_isr_txrx_done+0x34>)
 800619a:	2201      	movs	r2, #1
 800619c:	701a      	strb	r2, [r3, #0]
 800619e:	e002      	b.n	80061a6 <app_spi_isr_txrx_done+0x26>
    if (!hspi) return;
 80061a0:	bf00      	nop
 80061a2:	e000      	b.n	80061a6 <app_spi_isr_txrx_done+0x26>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 80061a4:	bf00      	nop
}
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr
 80061b0:	40003800 	.word	0x40003800
 80061b4:	20002f66 	.word	0x20002f66

080061b8 <app_resp_push>:
 * @param frame Buffer com a resposta (número de bytes = len).
 * @param len   Tamanho da resposta (até 20 bytes). >20 retorna erro.
 * @return 0 em sucesso; PROTO_ERR_ARG ou PROTO_ERR_RANGE em erro.
 */
int app_resp_push(const uint8_t *frame, uint32_t len)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
    if (!g_resp_fifo || !frame || len == 0u) {
 80061c2:	4b0f      	ldr	r3, [pc, #60]	@ (8006200 <app_resp_push+0x48>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d005      	beq.n	80061d6 <app_resp_push+0x1e>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d002      	beq.n	80061d6 <app_resp_push+0x1e>
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d102      	bne.n	80061dc <app_resp_push+0x24>
        return PROTO_ERR_ARG;
 80061d6:	f04f 33ff 	mov.w	r3, #4294967295
 80061da:	e00d      	b.n	80061f8 <app_resp_push+0x40>
    }
    if (len > RESP_RIGHT_LEN) {
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	2b14      	cmp	r3, #20
 80061e0:	d902      	bls.n	80061e8 <app_resp_push+0x30>
        return PROTO_ERR_RANGE; /* impede >20 bytes */
 80061e2:	f06f 0303 	mvn.w	r3, #3
 80061e6:	e007      	b.n	80061f8 <app_resp_push+0x40>
    }
    return resp_fifo_push(g_resp_fifo, frame, len);
 80061e8:	4b05      	ldr	r3, [pc, #20]	@ (8006200 <app_resp_push+0x48>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	683a      	ldr	r2, [r7, #0]
 80061ee:	6879      	ldr	r1, [r7, #4]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7fb fb39 	bl	8001868 <resp_fifo_push>
 80061f6:	4603      	mov	r3, r0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3708      	adds	r7, #8
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	20002f0c 	.word	0x20002f0c

08006204 <configure_encoder_timer>:
 * A estrutura gerada pelo CubeMX usa TI1 por padrão. Esta função sobrescreve a
 * configuração para capturar os dois canais do encoder, mantendo todos os
 * filtros e *prescalers* em 0/1 para preservar a resolução máxima.
 */
static void configure_encoder_timer(TIM_HandleTypeDef *htim)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b08e      	sub	sp, #56	@ 0x38
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
    TIM_Encoder_InitTypeDef config = {0};
 800620c:	f107 0314 	add.w	r3, r7, #20
 8006210:	2224      	movs	r2, #36	@ 0x24
 8006212:	2100      	movs	r1, #0
 8006214:	4618      	mov	r0, r3
 8006216:	f009 ff9f 	bl	8010158 <memset>
    TIM_MasterConfigTypeDef master = {0};
 800621a:	f107 0308 	add.w	r3, r7, #8
 800621e:	2200      	movs	r2, #0
 8006220:	601a      	str	r2, [r3, #0]
 8006222:	605a      	str	r2, [r3, #4]
 8006224:	609a      	str	r2, [r3, #8]

    config.EncoderMode = TIM_ENCODERMODE_TI12;
 8006226:	2303      	movs	r3, #3
 8006228:	617b      	str	r3, [r7, #20]
    config.IC1Polarity = TIM_ICPOLARITY_RISING;
 800622a:	2300      	movs	r3, #0
 800622c:	61bb      	str	r3, [r7, #24]
    config.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800622e:	2301      	movs	r3, #1
 8006230:	61fb      	str	r3, [r7, #28]
    config.IC1Prescaler = TIM_ICPSC_DIV1;
 8006232:	2300      	movs	r3, #0
 8006234:	623b      	str	r3, [r7, #32]
    config.IC1Filter = 0;
 8006236:	2300      	movs	r3, #0
 8006238:	627b      	str	r3, [r7, #36]	@ 0x24
    config.IC2Polarity = TIM_ICPOLARITY_RISING;
 800623a:	2300      	movs	r3, #0
 800623c:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800623e:	2301      	movs	r3, #1
 8006240:	62fb      	str	r3, [r7, #44]	@ 0x2c
    config.IC2Prescaler = TIM_ICPSC_DIV1;
 8006242:	2300      	movs	r3, #0
 8006244:	633b      	str	r3, [r7, #48]	@ 0x30
    config.IC2Filter = 0;
 8006246:	2300      	movs	r3, #0
 8006248:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_TIM_Encoder_Init(htim, &config) != HAL_OK)
 800624a:	f107 0314 	add.w	r3, r7, #20
 800624e:	4619      	mov	r1, r3
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f006 fba5 	bl	800c9a0 <HAL_TIM_Encoder_Init>
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d001      	beq.n	8006260 <configure_encoder_timer+0x5c>
    {
        Error_Handler();
 800625c:	f000 fb78 	bl	8006950 <Error_Handler>
    }

    master.MasterOutputTrigger = TIM_TRGO_RESET;
 8006260:	2300      	movs	r3, #0
 8006262:	60bb      	str	r3, [r7, #8]
    master.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006264:	2300      	movs	r3, #0
 8006266:	613b      	str	r3, [r7, #16]
    if (HAL_TIMEx_MasterConfigSynchronization(htim, &master) != HAL_OK)
 8006268:	f107 0308 	add.w	r3, r7, #8
 800626c:	4619      	mov	r1, r3
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f008 fa7a 	bl	800e768 <HAL_TIMEx_MasterConfigSynchronization>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d001      	beq.n	800627e <configure_encoder_timer+0x7a>
    {
        Error_Handler();
 800627a:	f000 fb69 	bl	8006950 <Error_Handler>
    }
}
 800627e:	bf00      	nop
 8006280:	3738      	adds	r7, #56	@ 0x38
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <configure_output>:

/**
 * @brief Ajusta um conjunto de saídas STEP/DIR/ENABLE para modo *push-pull*.
 */
static void configure_output(GPIO_TypeDef *port, uint32_t pins, uint32_t speed)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b08a      	sub	sp, #40	@ 0x28
 800628a:	af00      	add	r7, sp, #0
 800628c:	60f8      	str	r0, [r7, #12]
 800628e:	60b9      	str	r1, [r7, #8]
 8006290:	607a      	str	r2, [r7, #4]
    GPIO_InitTypeDef init = {0};
 8006292:	f107 0314 	add.w	r3, r7, #20
 8006296:	2200      	movs	r2, #0
 8006298:	601a      	str	r2, [r3, #0]
 800629a:	605a      	str	r2, [r3, #4]
 800629c:	609a      	str	r2, [r3, #8]
 800629e:	60da      	str	r2, [r3, #12]
 80062a0:	611a      	str	r2, [r3, #16]
    init.Pin = pins;
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	617b      	str	r3, [r7, #20]
    init.Mode = GPIO_MODE_OUTPUT_PP;
 80062a6:	2301      	movs	r3, #1
 80062a8:	61bb      	str	r3, [r7, #24]
    init.Pull = GPIO_NOPULL;
 80062aa:	2300      	movs	r3, #0
 80062ac:	61fb      	str	r3, [r7, #28]
    init.Speed = speed;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(port, &init);
 80062b2:	f107 0314 	add.w	r3, r7, #20
 80062b6:	4619      	mov	r1, r3
 80062b8:	68f8      	ldr	r0, [r7, #12]
 80062ba:	f001 fe1d 	bl	8007ef8 <HAL_GPIO_Init>
}
 80062be:	bf00      	nop
 80062c0:	3728      	adds	r7, #40	@ 0x28
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
	...

080062c8 <board_config_apply_motion_gpio>:
//        Error_Handler();
//    }
//}

void board_config_apply_motion_gpio(void)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b086      	sub	sp, #24
 80062cc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef init = {0};
 80062ce:	1d3b      	adds	r3, r7, #4
 80062d0:	2200      	movs	r2, #0
 80062d2:	601a      	str	r2, [r3, #0]
 80062d4:	605a      	str	r2, [r3, #4]
 80062d6:	609a      	str	r2, [r3, #8]
 80062d8:	60da      	str	r2, [r3, #12]
 80062da:	611a      	str	r2, [r3, #16]

    /* Saídas de movimento com tempos de borda compatíveis com STEP/DIR */
    configure_output(GPIOB, GPIO_PIN_4 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_SPEED_FREQ_VERY_HIGH);
 80062dc:	2203      	movs	r2, #3
 80062de:	2113      	movs	r1, #19
 80062e0:	4825      	ldr	r0, [pc, #148]	@ (8006378 <board_config_apply_motion_gpio+0xb0>)
 80062e2:	f7ff ffd0 	bl	8006286 <configure_output>
    configure_output(GPIOB, GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 80062e6:	2203      	movs	r2, #3
 80062e8:	2104      	movs	r1, #4
 80062ea:	4823      	ldr	r0, [pc, #140]	@ (8006378 <board_config_apply_motion_gpio+0xb0>)
 80062ec:	f7ff ffcb 	bl	8006286 <configure_output>
    configure_output(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_SPEED_FREQ_VERY_HIGH);
 80062f0:	2203      	movs	r2, #3
 80062f2:	210c      	movs	r1, #12
 80062f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80062f8:	f7ff ffc5 	bl	8006286 <configure_output>
    configure_output(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_SPEED_FREQ_LOW);
 80062fc:	2200      	movs	r2, #0
 80062fe:	2130      	movs	r1, #48	@ 0x30
 8006300:	481e      	ldr	r0, [pc, #120]	@ (800637c <board_config_apply_motion_gpio+0xb4>)
 8006302:	f7ff ffc0 	bl	8006286 <configure_output>
    configure_output(GPIOD, GPIO_PIN_14, GPIO_SPEED_FREQ_LOW);
 8006306:	2200      	movs	r2, #0
 8006308:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800630c:	481c      	ldr	r0, [pc, #112]	@ (8006380 <board_config_apply_motion_gpio+0xb8>)
 800630e:	f7ff ffba 	bl	8006286 <configure_output>

    /* Estados seguros antes de habilitar drivers: ENA alto, STEP/DIR baixos */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 | GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8006312:	2200      	movs	r2, #0
 8006314:	2117      	movs	r1, #23
 8006316:	4818      	ldr	r0, [pc, #96]	@ (8006378 <board_config_apply_motion_gpio+0xb0>)
 8006318:	f002 f89a 	bl	8008450 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3 | GPIO_PIN_2, GPIO_PIN_RESET);
 800631c:	2200      	movs	r2, #0
 800631e:	210c      	movs	r1, #12
 8006320:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006324:	f002 f894 	bl	8008450 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);     /* EN_X desabilitado (alto) */
 8006328:	2201      	movs	r2, #1
 800632a:	2110      	movs	r1, #16
 800632c:	4813      	ldr	r0, [pc, #76]	@ (800637c <board_config_apply_motion_gpio+0xb4>)
 800632e:	f002 f88f 	bl	8008450 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);   /* EN_Y habilitado (baixo) */
 8006332:	2200      	movs	r2, #0
 8006334:	2120      	movs	r1, #32
 8006336:	4811      	ldr	r0, [pc, #68]	@ (800637c <board_config_apply_motion_gpio+0xb4>)
 8006338:	f002 f88a 	bl	8008450 <HAL_GPIO_WritePin>
    // EN_Z (PD14) ativo em nível baixo por solicitação: inicia habilitado
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 800633c:	2200      	movs	r2, #0
 800633e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006342:	480f      	ldr	r0, [pc, #60]	@ (8006380 <board_config_apply_motion_gpio+0xb8>)
 8006344:	f002 f884 	bl	8008450 <HAL_GPIO_WritePin>

    /* Entradas de segurança em *pull-up* com detecção de bordas de ambos os sentidos */
    init.Mode = GPIO_MODE_IT_RISING_FALLING;
 8006348:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800634c:	60bb      	str	r3, [r7, #8]
    init.Pull = GPIO_PULLUP;
 800634e:	2301      	movs	r3, #1
 8006350:	60fb      	str	r3, [r7, #12]
     */
#if 0
    init.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;  /* PC0/PC1/PC2 como EXTI */
    HAL_GPIO_Init(GPIOC, &init);
#else
    init.Pin = GPIO_PIN_1;                             /* Somente PC1 como EXTI */
 8006352:	2302      	movs	r3, #2
 8006354:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8006356:	1d3b      	adds	r3, r7, #4
 8006358:	4619      	mov	r1, r3
 800635a:	4808      	ldr	r0, [pc, #32]	@ (800637c <board_config_apply_motion_gpio+0xb4>)
 800635c:	f001 fdcc 	bl	8007ef8 <HAL_GPIO_Init>
#endif

    init.Pin = GPIO_PIN_13;                            /* EXTI do PC13 permanece */
 8006360:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006364:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOC, &init);
 8006366:	1d3b      	adds	r3, r7, #4
 8006368:	4619      	mov	r1, r3
 800636a:	4804      	ldr	r0, [pc, #16]	@ (800637c <board_config_apply_motion_gpio+0xb4>)
 800636c:	f001 fdc4 	bl	8007ef8 <HAL_GPIO_Init>
}
 8006370:	bf00      	nop
 8006372:	3718      	adds	r7, #24
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}
 8006378:	48000400 	.word	0x48000400
 800637c:	48000800 	.word	0x48000800
 8006380:	48000c00 	.word	0x48000c00

08006384 <board_config_force_encoder_quadrature>:

void board_config_force_encoder_quadrature(void)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	af00      	add	r7, sp, #0
    configure_encoder_timer(&htim3);
 8006388:	4803      	ldr	r0, [pc, #12]	@ (8006398 <board_config_force_encoder_quadrature+0x14>)
 800638a:	f7ff ff3b 	bl	8006204 <configure_encoder_timer>
    configure_encoder_timer(&htim5);
 800638e:	4803      	ldr	r0, [pc, #12]	@ (800639c <board_config_force_encoder_quadrature+0x18>)
 8006390:	f7ff ff38 	bl	8006204 <configure_encoder_timer>
}
 8006394:	bf00      	nop
 8006396:	bd80      	pop	{r7, pc}
 8006398:	200030a4 	.word	0x200030a4
 800639c:	200030f0 	.word	0x200030f0

080063a0 <board_config_apply_interrupt_priorities>:

void board_config_apply_interrupt_priorities(void)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	af00      	add	r7, sp, #0
    /* EXTI de segurança: interrupções mais altas para abortar movimento */
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80063a4:	2200      	movs	r2, #0
 80063a6:	2100      	movs	r1, #0
 80063a8:	2006      	movs	r0, #6
 80063aa:	f001 fa0f 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80063ae:	2006      	movs	r0, #6
 80063b0:	f001 fa38 	bl	8007824 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80063b4:	2200      	movs	r2, #0
 80063b6:	2100      	movs	r1, #0
 80063b8:	2007      	movs	r0, #7
 80063ba:	f001 fa07 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80063be:	2007      	movs	r0, #7
 80063c0:	f001 fa30 	bl	8007824 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80063c4:	2200      	movs	r2, #0
 80063c6:	2100      	movs	r1, #0
 80063c8:	2008      	movs	r0, #8
 80063ca:	f001 f9ff 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80063ce:	2008      	movs	r0, #8
 80063d0:	f001 fa28 	bl	8007824 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80063d4:	2200      	movs	r2, #0
 80063d6:	2100      	movs	r1, #0
 80063d8:	2028      	movs	r0, #40	@ 0x28
 80063da:	f001 f9f7 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80063de:	2028      	movs	r0, #40	@ 0x28
 80063e0:	f001 fa20 	bl	8007824 <HAL_NVIC_EnableIRQ>

    /* Temporização do núcleo de movimento (TIM6/TIM7) e transporte SPI */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80063e4:	2200      	movs	r2, #0
 80063e6:	2101      	movs	r1, #1
 80063e8:	2036      	movs	r0, #54	@ 0x36
 80063ea:	f001 f9ef 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80063ee:	2036      	movs	r0, #54	@ 0x36
 80063f0:	f001 fa18 	bl	8007824 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 80063f4:	2200      	movs	r2, #0
 80063f6:	2102      	movs	r1, #2
 80063f8:	200e      	movs	r0, #14
 80063fa:	f001 f9e7 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80063fe:	200e      	movs	r0, #14
 8006400:	f001 fa10 	bl	8007824 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8006404:	2200      	movs	r2, #0
 8006406:	2102      	movs	r1, #2
 8006408:	200f      	movs	r0, #15
 800640a:	f001 f9df 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800640e:	200f      	movs	r0, #15
 8006410:	f001 fa08 	bl	8007824 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM7_IRQn, 3, 0);
 8006414:	2200      	movs	r2, #0
 8006416:	2103      	movs	r1, #3
 8006418:	2037      	movs	r0, #55	@ 0x37
 800641a:	f001 f9d7 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800641e:	2037      	movs	r0, #55	@ 0x37
 8006420:	f001 fa00 	bl	8007824 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8006424:	2200      	movs	r2, #0
 8006426:	2104      	movs	r1, #4
 8006428:	2025      	movs	r0, #37	@ 0x25
 800642a:	f001 f9cf 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800642e:	2025      	movs	r0, #37	@ 0x25
 8006430:	f001 f9f8 	bl	8007824 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8006434:	2200      	movs	r2, #0
 8006436:	2105      	movs	r1, #5
 8006438:	2024      	movs	r0, #36	@ 0x24
 800643a:	f001 f9c7 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800643e:	2024      	movs	r0, #36	@ 0x24
 8006440:	f001 f9f0 	bl	8007824 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 6, 0);
 8006444:	2200      	movs	r2, #0
 8006446:	2106      	movs	r1, #6
 8006448:	2018      	movs	r0, #24
 800644a:	f001 f9bf 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800644e:	2018      	movs	r0, #24
 8006450:	f001 f9e8 	bl	8007824 <HAL_NVIC_EnableIRQ>
}
 8006454:	bf00      	nop
 8006456:	bd80      	pop	{r7, pc}

08006458 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b082      	sub	sp, #8
 800645c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800645e:	4b10      	ldr	r3, [pc, #64]	@ (80064a0 <MX_DMA_Init+0x48>)
 8006460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006462:	4a0f      	ldr	r2, [pc, #60]	@ (80064a0 <MX_DMA_Init+0x48>)
 8006464:	f043 0301 	orr.w	r3, r3, #1
 8006468:	6493      	str	r3, [r2, #72]	@ 0x48
 800646a:	4b0d      	ldr	r3, [pc, #52]	@ (80064a0 <MX_DMA_Init+0x48>)
 800646c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800646e:	f003 0301 	and.w	r3, r3, #1
 8006472:	607b      	str	r3, [r7, #4]
 8006474:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8006476:	2200      	movs	r2, #0
 8006478:	2100      	movs	r1, #0
 800647a:	200e      	movs	r0, #14
 800647c:	f001 f9a6 	bl	80077cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8006480:	200e      	movs	r0, #14
 8006482:	f001 f9cf 	bl	8007824 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8006486:	2200      	movs	r2, #0
 8006488:	2100      	movs	r1, #0
 800648a:	200f      	movs	r0, #15
 800648c:	f001 f99e 	bl	80077cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8006490:	200f      	movs	r0, #15
 8006492:	f001 f9c7 	bl	8007824 <HAL_NVIC_EnableIRQ>

}
 8006496:	bf00      	nop
 8006498:	3708      	adds	r7, #8
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}
 800649e:	bf00      	nop
 80064a0:	40021000 	.word	0x40021000

080064a4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b08c      	sub	sp, #48	@ 0x30
 80064a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064aa:	f107 031c 	add.w	r3, r7, #28
 80064ae:	2200      	movs	r2, #0
 80064b0:	601a      	str	r2, [r3, #0]
 80064b2:	605a      	str	r2, [r3, #4]
 80064b4:	609a      	str	r2, [r3, #8]
 80064b6:	60da      	str	r2, [r3, #12]
 80064b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80064ba:	4b4d      	ldr	r3, [pc, #308]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 80064bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064be:	4a4c      	ldr	r2, [pc, #304]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 80064c0:	f043 0310 	orr.w	r3, r3, #16
 80064c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80064c6:	4b4a      	ldr	r3, [pc, #296]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 80064c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064ca:	f003 0310 	and.w	r3, r3, #16
 80064ce:	61bb      	str	r3, [r7, #24]
 80064d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80064d2:	4b47      	ldr	r3, [pc, #284]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 80064d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064d6:	4a46      	ldr	r2, [pc, #280]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 80064d8:	f043 0304 	orr.w	r3, r3, #4
 80064dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80064de:	4b44      	ldr	r3, [pc, #272]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 80064e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064e2:	f003 0304 	and.w	r3, r3, #4
 80064e6:	617b      	str	r3, [r7, #20]
 80064e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80064ea:	4b41      	ldr	r3, [pc, #260]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 80064ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064ee:	4a40      	ldr	r2, [pc, #256]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 80064f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80064f6:	4b3e      	ldr	r3, [pc, #248]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 80064f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064fe:	613b      	str	r3, [r7, #16]
 8006500:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006502:	4b3b      	ldr	r3, [pc, #236]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 8006504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006506:	4a3a      	ldr	r2, [pc, #232]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 8006508:	f043 0301 	orr.w	r3, r3, #1
 800650c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800650e:	4b38      	ldr	r3, [pc, #224]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 8006510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006512:	f003 0301 	and.w	r3, r3, #1
 8006516:	60fb      	str	r3, [r7, #12]
 8006518:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800651a:	4b35      	ldr	r3, [pc, #212]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 800651c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800651e:	4a34      	ldr	r2, [pc, #208]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 8006520:	f043 0302 	orr.w	r3, r3, #2
 8006524:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006526:	4b32      	ldr	r3, [pc, #200]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 8006528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800652a:	f003 0302 	and.w	r3, r3, #2
 800652e:	60bb      	str	r3, [r7, #8]
 8006530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006532:	4b2f      	ldr	r3, [pc, #188]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 8006534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006536:	4a2e      	ldr	r2, [pc, #184]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 8006538:	f043 0308 	orr.w	r3, r3, #8
 800653c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800653e:	4b2c      	ldr	r3, [pc, #176]	@ (80065f0 <MX_GPIO_Init+0x14c>)
 8006540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006542:	f003 0308 	and.w	r3, r3, #8
 8006546:	607b      	str	r3, [r7, #4]
 8006548:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800654a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800654e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006550:	2303      	movs	r3, #3
 8006552:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006554:	2300      	movs	r3, #0
 8006556:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006558:	f107 031c 	add.w	r3, r7, #28
 800655c:	4619      	mov	r1, r3
 800655e:	4825      	ldr	r0, [pc, #148]	@ (80065f4 <MX_GPIO_Init+0x150>)
 8006560:	f001 fcca 	bl	8007ef8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC1
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8006564:	f64f 73fa 	movw	r3, #65530	@ 0xfffa
 8006568:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800656a:	2303      	movs	r3, #3
 800656c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800656e:	2300      	movs	r3, #0
 8006570:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006572:	f107 031c 	add.w	r3, r7, #28
 8006576:	4619      	mov	r1, r3
 8006578:	481f      	ldr	r0, [pc, #124]	@ (80065f8 <MX_GPIO_Init+0x154>)
 800657a:	f001 fcbd 	bl	8007ef8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800657e:	2303      	movs	r3, #3
 8006580:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006582:	2303      	movs	r3, #3
 8006584:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006586:	2300      	movs	r3, #0
 8006588:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800658a:	f107 031c 	add.w	r3, r7, #28
 800658e:	4619      	mov	r1, r3
 8006590:	481a      	ldr	r0, [pc, #104]	@ (80065fc <MX_GPIO_Init+0x158>)
 8006592:	f001 fcb1 	bl	8007ef8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA8
                           PA9 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
 8006596:	f649 7338 	movw	r3, #40760	@ 0x9f38
 800659a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800659c:	2303      	movs	r3, #3
 800659e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065a0:	2300      	movs	r3, #0
 80065a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80065a4:	f107 031c 	add.w	r3, r7, #28
 80065a8:	4619      	mov	r1, r3
 80065aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80065ae:	f001 fca3 	bl	8007ef8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB14 PB15
                           PB4 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80065b2:	f64d 7337 	movw	r3, #57143	@ 0xdf37
 80065b6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80065b8:	2303      	movs	r3, #3
 80065ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065bc:	2300      	movs	r3, #0
 80065be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065c0:	f107 031c 	add.w	r3, r7, #28
 80065c4:	4619      	mov	r1, r3
 80065c6:	480e      	ldr	r0, [pc, #56]	@ (8006600 <MX_GPIO_Init+0x15c>)
 80065c8:	f001 fc96 	bl	8007ef8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD2 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80065cc:	f64f 73e4 	movw	r3, #65508	@ 0xffe4
 80065d0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80065d2:	2303      	movs	r3, #3
 80065d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065d6:	2300      	movs	r3, #0
 80065d8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80065da:	f107 031c 	add.w	r3, r7, #28
 80065de:	4619      	mov	r1, r3
 80065e0:	4808      	ldr	r0, [pc, #32]	@ (8006604 <MX_GPIO_Init+0x160>)
 80065e2:	f001 fc89 	bl	8007ef8 <HAL_GPIO_Init>

}
 80065e6:	bf00      	nop
 80065e8:	3730      	adds	r7, #48	@ 0x30
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	40021000 	.word	0x40021000
 80065f4:	48001000 	.word	0x48001000
 80065f8:	48000800 	.word	0x48000800
 80065fc:	48001c00 	.word	0x48001c00
 8006600:	48000400 	.word	0x48000400
 8006604:	48000c00 	.word	0x48000c00

08006608 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 800660c:	4b16      	ldr	r3, [pc, #88]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 800660e:	4a17      	ldr	r2, [pc, #92]	@ (800666c <MX_LPTIM1_Init+0x64>)
 8006610:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8006612:	4b15      	ldr	r3, [pc, #84]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 8006614:	2200      	movs	r2, #0
 8006616:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8006618:	4b13      	ldr	r3, [pc, #76]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 800661a:	2200      	movs	r2, #0
 800661c:	609a      	str	r2, [r3, #8]
  hlptim1.Init.UltraLowPowerClock.Polarity = LPTIM_CLOCKPOLARITY_RISING;
 800661e:	4b12      	ldr	r3, [pc, #72]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 8006620:	2200      	movs	r2, #0
 8006622:	60da      	str	r2, [r3, #12]
  hlptim1.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8006624:	4b10      	ldr	r3, [pc, #64]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 8006626:	2200      	movs	r2, #0
 8006628:	611a      	str	r2, [r3, #16]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800662a:	4b0f      	ldr	r3, [pc, #60]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 800662c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006630:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8006632:	4b0d      	ldr	r3, [pc, #52]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 8006634:	2200      	movs	r2, #0
 8006636:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8006638:	4b0b      	ldr	r3, [pc, #44]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 800663a:	2200      	movs	r2, #0
 800663c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 800663e:	4b0a      	ldr	r3, [pc, #40]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 8006640:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8006644:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8006646:	4b08      	ldr	r3, [pc, #32]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 8006648:	2200      	movs	r2, #0
 800664a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800664c:	4b06      	ldr	r3, [pc, #24]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 800664e:	2200      	movs	r2, #0
 8006650:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8006652:	4805      	ldr	r0, [pc, #20]	@ (8006668 <MX_LPTIM1_Init+0x60>)
 8006654:	f001 ff62 	bl	800851c <HAL_LPTIM_Init>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <MX_LPTIM1_Init+0x5a>
  {
    Error_Handler();
 800665e:	f000 f977 	bl	8006950 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8006662:	bf00      	nop
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	20002f6c 	.word	0x20002f6c
 800666c:	40007c00 	.word	0x40007c00

08006670 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b0ac      	sub	sp, #176	@ 0xb0
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006678:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800667c:	2200      	movs	r2, #0
 800667e:	601a      	str	r2, [r3, #0]
 8006680:	605a      	str	r2, [r3, #4]
 8006682:	609a      	str	r2, [r3, #8]
 8006684:	60da      	str	r2, [r3, #12]
 8006686:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006688:	f107 0314 	add.w	r3, r7, #20
 800668c:	2288      	movs	r2, #136	@ 0x88
 800668e:	2100      	movs	r1, #0
 8006690:	4618      	mov	r0, r3
 8006692:	f009 fd61 	bl	8010158 <memset>
  if(lptimHandle->Instance==LPTIM1)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a25      	ldr	r2, [pc, #148]	@ (8006730 <HAL_LPTIM_MspInit+0xc0>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d143      	bne.n	8006728 <HAL_LPTIM_MspInit+0xb8>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80066a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066a4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 80066a6:	2300      	movs	r3, #0
 80066a8:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80066aa:	f107 0314 	add.w	r3, r7, #20
 80066ae:	4618      	mov	r0, r3
 80066b0:	f003 fc50 	bl	8009f54 <HAL_RCCEx_PeriphCLKConfig>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d001      	beq.n	80066be <HAL_LPTIM_MspInit+0x4e>
    {
      Error_Handler();
 80066ba:	f000 f949 	bl	8006950 <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80066be:	4b1d      	ldr	r3, [pc, #116]	@ (8006734 <HAL_LPTIM_MspInit+0xc4>)
 80066c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066c2:	4a1c      	ldr	r2, [pc, #112]	@ (8006734 <HAL_LPTIM_MspInit+0xc4>)
 80066c4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80066c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80066ca:	4b1a      	ldr	r3, [pc, #104]	@ (8006734 <HAL_LPTIM_MspInit+0xc4>)
 80066cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066d2:	613b      	str	r3, [r7, #16]
 80066d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80066d6:	4b17      	ldr	r3, [pc, #92]	@ (8006734 <HAL_LPTIM_MspInit+0xc4>)
 80066d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066da:	4a16      	ldr	r2, [pc, #88]	@ (8006734 <HAL_LPTIM_MspInit+0xc4>)
 80066dc:	f043 0304 	orr.w	r3, r3, #4
 80066e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066e2:	4b14      	ldr	r3, [pc, #80]	@ (8006734 <HAL_LPTIM_MspInit+0xc4>)
 80066e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066e6:	f003 0304 	and.w	r3, r3, #4
 80066ea:	60fb      	str	r3, [r7, #12]
 80066ec:	68fb      	ldr	r3, [r7, #12]
    /**LPTIM1 GPIO Configuration
    PC0     ------> LPTIM1_IN1
    PC2     ------> LPTIM1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80066ee:	2305      	movs	r3, #5
 80066f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066f4:	2302      	movs	r3, #2
 80066f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066fa:	2300      	movs	r3, #0
 80066fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006700:	2300      	movs	r3, #0
 8006702:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8006706:	2301      	movs	r3, #1
 8006708:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800670c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006710:	4619      	mov	r1, r3
 8006712:	4809      	ldr	r0, [pc, #36]	@ (8006738 <HAL_LPTIM_MspInit+0xc8>)
 8006714:	f001 fbf0 	bl	8007ef8 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8006718:	2200      	movs	r2, #0
 800671a:	2100      	movs	r1, #0
 800671c:	2041      	movs	r0, #65	@ 0x41
 800671e:	f001 f855 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8006722:	2041      	movs	r0, #65	@ 0x41
 8006724:	f001 f87e 	bl	8007824 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8006728:	bf00      	nop
 800672a:	37b0      	adds	r7, #176	@ 0xb0
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}
 8006730:	40007c00 	.word	0x40007c00
 8006734:	40021000 	.word	0x40021000
 8006738:	48000800 	.word	0x48000800

0800673c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006740:	f000 fedf 	bl	8007502 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006744:	f000 f82a 	bl	800679c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006748:	f7ff feac 	bl	80064a4 <MX_GPIO_Init>
  MX_DMA_Init();
 800674c:	f7ff fe84 	bl	8006458 <MX_DMA_Init>
  MX_SPI2_Init();
 8006750:	f000 f922 	bl	8006998 <MX_SPI2_Init>
  MX_TIM6_Init();
 8006754:	f000 fbf0 	bl	8006f38 <MX_TIM6_Init>
  MX_TIM5_Init();
 8006758:	f000 fb98 	bl	8006e8c <MX_TIM5_Init>
  MX_TIM7_Init();
 800675c:	f000 fc22 	bl	8006fa4 <MX_TIM7_Init>
  MX_TIM3_Init();
 8006760:	f000 fb3e 	bl	8006de0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8006764:	f000 fe16 	bl	8007394 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 8006768:	f000 fc52 	bl	8007010 <MX_TIM15_Init>
  MX_LPTIM1_Init();
 800676c:	f7ff ff4c 	bl	8006608 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
    board_config_apply_motion_gpio();
 8006770:	f7ff fdaa 	bl	80062c8 <board_config_apply_motion_gpio>
    board_config_force_encoder_quadrature();
 8006774:	f7ff fe06 	bl	8006384 <board_config_force_encoder_quadrature>
    board_config_apply_interrupt_priorities();
 8006778:	f7ff fe12 	bl	80063a0 <board_config_apply_interrupt_priorities>
    app_init();
 800677c:	f7ff fc8c 	bl	8006098 <app_init>
    // Inicia timers do laço de passos (TIM6) e controle/status (TIM7)
    HAL_TIM_Base_Start_IT(&htim6);
 8006780:	4804      	ldr	r0, [pc, #16]	@ (8006794 <main+0x58>)
 8006782:	f005 fbe1 	bl	800bf48 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim7);
 8006786:	4804      	ldr	r0, [pc, #16]	@ (8006798 <main+0x5c>)
 8006788:	f005 fbde 	bl	800bf48 <HAL_TIM_Base_Start_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //printf("oioioioioioi2\r\n");
    //HAL_Delay(1000);
    app_poll();
 800678c:	f7ff fcba 	bl	8006104 <app_poll>
 8006790:	e7fc      	b.n	800678c <main+0x50>
 8006792:	bf00      	nop
 8006794:	2000313c 	.word	0x2000313c
 8006798:	20003188 	.word	0x20003188

0800679c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b096      	sub	sp, #88	@ 0x58
 80067a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80067a2:	f107 0314 	add.w	r3, r7, #20
 80067a6:	2244      	movs	r2, #68	@ 0x44
 80067a8:	2100      	movs	r1, #0
 80067aa:	4618      	mov	r0, r3
 80067ac:	f009 fcd4 	bl	8010158 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80067b0:	463b      	mov	r3, r7
 80067b2:	2200      	movs	r2, #0
 80067b4:	601a      	str	r2, [r3, #0]
 80067b6:	605a      	str	r2, [r3, #4]
 80067b8:	609a      	str	r2, [r3, #8]
 80067ba:	60da      	str	r2, [r3, #12]
 80067bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80067be:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80067c2:	f002 fb9f 	bl	8008f04 <HAL_PWREx_ControlVoltageScaling>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d001      	beq.n	80067d0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80067cc:	f000 f8c0 	bl	8006950 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80067d0:	2310      	movs	r3, #16
 80067d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80067d4:	2301      	movs	r3, #1
 80067d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80067d8:	2300      	movs	r3, #0
 80067da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80067dc:	2360      	movs	r3, #96	@ 0x60
 80067de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80067e0:	2302      	movs	r3, #2
 80067e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80067e4:	2301      	movs	r3, #1
 80067e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80067e8:	2301      	movs	r3, #1
 80067ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80067ec:	2328      	movs	r3, #40	@ 0x28
 80067ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80067f0:	2307      	movs	r3, #7
 80067f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80067f4:	2302      	movs	r3, #2
 80067f6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80067f8:	2302      	movs	r3, #2
 80067fa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80067fc:	f107 0314 	add.w	r3, r7, #20
 8006800:	4618      	mov	r0, r3
 8006802:	f002 fbe1 	bl	8008fc8 <HAL_RCC_OscConfig>
 8006806:	4603      	mov	r3, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d001      	beq.n	8006810 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800680c:	f000 f8a0 	bl	8006950 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006810:	230f      	movs	r3, #15
 8006812:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006814:	2303      	movs	r3, #3
 8006816:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006818:	2300      	movs	r3, #0
 800681a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800681c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006820:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006822:	2300      	movs	r3, #0
 8006824:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8006826:	463b      	mov	r3, r7
 8006828:	2104      	movs	r1, #4
 800682a:	4618      	mov	r0, r3
 800682c:	f003 f8ce 	bl	80099cc <HAL_RCC_ClockConfig>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8006836:	f000 f88b 	bl	8006950 <Error_Handler>
  }
}
 800683a:	bf00      	nop
 800683c:	3758      	adds	r7, #88	@ 0x58
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}

08006842 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006842:	b580      	push	{r7, lr}
 8006844:	b082      	sub	sp, #8
 8006846:	af00      	add	r7, sp, #0
 8006848:	6078      	str	r0, [r7, #4]
    app_spi_isr_txrx_done(hspi);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7ff fc98 	bl	8006180 <app_spi_isr_txrx_done>
}
 8006850:	bf00      	nop
 8006852:	3708      	adds	r7, #8
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
    if (hspi == NULL) return;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d013      	beq.n	800688e <HAL_SPI_ErrorCallback+0x36>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a0c      	ldr	r2, [pc, #48]	@ (800689c <HAL_SPI_ErrorCallback+0x44>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d110      	bne.n	8006892 <HAL_SPI_ErrorCallback+0x3a>

    g_spi_last_error = hspi->ErrorCode;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006874:	4a0a      	ldr	r2, [pc, #40]	@ (80068a0 <HAL_SPI_ErrorCallback+0x48>)
 8006876:	6013      	str	r3, [r2, #0]
    g_spi_error_count++;
 8006878:	4b0a      	ldr	r3, [pc, #40]	@ (80068a4 <HAL_SPI_ErrorCallback+0x4c>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	3301      	adds	r3, #1
 800687e:	4a09      	ldr	r2, [pc, #36]	@ (80068a4 <HAL_SPI_ErrorCallback+0x4c>)
 8006880:	6013      	str	r3, [r2, #0]

    /* Indicação visual simples para diagnóstico */
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8006882:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006886:	4808      	ldr	r0, [pc, #32]	@ (80068a8 <HAL_SPI_ErrorCallback+0x50>)
 8006888:	f001 fe0e 	bl	80084a8 <HAL_GPIO_TogglePin>
 800688c:	e002      	b.n	8006894 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi == NULL) return;
 800688e:	bf00      	nop
 8006890:	e000      	b.n	8006894 <HAL_SPI_ErrorCallback+0x3c>
    if (hspi->Instance != APP_SPI_INSTANCE) return;
 8006892:	bf00      	nop
}
 8006894:	3708      	adds	r7, #8
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	40003800 	.word	0x40003800
 80068a0:	20002fa8 	.word	0x20002fa8
 80068a4:	20002fa4 	.word	0x20002fa4
 80068a8:	48000400 	.word	0x48000400

080068ac <HAL_GPIO_EXTI_Callback>:
/* Botões de segurança (EXTI):
 * - B1 (PC13): E-STOP imediato (pressionado = nível baixo)
 * - B2 (PC0): Release/recover + funções extras do demo (pressionado = baixo)
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b082      	sub	sp, #8
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	4603      	mov	r3, r0
 80068b4:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin) {
 80068b6:	88fb      	ldrh	r3, [r7, #6]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d019      	beq.n	80068f0 <HAL_GPIO_EXTI_Callback+0x44>
 80068bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068c0:	d135      	bne.n	800692e <HAL_GPIO_EXTI_Callback+0x82>
    case GPIO_PIN_13: /* B1 - E-STOP */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 80068c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80068c6:	481e      	ldr	r0, [pc, #120]	@ (8006940 <HAL_GPIO_EXTI_Callback+0x94>)
 80068c8:	f001 fda2 	bl	8008410 <HAL_GPIO_ReadPin>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d12f      	bne.n	8006932 <HAL_GPIO_EXTI_Callback+0x86>
            /* Pressionado: aciona E-STOP e para tudo agora */
            safety_estop_assert();
 80068d2:	f7ff f99f 	bl	8005c14 <safety_estop_assert>
            motion_emergency_stop();
 80068d6:	f7ff f883 	bl	80059e0 <motion_emergency_stop>
            /* Opcionalmente interrompe os timers para cessar qualquer atividade em ISR */
            HAL_TIM_Base_Stop_IT(&htim6);
 80068da:	481a      	ldr	r0, [pc, #104]	@ (8006944 <HAL_GPIO_EXTI_Callback+0x98>)
 80068dc:	f005 fbe8 	bl	800c0b0 <HAL_TIM_Base_Stop_IT>
            HAL_TIM_Base_Stop_IT(&htim7);
 80068e0:	4819      	ldr	r0, [pc, #100]	@ (8006948 <HAL_GPIO_EXTI_Callback+0x9c>)
 80068e2:	f005 fbe5 	bl	800c0b0 <HAL_TIM_Base_Stop_IT>
            /* Se houver PWM em TIM15 (LED/auxiliar), pare também */
            HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 80068e6:	2100      	movs	r1, #0
 80068e8:	4818      	ldr	r0, [pc, #96]	@ (800694c <HAL_GPIO_EXTI_Callback+0xa0>)
 80068ea:	f005 ff25 	bl	800c738 <HAL_TIM_PWM_Stop>
        }
        break;
 80068ee:	e020      	b.n	8006932 <HAL_GPIO_EXTI_Callback+0x86>
    case GPIO_PIN_0:  /* B2 - Release/Resume + demo speed step */
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET) {
 80068f0:	2101      	movs	r1, #1
 80068f2:	4813      	ldr	r0, [pc, #76]	@ (8006940 <HAL_GPIO_EXTI_Callback+0x94>)
 80068f4:	f001 fd8c 	bl	8008410 <HAL_GPIO_ReadPin>
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d11b      	bne.n	8006936 <HAL_GPIO_EXTI_Callback+0x8a>
            /* Libera segurança */
            safety_estop_release();
 80068fe:	f7ff f9a9 	bl	8005c54 <safety_estop_release>
            /* Garante que os timers base voltem a rodar */
            HAL_TIM_Base_Start_IT(&htim6);
 8006902:	4810      	ldr	r0, [pc, #64]	@ (8006944 <HAL_GPIO_EXTI_Callback+0x98>)
 8006904:	f005 fb20 	bl	800bf48 <HAL_TIM_Base_Start_IT>
            HAL_TIM_Base_Start_IT(&htim7);
 8006908:	480f      	ldr	r0, [pc, #60]	@ (8006948 <HAL_GPIO_EXTI_Callback+0x9c>)
 800690a:	f005 fb1d 	bl	800bf48 <HAL_TIM_Base_Start_IT>
            /* Reativa movimentos conforme contexto */
            if (motion_demo_is_active()) {
 800690e:	f7ff f8a1 	bl	8005a54 <motion_demo_is_active>
 8006912:	4603      	mov	r3, r0
 8006914:	2b00      	cmp	r3, #0
 8006916:	d002      	beq.n	800691e <HAL_GPIO_EXTI_Callback+0x72>
                /* Cicla velocidade no modo demo contínuo */
                motion_demo_cycle_speed();
 8006918:	f7ff f8ae 	bl	8005a78 <motion_demo_cycle_speed>
                motion_demo_set_continuous(1);
                /* Se usa PWM em TIM15 para indicação, retome */
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
            }
        }
        break;
 800691c:	e00b      	b.n	8006936 <HAL_GPIO_EXTI_Callback+0x8a>
                motion_demo_set_continuous(1);
 800691e:	2001      	movs	r0, #1
 8006920:	f7fe ff8a 	bl	8005838 <motion_demo_set_continuous>
                HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8006924:	2100      	movs	r1, #0
 8006926:	4809      	ldr	r0, [pc, #36]	@ (800694c <HAL_GPIO_EXTI_Callback+0xa0>)
 8006928:	f005 fd56 	bl	800c3d8 <HAL_TIM_PWM_Start>
        break;
 800692c:	e003      	b.n	8006936 <HAL_GPIO_EXTI_Callback+0x8a>
    case GPIO_PIN_1:
    case GPIO_PIN_2:
    default:
        /* Reservado para sensores PROX/limites; sem ação específica aqui */
        break;
 800692e:	bf00      	nop
 8006930:	e002      	b.n	8006938 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 8006932:	bf00      	nop
 8006934:	e000      	b.n	8006938 <HAL_GPIO_EXTI_Callback+0x8c>
        break;
 8006936:	bf00      	nop
    }
}
 8006938:	bf00      	nop
 800693a:	3708      	adds	r7, #8
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}
 8006940:	48000800 	.word	0x48000800
 8006944:	2000313c 	.word	0x2000313c
 8006948:	20003188 	.word	0x20003188
 800694c:	200031d4 	.word	0x200031d4

08006950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
#if LOG_ENABLE
	log_event_ids(LOG_SVC_APP, LOG_STATE_ERROR, -1);
 8006954:	f04f 32ff 	mov.w	r2, #4294967295
 8006958:	2164      	movs	r1, #100	@ 0x64
 800695a:	2000      	movs	r0, #0
 800695c:	f7fb fec6 	bl	80026ec <log_event_ids>
	log_event_names("app", "error", "Error_Handler");
 8006960:	4a04      	ldr	r2, [pc, #16]	@ (8006974 <Error_Handler+0x24>)
 8006962:	4905      	ldr	r1, [pc, #20]	@ (8006978 <Error_Handler+0x28>)
 8006964:	4805      	ldr	r0, [pc, #20]	@ (800697c <Error_Handler+0x2c>)
 8006966:	f7fb fed5 	bl	8002714 <log_event_names>
  __ASM volatile ("cpsid i" : : : "memory");
 800696a:	b672      	cpsid	i
}
 800696c:	bf00      	nop
#endif
	__disable_irq();
	while (1) {
 800696e:	bf00      	nop
 8006970:	e7fd      	b.n	800696e <Error_Handler+0x1e>
 8006972:	bf00      	nop
 8006974:	080113a4 	.word	0x080113a4
 8006978:	080113b4 	.word	0x080113b4
 800697c:	080113bc 	.word	0x080113bc

08006980 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8006980:	b480      	push	{r7}
 8006982:	b083      	sub	sp, #12
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800698a:	bf00      	nop
 800698c:	370c      	adds	r7, #12
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
	...

08006998 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800699c:	4b18      	ldr	r3, [pc, #96]	@ (8006a00 <MX_SPI2_Init+0x68>)
 800699e:	4a19      	ldr	r2, [pc, #100]	@ (8006a04 <MX_SPI2_Init+0x6c>)
 80069a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80069a2:	4b17      	ldr	r3, [pc, #92]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069a4:	2200      	movs	r2, #0
 80069a6:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80069a8:	4b15      	ldr	r3, [pc, #84]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069aa:	2200      	movs	r2, #0
 80069ac:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80069ae:	4b14      	ldr	r3, [pc, #80]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069b0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80069b4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80069b6:	4b12      	ldr	r3, [pc, #72]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069b8:	2202      	movs	r2, #2
 80069ba:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80069bc:	4b10      	ldr	r3, [pc, #64]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069be:	2201      	movs	r2, #1
 80069c0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80069c2:	4b0f      	ldr	r3, [pc, #60]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069c4:	2200      	movs	r2, #0
 80069c6:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80069c8:	4b0d      	ldr	r3, [pc, #52]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80069ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069d0:	2200      	movs	r2, #0
 80069d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069d4:	4b0a      	ldr	r3, [pc, #40]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069d6:	2200      	movs	r2, #0
 80069d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80069da:	4b09      	ldr	r3, [pc, #36]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069dc:	2207      	movs	r2, #7
 80069de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80069e0:	4b07      	ldr	r3, [pc, #28]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069e2:	2200      	movs	r2, #0
 80069e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80069e6:	4b06      	ldr	r3, [pc, #24]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069e8:	2200      	movs	r2, #0
 80069ea:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80069ec:	4804      	ldr	r0, [pc, #16]	@ (8006a00 <MX_SPI2_Init+0x68>)
 80069ee:	f004 fa39 	bl	800ae64 <HAL_SPI_Init>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d001      	beq.n	80069fc <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 80069f8:	f7ff ffaa 	bl	8006950 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80069fc:	bf00      	nop
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	20002fac 	.word	0x20002fac
 8006a04:	40003800 	.word	0x40003800

08006a08 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b08a      	sub	sp, #40	@ 0x28
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a10:	f107 0314 	add.w	r3, r7, #20
 8006a14:	2200      	movs	r2, #0
 8006a16:	601a      	str	r2, [r3, #0]
 8006a18:	605a      	str	r2, [r3, #4]
 8006a1a:	609a      	str	r2, [r3, #8]
 8006a1c:	60da      	str	r2, [r3, #12]
 8006a1e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a44      	ldr	r2, [pc, #272]	@ (8006b38 <HAL_SPI_MspInit+0x130>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	f040 8082 	bne.w	8006b30 <HAL_SPI_MspInit+0x128>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006a2c:	4b43      	ldr	r3, [pc, #268]	@ (8006b3c <HAL_SPI_MspInit+0x134>)
 8006a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a30:	4a42      	ldr	r2, [pc, #264]	@ (8006b3c <HAL_SPI_MspInit+0x134>)
 8006a32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a36:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a38:	4b40      	ldr	r3, [pc, #256]	@ (8006b3c <HAL_SPI_MspInit+0x134>)
 8006a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a40:	613b      	str	r3, [r7, #16]
 8006a42:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006a44:	4b3d      	ldr	r3, [pc, #244]	@ (8006b3c <HAL_SPI_MspInit+0x134>)
 8006a46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a48:	4a3c      	ldr	r2, [pc, #240]	@ (8006b3c <HAL_SPI_MspInit+0x134>)
 8006a4a:	f043 0308 	orr.w	r3, r3, #8
 8006a4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006a50:	4b3a      	ldr	r3, [pc, #232]	@ (8006b3c <HAL_SPI_MspInit+0x134>)
 8006a52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a54:	f003 0308 	and.w	r3, r3, #8
 8006a58:	60fb      	str	r3, [r7, #12]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
    PD0     ------> SPI2_NSS
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8006a5c:	231b      	movs	r3, #27
 8006a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a60:	2302      	movs	r3, #2
 8006a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a64:	2300      	movs	r3, #0
 8006a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a68:	2303      	movs	r3, #3
 8006a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006a6c:	2305      	movs	r3, #5
 8006a6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006a70:	f107 0314 	add.w	r3, r7, #20
 8006a74:	4619      	mov	r1, r3
 8006a76:	4832      	ldr	r0, [pc, #200]	@ (8006b40 <HAL_SPI_MspInit+0x138>)
 8006a78:	f001 fa3e 	bl	8007ef8 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8006a7c:	4b31      	ldr	r3, [pc, #196]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006a7e:	4a32      	ldr	r2, [pc, #200]	@ (8006b48 <HAL_SPI_MspInit+0x140>)
 8006a80:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8006a82:	4b30      	ldr	r3, [pc, #192]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006a84:	2201      	movs	r2, #1
 8006a86:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006a88:	4b2e      	ldr	r3, [pc, #184]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a8e:	4b2d      	ldr	r3, [pc, #180]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006a90:	2200      	movs	r2, #0
 8006a92:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006a94:	4b2b      	ldr	r3, [pc, #172]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006a96:	2280      	movs	r2, #128	@ 0x80
 8006a98:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006a9a:	4b2a      	ldr	r3, [pc, #168]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006aa0:	4b28      	ldr	r3, [pc, #160]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8006aa6:	4b27      	ldr	r3, [pc, #156]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006aa8:	2220      	movs	r2, #32
 8006aaa:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006aac:	4b25      	ldr	r3, [pc, #148]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006aae:	2200      	movs	r2, #0
 8006ab0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8006ab2:	4824      	ldr	r0, [pc, #144]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006ab4:	f000 feda 	bl	800786c <HAL_DMA_Init>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d001      	beq.n	8006ac2 <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8006abe:	f7ff ff47 	bl	8006950 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4a1f      	ldr	r2, [pc, #124]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006ac6:	659a      	str	r2, [r3, #88]	@ 0x58
 8006ac8:	4a1e      	ldr	r2, [pc, #120]	@ (8006b44 <HAL_SPI_MspInit+0x13c>)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8006ace:	4b1f      	ldr	r3, [pc, #124]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006ad0:	4a1f      	ldr	r2, [pc, #124]	@ (8006b50 <HAL_SPI_MspInit+0x148>)
 8006ad2:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8006ad4:	4b1d      	ldr	r3, [pc, #116]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006ada:	4b1c      	ldr	r3, [pc, #112]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006adc:	2210      	movs	r2, #16
 8006ade:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006ae6:	4b19      	ldr	r3, [pc, #100]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006ae8:	2280      	movs	r2, #128	@ 0x80
 8006aea:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006aec:	4b17      	ldr	r3, [pc, #92]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006aee:	2200      	movs	r2, #0
 8006af0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006af2:	4b16      	ldr	r3, [pc, #88]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006af4:	2200      	movs	r2, #0
 8006af6:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8006af8:	4b14      	ldr	r3, [pc, #80]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006afa:	2220      	movs	r2, #32
 8006afc:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006afe:	4b13      	ldr	r3, [pc, #76]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006b00:	2200      	movs	r2, #0
 8006b02:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8006b04:	4811      	ldr	r0, [pc, #68]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006b06:	f000 feb1 	bl	800786c <HAL_DMA_Init>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d001      	beq.n	8006b14 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8006b10:	f7ff ff1e 	bl	8006950 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a0d      	ldr	r2, [pc, #52]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006b18:	655a      	str	r2, [r3, #84]	@ 0x54
 8006b1a:	4a0c      	ldr	r2, [pc, #48]	@ (8006b4c <HAL_SPI_MspInit+0x144>)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8006b20:	2200      	movs	r2, #0
 8006b22:	2100      	movs	r1, #0
 8006b24:	2024      	movs	r0, #36	@ 0x24
 8006b26:	f000 fe51 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8006b2a:	2024      	movs	r0, #36	@ 0x24
 8006b2c:	f000 fe7a 	bl	8007824 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8006b30:	bf00      	nop
 8006b32:	3728      	adds	r7, #40	@ 0x28
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	40003800 	.word	0x40003800
 8006b3c:	40021000 	.word	0x40021000
 8006b40:	48000c00 	.word	0x48000c00
 8006b44:	20003010 	.word	0x20003010
 8006b48:	40020044 	.word	0x40020044
 8006b4c:	20003058 	.word	0x20003058
 8006b50:	40020058 	.word	0x40020058

08006b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8006b98 <HAL_MspInit+0x44>)
 8006b5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b5e:	4a0e      	ldr	r2, [pc, #56]	@ (8006b98 <HAL_MspInit+0x44>)
 8006b60:	f043 0301 	orr.w	r3, r3, #1
 8006b64:	6613      	str	r3, [r2, #96]	@ 0x60
 8006b66:	4b0c      	ldr	r3, [pc, #48]	@ (8006b98 <HAL_MspInit+0x44>)
 8006b68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b6a:	f003 0301 	and.w	r3, r3, #1
 8006b6e:	607b      	str	r3, [r7, #4]
 8006b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b72:	4b09      	ldr	r3, [pc, #36]	@ (8006b98 <HAL_MspInit+0x44>)
 8006b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b76:	4a08      	ldr	r2, [pc, #32]	@ (8006b98 <HAL_MspInit+0x44>)
 8006b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b7e:	4b06      	ldr	r3, [pc, #24]	@ (8006b98 <HAL_MspInit+0x44>)
 8006b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b86:	603b      	str	r3, [r7, #0]
 8006b88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006b8a:	bf00      	nop
 8006b8c:	370c      	adds	r7, #12
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr
 8006b96:	bf00      	nop
 8006b98:	40021000 	.word	0x40021000

08006b9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8006ba0:	bf00      	nop
 8006ba2:	e7fd      	b.n	8006ba0 <NMI_Handler+0x4>

08006ba4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006ba8:	bf00      	nop
 8006baa:	e7fd      	b.n	8006ba8 <HardFault_Handler+0x4>

08006bac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006bac:	b480      	push	{r7}
 8006bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006bb0:	bf00      	nop
 8006bb2:	e7fd      	b.n	8006bb0 <MemManage_Handler+0x4>

08006bb4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006bb8:	bf00      	nop
 8006bba:	e7fd      	b.n	8006bb8 <BusFault_Handler+0x4>

08006bbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006bc0:	bf00      	nop
 8006bc2:	e7fd      	b.n	8006bc0 <UsageFault_Handler+0x4>

08006bc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006bc8:	bf00      	nop
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr

08006bd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006bd2:	b480      	push	{r7}
 8006bd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006bd6:	bf00      	nop
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006be0:	b480      	push	{r7}
 8006be2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006be4:	bf00      	nop
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr

08006bee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006bf2:	f000 fcdb 	bl	80075ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006bf6:	bf00      	nop
 8006bf8:	bd80      	pop	{r7, pc}
	...

08006bfc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8006c00:	4802      	ldr	r0, [pc, #8]	@ (8006c0c <DMA1_Channel4_IRQHandler+0x10>)
 8006c02:	f001 f89a 	bl	8007d3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8006c06:	bf00      	nop
 8006c08:	bd80      	pop	{r7, pc}
 8006c0a:	bf00      	nop
 8006c0c:	20003010 	.word	0x20003010

08006c10 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8006c14:	4802      	ldr	r0, [pc, #8]	@ (8006c20 <DMA1_Channel5_IRQHandler+0x10>)
 8006c16:	f001 f890 	bl	8007d3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8006c1a:	bf00      	nop
 8006c1c:	bd80      	pop	{r7, pc}
 8006c1e:	bf00      	nop
 8006c20:	20003058 	.word	0x20003058

08006c24 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8006c28:	4802      	ldr	r0, [pc, #8]	@ (8006c34 <SPI2_IRQHandler+0x10>)
 8006c2a:	f004 fcad 	bl	800b588 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8006c2e:	bf00      	nop
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	20002fac 	.word	0x20002fac

08006c38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006c3c:	4802      	ldr	r0, [pc, #8]	@ (8006c48 <TIM6_DAC_IRQHandler+0x10>)
 8006c3e:	f006 f92f 	bl	800cea0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006c42:	bf00      	nop
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	2000313c 	.word	0x2000313c

08006c4c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006c50:	4802      	ldr	r0, [pc, #8]	@ (8006c5c <TIM7_IRQHandler+0x10>)
 8006c52:	f006 f925 	bl	800cea0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8006c56:	bf00      	nop
 8006c58:	bd80      	pop	{r7, pc}
 8006c5a:	bf00      	nop
 8006c5c:	20003188 	.word	0x20003188

08006c60 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8006c64:	4802      	ldr	r0, [pc, #8]	@ (8006c70 <LPTIM1_IRQHandler+0x10>)
 8006c66:	f001 ff1f 	bl	8008aa8 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8006c6a:	bf00      	nop
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop
 8006c70:	20002f6c 	.word	0x20002f6c

08006c74 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI0_IRQHandler(void)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8006c78:	2001      	movs	r0, #1
 8006c7a:	f001 fc37 	bl	80084ec <HAL_GPIO_EXTI_IRQHandler>
}
 8006c7e:	bf00      	nop
 8006c80:	bd80      	pop	{r7, pc}

08006c82 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8006c82:	b580      	push	{r7, lr}
 8006c84:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8006c86:	2002      	movs	r0, #2
 8006c88:	f001 fc30 	bl	80084ec <HAL_GPIO_EXTI_IRQHandler>
}
 8006c8c:	bf00      	nop
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8006c94:	2004      	movs	r0, #4
 8006c96:	f001 fc29 	bl	80084ec <HAL_GPIO_EXTI_IRQHandler>
}
 8006c9a:	bf00      	nop
 8006c9c:	bd80      	pop	{r7, pc}

08006c9e <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8006c9e:	b580      	push	{r7, lr}
 8006ca0:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8006ca2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006ca6:	f001 fc21 	bl	80084ec <HAL_GPIO_EXTI_IRQHandler>
}
 8006caa:	bf00      	nop
 8006cac:	bd80      	pop	{r7, pc}

08006cae <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8006cae:	b580      	push	{r7, lr}
 8006cb0:	b086      	sub	sp, #24
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	60f8      	str	r0, [r7, #12]
 8006cb6:	60b9      	str	r1, [r7, #8]
 8006cb8:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8006cba:	2300      	movs	r3, #0
 8006cbc:	617b      	str	r3, [r7, #20]
 8006cbe:	e00a      	b.n	8006cd6 <_read+0x28>
		*ptr++ = __io_getchar();
 8006cc0:	f3af 8000 	nop.w
 8006cc4:	4601      	mov	r1, r0
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	1c5a      	adds	r2, r3, #1
 8006cca:	60ba      	str	r2, [r7, #8]
 8006ccc:	b2ca      	uxtb	r2, r1
 8006cce:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	617b      	str	r3, [r7, #20]
 8006cd6:	697a      	ldr	r2, [r7, #20]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	dbf0      	blt.n	8006cc0 <_read+0x12>
	}

	return len;
 8006cde:	687b      	ldr	r3, [r7, #4]
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3718      	adds	r7, #24
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <_close>:
		__io_putchar(*ptr++);
	}
	return len;
}

int _close(int file) {
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8006cf0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <_fstat>:

int _fstat(int file, struct stat *st) {
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006d10:	605a      	str	r2, [r3, #4]
	return 0;
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	370c      	adds	r7, #12
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <_isatty>:

int _isatty(int file) {
 8006d20:	b480      	push	{r7}
 8006d22:	b083      	sub	sp, #12
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8006d28:	2301      	movs	r3, #1
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	370c      	adds	r7, #12
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr

08006d36 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8006d36:	b480      	push	{r7}
 8006d38:	b085      	sub	sp, #20
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	60f8      	str	r0, [r7, #12]
 8006d3e:	60b9      	str	r1, [r7, #8]
 8006d40:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3714      	adds	r7, #20
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b086      	sub	sp, #24
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8006d58:	4a14      	ldr	r2, [pc, #80]	@ (8006dac <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8006d5a:	4b15      	ldr	r3, [pc, #84]	@ (8006db0 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8006d5c:	1ad3      	subs	r3, r2, r3
 8006d5e:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8006d64:	4b13      	ldr	r3, [pc, #76]	@ (8006db4 <_sbrk+0x64>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d102      	bne.n	8006d72 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8006d6c:	4b11      	ldr	r3, [pc, #68]	@ (8006db4 <_sbrk+0x64>)
 8006d6e:	4a12      	ldr	r2, [pc, #72]	@ (8006db8 <_sbrk+0x68>)
 8006d70:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8006d72:	4b10      	ldr	r3, [pc, #64]	@ (8006db4 <_sbrk+0x64>)
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	4413      	add	r3, r2
 8006d7a:	693a      	ldr	r2, [r7, #16]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d207      	bcs.n	8006d90 <_sbrk+0x40>
		errno = ENOMEM;
 8006d80:	f009 fa48 	bl	8010214 <__errno>
 8006d84:	4603      	mov	r3, r0
 8006d86:	220c      	movs	r2, #12
 8006d88:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8006d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d8e:	e009      	b.n	8006da4 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8006d90:	4b08      	ldr	r3, [pc, #32]	@ (8006db4 <_sbrk+0x64>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8006d96:	4b07      	ldr	r3, [pc, #28]	@ (8006db4 <_sbrk+0x64>)
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	4a05      	ldr	r2, [pc, #20]	@ (8006db4 <_sbrk+0x64>)
 8006da0:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8006da2:	68fb      	ldr	r3, [r7, #12]
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3718      	adds	r7, #24
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	20018000 	.word	0x20018000
 8006db0:	00000400 	.word	0x00000400
 8006db4:	200030a0 	.word	0x200030a0
 8006db8:	200033f8 	.word	0x200033f8

08006dbc <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 8006dbc:	b480      	push	{r7}
 8006dbe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8006dc0:	4b06      	ldr	r3, [pc, #24]	@ (8006ddc <SystemInit+0x20>)
 8006dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dc6:	4a05      	ldr	r2, [pc, #20]	@ (8006ddc <SystemInit+0x20>)
 8006dc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006dcc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8006dd0:	bf00      	nop
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop
 8006ddc:	e000ed00 	.word	0xe000ed00

08006de0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b08c      	sub	sp, #48	@ 0x30
 8006de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006de6:	f107 030c 	add.w	r3, r7, #12
 8006dea:	2224      	movs	r2, #36	@ 0x24
 8006dec:	2100      	movs	r1, #0
 8006dee:	4618      	mov	r0, r3
 8006df0:	f009 f9b2 	bl	8010158 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006df4:	463b      	mov	r3, r7
 8006df6:	2200      	movs	r2, #0
 8006df8:	601a      	str	r2, [r3, #0]
 8006dfa:	605a      	str	r2, [r3, #4]
 8006dfc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006dfe:	4b21      	ldr	r3, [pc, #132]	@ (8006e84 <MX_TIM3_Init+0xa4>)
 8006e00:	4a21      	ldr	r2, [pc, #132]	@ (8006e88 <MX_TIM3_Init+0xa8>)
 8006e02:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8006e04:	4b1f      	ldr	r3, [pc, #124]	@ (8006e84 <MX_TIM3_Init+0xa4>)
 8006e06:	2200      	movs	r2, #0
 8006e08:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e0a:	4b1e      	ldr	r3, [pc, #120]	@ (8006e84 <MX_TIM3_Init+0xa4>)
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006e10:	4b1c      	ldr	r3, [pc, #112]	@ (8006e84 <MX_TIM3_Init+0xa4>)
 8006e12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006e16:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006e18:	4b1a      	ldr	r3, [pc, #104]	@ (8006e84 <MX_TIM3_Init+0xa4>)
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006e1e:	4b19      	ldr	r3, [pc, #100]	@ (8006e84 <MX_TIM3_Init+0xa4>)
 8006e20:	2200      	movs	r2, #0
 8006e22:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006e24:	2301      	movs	r3, #1
 8006e26:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006e30:	2300      	movs	r3, #0
 8006e32:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006e34:	2300      	movs	r3, #0
 8006e36:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006e40:	2300      	movs	r3, #0
 8006e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006e44:	2300      	movs	r3, #0
 8006e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8006e48:	f107 030c 	add.w	r3, r7, #12
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	480d      	ldr	r0, [pc, #52]	@ (8006e84 <MX_TIM3_Init+0xa4>)
 8006e50:	f005 fda6 	bl	800c9a0 <HAL_TIM_Encoder_Init>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d001      	beq.n	8006e5e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8006e5a:	f7ff fd79 	bl	8006950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006e62:	2300      	movs	r3, #0
 8006e64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006e66:	463b      	mov	r3, r7
 8006e68:	4619      	mov	r1, r3
 8006e6a:	4806      	ldr	r0, [pc, #24]	@ (8006e84 <MX_TIM3_Init+0xa4>)
 8006e6c:	f007 fc7c 	bl	800e768 <HAL_TIMEx_MasterConfigSynchronization>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d001      	beq.n	8006e7a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8006e76:	f7ff fd6b 	bl	8006950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006e7a:	bf00      	nop
 8006e7c:	3730      	adds	r7, #48	@ 0x30
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	bf00      	nop
 8006e84:	200030a4 	.word	0x200030a4
 8006e88:	40000400 	.word	0x40000400

08006e8c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b08c      	sub	sp, #48	@ 0x30
 8006e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006e92:	f107 030c 	add.w	r3, r7, #12
 8006e96:	2224      	movs	r2, #36	@ 0x24
 8006e98:	2100      	movs	r1, #0
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f009 f95c 	bl	8010158 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006ea0:	463b      	mov	r3, r7
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	601a      	str	r2, [r3, #0]
 8006ea6:	605a      	str	r2, [r3, #4]
 8006ea8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8006eaa:	4b21      	ldr	r3, [pc, #132]	@ (8006f30 <MX_TIM5_Init+0xa4>)
 8006eac:	4a21      	ldr	r2, [pc, #132]	@ (8006f34 <MX_TIM5_Init+0xa8>)
 8006eae:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8006eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8006f30 <MX_TIM5_Init+0xa4>)
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006eb6:	4b1e      	ldr	r3, [pc, #120]	@ (8006f30 <MX_TIM5_Init+0xa4>)
 8006eb8:	2200      	movs	r2, #0
 8006eba:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8006ebc:	4b1c      	ldr	r3, [pc, #112]	@ (8006f30 <MX_TIM5_Init+0xa4>)
 8006ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8006ec2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8006f30 <MX_TIM5_Init+0xa4>)
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006eca:	4b19      	ldr	r3, [pc, #100]	@ (8006f30 <MX_TIM5_Init+0xa4>)
 8006ecc:	2200      	movs	r2, #0
 8006ece:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006ed8:	2301      	movs	r3, #1
 8006eda:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006edc:	2300      	movs	r3, #0
 8006ede:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006eec:	2300      	movs	r3, #0
 8006eee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8006ef4:	f107 030c 	add.w	r3, r7, #12
 8006ef8:	4619      	mov	r1, r3
 8006efa:	480d      	ldr	r0, [pc, #52]	@ (8006f30 <MX_TIM5_Init+0xa4>)
 8006efc:	f005 fd50 	bl	800c9a0 <HAL_TIM_Encoder_Init>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d001      	beq.n	8006f0a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8006f06:	f7ff fd23 	bl	8006950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8006f12:	463b      	mov	r3, r7
 8006f14:	4619      	mov	r1, r3
 8006f16:	4806      	ldr	r0, [pc, #24]	@ (8006f30 <MX_TIM5_Init+0xa4>)
 8006f18:	f007 fc26 	bl	800e768 <HAL_TIMEx_MasterConfigSynchronization>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d001      	beq.n	8006f26 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8006f22:	f7ff fd15 	bl	8006950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8006f26:	bf00      	nop
 8006f28:	3730      	adds	r7, #48	@ 0x30
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}
 8006f2e:	bf00      	nop
 8006f30:	200030f0 	.word	0x200030f0
 8006f34:	40000c00 	.word	0x40000c00

08006f38 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006f3e:	1d3b      	adds	r3, r7, #4
 8006f40:	2200      	movs	r2, #0
 8006f42:	601a      	str	r2, [r3, #0]
 8006f44:	605a      	str	r2, [r3, #4]
 8006f46:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8006f48:	4b14      	ldr	r3, [pc, #80]	@ (8006f9c <MX_TIM6_Init+0x64>)
 8006f4a:	4a15      	ldr	r2, [pc, #84]	@ (8006fa0 <MX_TIM6_Init+0x68>)
 8006f4c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 79;
 8006f4e:	4b13      	ldr	r3, [pc, #76]	@ (8006f9c <MX_TIM6_Init+0x64>)
 8006f50:	224f      	movs	r2, #79	@ 0x4f
 8006f52:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006f54:	4b11      	ldr	r3, [pc, #68]	@ (8006f9c <MX_TIM6_Init+0x64>)
 8006f56:	2200      	movs	r2, #0
 8006f58:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19;
 8006f5a:	4b10      	ldr	r3, [pc, #64]	@ (8006f9c <MX_TIM6_Init+0x64>)
 8006f5c:	2213      	movs	r2, #19
 8006f5e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006f60:	4b0e      	ldr	r3, [pc, #56]	@ (8006f9c <MX_TIM6_Init+0x64>)
 8006f62:	2280      	movs	r2, #128	@ 0x80
 8006f64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006f66:	480d      	ldr	r0, [pc, #52]	@ (8006f9c <MX_TIM6_Init+0x64>)
 8006f68:	f004 fee4 	bl	800bd34 <HAL_TIM_Base_Init>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d001      	beq.n	8006f76 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8006f72:	f7ff fced 	bl	8006950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8006f76:	2320      	movs	r3, #32
 8006f78:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006f7e:	1d3b      	adds	r3, r7, #4
 8006f80:	4619      	mov	r1, r3
 8006f82:	4806      	ldr	r0, [pc, #24]	@ (8006f9c <MX_TIM6_Init+0x64>)
 8006f84:	f007 fbf0 	bl	800e768 <HAL_TIMEx_MasterConfigSynchronization>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d001      	beq.n	8006f92 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8006f8e:	f7ff fcdf 	bl	8006950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8006f92:	bf00      	nop
 8006f94:	3710      	adds	r7, #16
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	2000313c 	.word	0x2000313c
 8006fa0:	40001000 	.word	0x40001000

08006fa4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006faa:	1d3b      	adds	r3, r7, #4
 8006fac:	2200      	movs	r2, #0
 8006fae:	601a      	str	r2, [r3, #0]
 8006fb0:	605a      	str	r2, [r3, #4]
 8006fb2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8006fb4:	4b14      	ldr	r3, [pc, #80]	@ (8007008 <MX_TIM7_Init+0x64>)
 8006fb6:	4a15      	ldr	r2, [pc, #84]	@ (800700c <MX_TIM7_Init+0x68>)
 8006fb8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7999;
 8006fba:	4b13      	ldr	r3, [pc, #76]	@ (8007008 <MX_TIM7_Init+0x64>)
 8006fbc:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8006fc0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006fc2:	4b11      	ldr	r3, [pc, #68]	@ (8007008 <MX_TIM7_Init+0x64>)
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8006fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8007008 <MX_TIM7_Init+0x64>)
 8006fca:	2209      	movs	r2, #9
 8006fcc:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006fce:	4b0e      	ldr	r3, [pc, #56]	@ (8007008 <MX_TIM7_Init+0x64>)
 8006fd0:	2280      	movs	r2, #128	@ 0x80
 8006fd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006fd4:	480c      	ldr	r0, [pc, #48]	@ (8007008 <MX_TIM7_Init+0x64>)
 8006fd6:	f004 fead 	bl	800bd34 <HAL_TIM_Base_Init>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d001      	beq.n	8006fe4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8006fe0:	f7ff fcb6 	bl	8006950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006fec:	1d3b      	adds	r3, r7, #4
 8006fee:	4619      	mov	r1, r3
 8006ff0:	4805      	ldr	r0, [pc, #20]	@ (8007008 <MX_TIM7_Init+0x64>)
 8006ff2:	f007 fbb9 	bl	800e768 <HAL_TIMEx_MasterConfigSynchronization>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d001      	beq.n	8007000 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8006ffc:	f7ff fca8 	bl	8006950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8007000:	bf00      	nop
 8007002:	3710      	adds	r7, #16
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	20003188 	.word	0x20003188
 800700c:	40001400 	.word	0x40001400

08007010 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b09a      	sub	sp, #104	@ 0x68
 8007014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007016:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800701a:	2200      	movs	r2, #0
 800701c:	601a      	str	r2, [r3, #0]
 800701e:	605a      	str	r2, [r3, #4]
 8007020:	609a      	str	r2, [r3, #8]
 8007022:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007024:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8007028:	2200      	movs	r2, #0
 800702a:	601a      	str	r2, [r3, #0]
 800702c:	605a      	str	r2, [r3, #4]
 800702e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007030:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007034:	2200      	movs	r2, #0
 8007036:	601a      	str	r2, [r3, #0]
 8007038:	605a      	str	r2, [r3, #4]
 800703a:	609a      	str	r2, [r3, #8]
 800703c:	60da      	str	r2, [r3, #12]
 800703e:	611a      	str	r2, [r3, #16]
 8007040:	615a      	str	r2, [r3, #20]
 8007042:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007044:	1d3b      	adds	r3, r7, #4
 8007046:	222c      	movs	r2, #44	@ 0x2c
 8007048:	2100      	movs	r1, #0
 800704a:	4618      	mov	r0, r3
 800704c:	f009 f884 	bl	8010158 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8007050:	4b3e      	ldr	r3, [pc, #248]	@ (800714c <MX_TIM15_Init+0x13c>)
 8007052:	4a3f      	ldr	r2, [pc, #252]	@ (8007150 <MX_TIM15_Init+0x140>)
 8007054:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 8191;
 8007056:	4b3d      	ldr	r3, [pc, #244]	@ (800714c <MX_TIM15_Init+0x13c>)
 8007058:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 800705c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800705e:	4b3b      	ldr	r3, [pc, #236]	@ (800714c <MX_TIM15_Init+0x13c>)
 8007060:	2200      	movs	r2, #0
 8007062:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8007064:	4b39      	ldr	r3, [pc, #228]	@ (800714c <MX_TIM15_Init+0x13c>)
 8007066:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800706a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800706c:	4b37      	ldr	r3, [pc, #220]	@ (800714c <MX_TIM15_Init+0x13c>)
 800706e:	2200      	movs	r2, #0
 8007070:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8007072:	4b36      	ldr	r3, [pc, #216]	@ (800714c <MX_TIM15_Init+0x13c>)
 8007074:	2200      	movs	r2, #0
 8007076:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007078:	4b34      	ldr	r3, [pc, #208]	@ (800714c <MX_TIM15_Init+0x13c>)
 800707a:	2200      	movs	r2, #0
 800707c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 800707e:	4833      	ldr	r0, [pc, #204]	@ (800714c <MX_TIM15_Init+0x13c>)
 8007080:	f004 fe58 	bl	800bd34 <HAL_TIM_Base_Init>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d001      	beq.n	800708e <MX_TIM15_Init+0x7e>
  {
    Error_Handler();
 800708a:	f7ff fc61 	bl	8006950 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800708e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007092:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8007094:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8007098:	4619      	mov	r1, r3
 800709a:	482c      	ldr	r0, [pc, #176]	@ (800714c <MX_TIM15_Init+0x13c>)
 800709c:	f006 fada 	bl	800d654 <HAL_TIM_ConfigClockSource>
 80070a0:	4603      	mov	r3, r0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d001      	beq.n	80070aa <MX_TIM15_Init+0x9a>
  {
    Error_Handler();
 80070a6:	f7ff fc53 	bl	8006950 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80070aa:	4828      	ldr	r0, [pc, #160]	@ (800714c <MX_TIM15_Init+0x13c>)
 80070ac:	f005 f880 	bl	800c1b0 <HAL_TIM_PWM_Init>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d001      	beq.n	80070ba <MX_TIM15_Init+0xaa>
  {
    Error_Handler();
 80070b6:	f7ff fc4b 	bl	8006950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80070ba:	2300      	movs	r3, #0
 80070bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80070be:	2300      	movs	r3, #0
 80070c0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80070c2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80070c6:	4619      	mov	r1, r3
 80070c8:	4820      	ldr	r0, [pc, #128]	@ (800714c <MX_TIM15_Init+0x13c>)
 80070ca:	f007 fb4d 	bl	800e768 <HAL_TIMEx_MasterConfigSynchronization>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d001      	beq.n	80070d8 <MX_TIM15_Init+0xc8>
  {
    Error_Handler();
 80070d4:	f7ff fc3c 	bl	8006950 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80070d8:	2360      	movs	r3, #96	@ 0x60
 80070da:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80070dc:	2300      	movs	r3, #0
 80070de:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80070e0:	2300      	movs	r3, #0
 80070e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80070e4:	2300      	movs	r3, #0
 80070e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80070e8:	2300      	movs	r3, #0
 80070ea:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80070ec:	2300      	movs	r3, #0
 80070ee:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80070f0:	2300      	movs	r3, #0
 80070f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80070f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80070f8:	2200      	movs	r2, #0
 80070fa:	4619      	mov	r1, r3
 80070fc:	4813      	ldr	r0, [pc, #76]	@ (800714c <MX_TIM15_Init+0x13c>)
 80070fe:	f005 ffd7 	bl	800d0b0 <HAL_TIM_PWM_ConfigChannel>
 8007102:	4603      	mov	r3, r0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d001      	beq.n	800710c <MX_TIM15_Init+0xfc>
  {
    Error_Handler();
 8007108:	f7ff fc22 	bl	8006950 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800710c:	2300      	movs	r3, #0
 800710e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007110:	2300      	movs	r3, #0
 8007112:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8007114:	2300      	movs	r3, #0
 8007116:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007118:	2300      	movs	r3, #0
 800711a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800711c:	2300      	movs	r3, #0
 800711e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007120:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007124:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8007126:	2300      	movs	r3, #0
 8007128:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800712a:	1d3b      	adds	r3, r7, #4
 800712c:	4619      	mov	r1, r3
 800712e:	4807      	ldr	r0, [pc, #28]	@ (800714c <MX_TIM15_Init+0x13c>)
 8007130:	f007 fc70 	bl	800ea14 <HAL_TIMEx_ConfigBreakDeadTime>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d001      	beq.n	800713e <MX_TIM15_Init+0x12e>
  {
    Error_Handler();
 800713a:	f7ff fc09 	bl	8006950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800713e:	4803      	ldr	r0, [pc, #12]	@ (800714c <MX_TIM15_Init+0x13c>)
 8007140:	f000 f8d2 	bl	80072e8 <HAL_TIM_MspPostInit>

}
 8007144:	bf00      	nop
 8007146:	3768      	adds	r7, #104	@ 0x68
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}
 800714c:	200031d4 	.word	0x200031d4
 8007150:	40014000 	.word	0x40014000

08007154 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b08c      	sub	sp, #48	@ 0x30
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800715c:	f107 031c 	add.w	r3, r7, #28
 8007160:	2200      	movs	r2, #0
 8007162:	601a      	str	r2, [r3, #0]
 8007164:	605a      	str	r2, [r3, #4]
 8007166:	609a      	str	r2, [r3, #8]
 8007168:	60da      	str	r2, [r3, #12]
 800716a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a2f      	ldr	r2, [pc, #188]	@ (8007230 <HAL_TIM_Encoder_MspInit+0xdc>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d129      	bne.n	80071ca <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007176:	4b2f      	ldr	r3, [pc, #188]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800717a:	4a2e      	ldr	r2, [pc, #184]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 800717c:	f043 0302 	orr.w	r3, r3, #2
 8007180:	6593      	str	r3, [r2, #88]	@ 0x58
 8007182:	4b2c      	ldr	r3, [pc, #176]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007186:	f003 0302 	and.w	r3, r3, #2
 800718a:	61bb      	str	r3, [r7, #24]
 800718c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800718e:	4b29      	ldr	r3, [pc, #164]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007192:	4a28      	ldr	r2, [pc, #160]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 8007194:	f043 0301 	orr.w	r3, r3, #1
 8007198:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800719a:	4b26      	ldr	r3, [pc, #152]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 800719c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800719e:	f003 0301 	and.w	r3, r3, #1
 80071a2:	617b      	str	r3, [r7, #20]
 80071a4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80071a6:	23c0      	movs	r3, #192	@ 0xc0
 80071a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071aa:	2302      	movs	r3, #2
 80071ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071ae:	2300      	movs	r3, #0
 80071b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071b2:	2300      	movs	r3, #0
 80071b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80071b6:	2302      	movs	r3, #2
 80071b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071ba:	f107 031c 	add.w	r3, r7, #28
 80071be:	4619      	mov	r1, r3
 80071c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80071c4:	f000 fe98 	bl	8007ef8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80071c8:	e02d      	b.n	8007226 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM5)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a1a      	ldr	r2, [pc, #104]	@ (8007238 <HAL_TIM_Encoder_MspInit+0xe4>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d128      	bne.n	8007226 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80071d4:	4b17      	ldr	r3, [pc, #92]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 80071d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071d8:	4a16      	ldr	r2, [pc, #88]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 80071da:	f043 0308 	orr.w	r3, r3, #8
 80071de:	6593      	str	r3, [r2, #88]	@ 0x58
 80071e0:	4b14      	ldr	r3, [pc, #80]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 80071e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071e4:	f003 0308 	and.w	r3, r3, #8
 80071e8:	613b      	str	r3, [r7, #16]
 80071ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80071ec:	4b11      	ldr	r3, [pc, #68]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 80071ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071f0:	4a10      	ldr	r2, [pc, #64]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 80071f2:	f043 0301 	orr.w	r3, r3, #1
 80071f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80071f8:	4b0e      	ldr	r3, [pc, #56]	@ (8007234 <HAL_TIM_Encoder_MspInit+0xe0>)
 80071fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071fc:	f003 0301 	and.w	r3, r3, #1
 8007200:	60fb      	str	r3, [r7, #12]
 8007202:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007204:	2303      	movs	r3, #3
 8007206:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007208:	2302      	movs	r3, #2
 800720a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800720c:	2300      	movs	r3, #0
 800720e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007210:	2300      	movs	r3, #0
 8007212:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007214:	2302      	movs	r3, #2
 8007216:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007218:	f107 031c 	add.w	r3, r7, #28
 800721c:	4619      	mov	r1, r3
 800721e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007222:	f000 fe69 	bl	8007ef8 <HAL_GPIO_Init>
}
 8007226:	bf00      	nop
 8007228:	3730      	adds	r7, #48	@ 0x30
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
 800722e:	bf00      	nop
 8007230:	40000400 	.word	0x40000400
 8007234:	40021000 	.word	0x40021000
 8007238:	40000c00 	.word	0x40000c00

0800723c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b086      	sub	sp, #24
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a23      	ldr	r2, [pc, #140]	@ (80072d8 <HAL_TIM_Base_MspInit+0x9c>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d114      	bne.n	8007278 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800724e:	4b23      	ldr	r3, [pc, #140]	@ (80072dc <HAL_TIM_Base_MspInit+0xa0>)
 8007250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007252:	4a22      	ldr	r2, [pc, #136]	@ (80072dc <HAL_TIM_Base_MspInit+0xa0>)
 8007254:	f043 0310 	orr.w	r3, r3, #16
 8007258:	6593      	str	r3, [r2, #88]	@ 0x58
 800725a:	4b20      	ldr	r3, [pc, #128]	@ (80072dc <HAL_TIM_Base_MspInit+0xa0>)
 800725c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800725e:	f003 0310 	and.w	r3, r3, #16
 8007262:	617b      	str	r3, [r7, #20]
 8007264:	697b      	ldr	r3, [r7, #20]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8007266:	2200      	movs	r2, #0
 8007268:	2100      	movs	r1, #0
 800726a:	2036      	movs	r0, #54	@ 0x36
 800726c:	f000 faae 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007270:	2036      	movs	r0, #54	@ 0x36
 8007272:	f000 fad7 	bl	8007824 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8007276:	e02a      	b.n	80072ce <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a18      	ldr	r2, [pc, #96]	@ (80072e0 <HAL_TIM_Base_MspInit+0xa4>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d114      	bne.n	80072ac <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8007282:	4b16      	ldr	r3, [pc, #88]	@ (80072dc <HAL_TIM_Base_MspInit+0xa0>)
 8007284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007286:	4a15      	ldr	r2, [pc, #84]	@ (80072dc <HAL_TIM_Base_MspInit+0xa0>)
 8007288:	f043 0320 	orr.w	r3, r3, #32
 800728c:	6593      	str	r3, [r2, #88]	@ 0x58
 800728e:	4b13      	ldr	r3, [pc, #76]	@ (80072dc <HAL_TIM_Base_MspInit+0xa0>)
 8007290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007292:	f003 0320 	and.w	r3, r3, #32
 8007296:	613b      	str	r3, [r7, #16]
 8007298:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800729a:	2200      	movs	r2, #0
 800729c:	2100      	movs	r1, #0
 800729e:	2037      	movs	r0, #55	@ 0x37
 80072a0:	f000 fa94 	bl	80077cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80072a4:	2037      	movs	r0, #55	@ 0x37
 80072a6:	f000 fabd 	bl	8007824 <HAL_NVIC_EnableIRQ>
}
 80072aa:	e010      	b.n	80072ce <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM15)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a0c      	ldr	r2, [pc, #48]	@ (80072e4 <HAL_TIM_Base_MspInit+0xa8>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d10b      	bne.n	80072ce <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80072b6:	4b09      	ldr	r3, [pc, #36]	@ (80072dc <HAL_TIM_Base_MspInit+0xa0>)
 80072b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072ba:	4a08      	ldr	r2, [pc, #32]	@ (80072dc <HAL_TIM_Base_MspInit+0xa0>)
 80072bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80072c2:	4b06      	ldr	r3, [pc, #24]	@ (80072dc <HAL_TIM_Base_MspInit+0xa0>)
 80072c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072ca:	60fb      	str	r3, [r7, #12]
 80072cc:	68fb      	ldr	r3, [r7, #12]
}
 80072ce:	bf00      	nop
 80072d0:	3718      	adds	r7, #24
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	40001000 	.word	0x40001000
 80072dc:	40021000 	.word	0x40021000
 80072e0:	40001400 	.word	0x40001400
 80072e4:	40014000 	.word	0x40014000

080072e8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b08a      	sub	sp, #40	@ 0x28
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072f0:	f107 0314 	add.w	r3, r7, #20
 80072f4:	2200      	movs	r2, #0
 80072f6:	601a      	str	r2, [r3, #0]
 80072f8:	605a      	str	r2, [r3, #4]
 80072fa:	609a      	str	r2, [r3, #8]
 80072fc:	60da      	str	r2, [r3, #12]
 80072fe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a20      	ldr	r2, [pc, #128]	@ (8007388 <HAL_TIM_MspPostInit+0xa0>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d139      	bne.n	800737e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800730a:	4b20      	ldr	r3, [pc, #128]	@ (800738c <HAL_TIM_MspPostInit+0xa4>)
 800730c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800730e:	4a1f      	ldr	r2, [pc, #124]	@ (800738c <HAL_TIM_MspPostInit+0xa4>)
 8007310:	f043 0301 	orr.w	r3, r3, #1
 8007314:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007316:	4b1d      	ldr	r3, [pc, #116]	@ (800738c <HAL_TIM_MspPostInit+0xa4>)
 8007318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800731a:	f003 0301 	and.w	r3, r3, #1
 800731e:	613b      	str	r3, [r7, #16]
 8007320:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007322:	4b1a      	ldr	r3, [pc, #104]	@ (800738c <HAL_TIM_MspPostInit+0xa4>)
 8007324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007326:	4a19      	ldr	r2, [pc, #100]	@ (800738c <HAL_TIM_MspPostInit+0xa4>)
 8007328:	f043 0302 	orr.w	r3, r3, #2
 800732c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800732e:	4b17      	ldr	r3, [pc, #92]	@ (800738c <HAL_TIM_MspPostInit+0xa4>)
 8007330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007332:	f003 0302 	and.w	r3, r3, #2
 8007336:	60fb      	str	r3, [r7, #12]
 8007338:	68fb      	ldr	r3, [r7, #12]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    PB13     ------> TIM15_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800733a:	2304      	movs	r3, #4
 800733c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800733e:	2302      	movs	r3, #2
 8007340:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007342:	2300      	movs	r3, #0
 8007344:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007346:	2300      	movs	r3, #0
 8007348:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800734a:	230e      	movs	r3, #14
 800734c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800734e:	f107 0314 	add.w	r3, r7, #20
 8007352:	4619      	mov	r1, r3
 8007354:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007358:	f000 fdce 	bl	8007ef8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800735c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007360:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007362:	2302      	movs	r3, #2
 8007364:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007366:	2300      	movs	r3, #0
 8007368:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800736a:	2300      	movs	r3, #0
 800736c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800736e:	230e      	movs	r3, #14
 8007370:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007372:	f107 0314 	add.w	r3, r7, #20
 8007376:	4619      	mov	r1, r3
 8007378:	4805      	ldr	r0, [pc, #20]	@ (8007390 <HAL_TIM_MspPostInit+0xa8>)
 800737a:	f000 fdbd 	bl	8007ef8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 800737e:	bf00      	nop
 8007380:	3728      	adds	r7, #40	@ 0x28
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	40014000 	.word	0x40014000
 800738c:	40021000 	.word	0x40021000
 8007390:	48000400 	.word	0x48000400

08007394 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8007398:	4b14      	ldr	r3, [pc, #80]	@ (80073ec <MX_USART1_UART_Init+0x58>)
 800739a:	4a15      	ldr	r2, [pc, #84]	@ (80073f0 <MX_USART1_UART_Init+0x5c>)
 800739c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800739e:	4b13      	ldr	r3, [pc, #76]	@ (80073ec <MX_USART1_UART_Init+0x58>)
 80073a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80073a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80073a6:	4b11      	ldr	r3, [pc, #68]	@ (80073ec <MX_USART1_UART_Init+0x58>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80073ac:	4b0f      	ldr	r3, [pc, #60]	@ (80073ec <MX_USART1_UART_Init+0x58>)
 80073ae:	2200      	movs	r2, #0
 80073b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80073b2:	4b0e      	ldr	r3, [pc, #56]	@ (80073ec <MX_USART1_UART_Init+0x58>)
 80073b4:	2200      	movs	r2, #0
 80073b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80073b8:	4b0c      	ldr	r3, [pc, #48]	@ (80073ec <MX_USART1_UART_Init+0x58>)
 80073ba:	220c      	movs	r2, #12
 80073bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80073be:	4b0b      	ldr	r3, [pc, #44]	@ (80073ec <MX_USART1_UART_Init+0x58>)
 80073c0:	2200      	movs	r2, #0
 80073c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80073c4:	4b09      	ldr	r3, [pc, #36]	@ (80073ec <MX_USART1_UART_Init+0x58>)
 80073c6:	2200      	movs	r2, #0
 80073c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80073ca:	4b08      	ldr	r3, [pc, #32]	@ (80073ec <MX_USART1_UART_Init+0x58>)
 80073cc:	2200      	movs	r2, #0
 80073ce:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80073d0:	4b06      	ldr	r3, [pc, #24]	@ (80073ec <MX_USART1_UART_Init+0x58>)
 80073d2:	2200      	movs	r2, #0
 80073d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80073d6:	4805      	ldr	r0, [pc, #20]	@ (80073ec <MX_USART1_UART_Init+0x58>)
 80073d8:	f007 fc72 	bl	800ecc0 <HAL_UART_Init>
 80073dc:	4603      	mov	r3, r0
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d001      	beq.n	80073e6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80073e2:	f7ff fab5 	bl	8006950 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80073e6:	bf00      	nop
 80073e8:	bd80      	pop	{r7, pc}
 80073ea:	bf00      	nop
 80073ec:	20003220 	.word	0x20003220
 80073f0:	40013800 	.word	0x40013800

080073f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b0ac      	sub	sp, #176	@ 0xb0
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073fc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007400:	2200      	movs	r2, #0
 8007402:	601a      	str	r2, [r3, #0]
 8007404:	605a      	str	r2, [r3, #4]
 8007406:	609a      	str	r2, [r3, #8]
 8007408:	60da      	str	r2, [r3, #12]
 800740a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800740c:	f107 0314 	add.w	r3, r7, #20
 8007410:	2288      	movs	r2, #136	@ 0x88
 8007412:	2100      	movs	r1, #0
 8007414:	4618      	mov	r0, r3
 8007416:	f008 fe9f 	bl	8010158 <memset>
  if(uartHandle->Instance==USART1)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a21      	ldr	r2, [pc, #132]	@ (80074a4 <HAL_UART_MspInit+0xb0>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d13a      	bne.n	800749a <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007424:	2301      	movs	r3, #1
 8007426:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8007428:	2300      	movs	r3, #0
 800742a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800742c:	f107 0314 	add.w	r3, r7, #20
 8007430:	4618      	mov	r0, r3
 8007432:	f002 fd8f 	bl	8009f54 <HAL_RCCEx_PeriphCLKConfig>
 8007436:	4603      	mov	r3, r0
 8007438:	2b00      	cmp	r3, #0
 800743a:	d001      	beq.n	8007440 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800743c:	f7ff fa88 	bl	8006950 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007440:	4b19      	ldr	r3, [pc, #100]	@ (80074a8 <HAL_UART_MspInit+0xb4>)
 8007442:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007444:	4a18      	ldr	r2, [pc, #96]	@ (80074a8 <HAL_UART_MspInit+0xb4>)
 8007446:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800744a:	6613      	str	r3, [r2, #96]	@ 0x60
 800744c:	4b16      	ldr	r3, [pc, #88]	@ (80074a8 <HAL_UART_MspInit+0xb4>)
 800744e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007450:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007454:	613b      	str	r3, [r7, #16]
 8007456:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007458:	4b13      	ldr	r3, [pc, #76]	@ (80074a8 <HAL_UART_MspInit+0xb4>)
 800745a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800745c:	4a12      	ldr	r2, [pc, #72]	@ (80074a8 <HAL_UART_MspInit+0xb4>)
 800745e:	f043 0302 	orr.w	r3, r3, #2
 8007462:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007464:	4b10      	ldr	r3, [pc, #64]	@ (80074a8 <HAL_UART_MspInit+0xb4>)
 8007466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007468:	f003 0302 	and.w	r3, r3, #2
 800746c:	60fb      	str	r3, [r7, #12]
 800746e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007470:	23c0      	movs	r3, #192	@ 0xc0
 8007472:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007476:	2302      	movs	r3, #2
 8007478:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800747c:	2300      	movs	r3, #0
 800747e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007482:	2303      	movs	r3, #3
 8007484:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007488:	2307      	movs	r3, #7
 800748a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800748e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007492:	4619      	mov	r1, r3
 8007494:	4805      	ldr	r0, [pc, #20]	@ (80074ac <HAL_UART_MspInit+0xb8>)
 8007496:	f000 fd2f 	bl	8007ef8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800749a:	bf00      	nop
 800749c:	37b0      	adds	r7, #176	@ 0xb0
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
 80074a2:	bf00      	nop
 80074a4:	40013800 	.word	0x40013800
 80074a8:	40021000 	.word	0x40021000
 80074ac:	48000400 	.word	0x48000400

080074b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80074b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80074e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80074b4:	f7ff fc82 	bl	8006dbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80074b8:	480c      	ldr	r0, [pc, #48]	@ (80074ec <LoopForever+0x6>)
  ldr r1, =_edata
 80074ba:	490d      	ldr	r1, [pc, #52]	@ (80074f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80074bc:	4a0d      	ldr	r2, [pc, #52]	@ (80074f4 <LoopForever+0xe>)
  movs r3, #0
 80074be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80074c0:	e002      	b.n	80074c8 <LoopCopyDataInit>

080074c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80074c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80074c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80074c6:	3304      	adds	r3, #4

080074c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80074c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80074ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80074cc:	d3f9      	bcc.n	80074c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80074ce:	4a0a      	ldr	r2, [pc, #40]	@ (80074f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80074d0:	4c0a      	ldr	r4, [pc, #40]	@ (80074fc <LoopForever+0x16>)
  movs r3, #0
 80074d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80074d4:	e001      	b.n	80074da <LoopFillZerobss>

080074d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80074d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80074d8:	3204      	adds	r2, #4

080074da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80074da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80074dc:	d3fb      	bcc.n	80074d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80074de:	f008 fe9f 	bl	8010220 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80074e2:	f7ff f92b 	bl	800673c <main>

080074e6 <LoopForever>:

LoopForever:
    b LoopForever
 80074e6:	e7fe      	b.n	80074e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80074e8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80074ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80074f0:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80074f4:	08011750 	.word	0x08011750
  ldr r2, =_sbss
 80074f8:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80074fc:	200033f8 	.word	0x200033f8

08007500 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007500:	e7fe      	b.n	8007500 <ADC1_2_IRQHandler>

08007502 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007502:	b580      	push	{r7, lr}
 8007504:	b082      	sub	sp, #8
 8007506:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007508:	2300      	movs	r3, #0
 800750a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800750c:	2003      	movs	r0, #3
 800750e:	f000 f93d 	bl	800778c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007512:	200f      	movs	r0, #15
 8007514:	f000 f80e 	bl	8007534 <HAL_InitTick>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d002      	beq.n	8007524 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	71fb      	strb	r3, [r7, #7]
 8007522:	e001      	b.n	8007528 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007524:	f7ff fb16 	bl	8006b54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007528:	79fb      	ldrb	r3, [r7, #7]
}
 800752a:	4618      	mov	r0, r3
 800752c:	3708      	adds	r7, #8
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
	...

08007534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800753c:	2300      	movs	r3, #0
 800753e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8007540:	4b17      	ldr	r3, [pc, #92]	@ (80075a0 <HAL_InitTick+0x6c>)
 8007542:	781b      	ldrb	r3, [r3, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d023      	beq.n	8007590 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8007548:	4b16      	ldr	r3, [pc, #88]	@ (80075a4 <HAL_InitTick+0x70>)
 800754a:	681a      	ldr	r2, [r3, #0]
 800754c:	4b14      	ldr	r3, [pc, #80]	@ (80075a0 <HAL_InitTick+0x6c>)
 800754e:	781b      	ldrb	r3, [r3, #0]
 8007550:	4619      	mov	r1, r3
 8007552:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007556:	fbb3 f3f1 	udiv	r3, r3, r1
 800755a:	fbb2 f3f3 	udiv	r3, r2, r3
 800755e:	4618      	mov	r0, r3
 8007560:	f000 f978 	bl	8007854 <HAL_SYSTICK_Config>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d10f      	bne.n	800758a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2b0f      	cmp	r3, #15
 800756e:	d809      	bhi.n	8007584 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007570:	2200      	movs	r2, #0
 8007572:	6879      	ldr	r1, [r7, #4]
 8007574:	f04f 30ff 	mov.w	r0, #4294967295
 8007578:	f000 f928 	bl	80077cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800757c:	4a0a      	ldr	r2, [pc, #40]	@ (80075a8 <HAL_InitTick+0x74>)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6013      	str	r3, [r2, #0]
 8007582:	e007      	b.n	8007594 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	73fb      	strb	r3, [r7, #15]
 8007588:	e004      	b.n	8007594 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	73fb      	strb	r3, [r7, #15]
 800758e:	e001      	b.n	8007594 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007594:	7bfb      	ldrb	r3, [r7, #15]
}
 8007596:	4618      	mov	r0, r3
 8007598:	3710      	adds	r7, #16
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	20000020 	.word	0x20000020
 80075a4:	20000018 	.word	0x20000018
 80075a8:	2000001c 	.word	0x2000001c

080075ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80075ac:	b480      	push	{r7}
 80075ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80075b0:	4b06      	ldr	r3, [pc, #24]	@ (80075cc <HAL_IncTick+0x20>)
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	461a      	mov	r2, r3
 80075b6:	4b06      	ldr	r3, [pc, #24]	@ (80075d0 <HAL_IncTick+0x24>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4413      	add	r3, r2
 80075bc:	4a04      	ldr	r2, [pc, #16]	@ (80075d0 <HAL_IncTick+0x24>)
 80075be:	6013      	str	r3, [r2, #0]
}
 80075c0:	bf00      	nop
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr
 80075ca:	bf00      	nop
 80075cc:	20000020 	.word	0x20000020
 80075d0:	200032a8 	.word	0x200032a8

080075d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80075d4:	b480      	push	{r7}
 80075d6:	af00      	add	r7, sp, #0
  return uwTick;
 80075d8:	4b03      	ldr	r3, [pc, #12]	@ (80075e8 <HAL_GetTick+0x14>)
 80075da:	681b      	ldr	r3, [r3, #0]
}
 80075dc:	4618      	mov	r0, r3
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr
 80075e6:	bf00      	nop
 80075e8:	200032a8 	.word	0x200032a8

080075ec <__NVIC_SetPriorityGrouping>:
{
 80075ec:	b480      	push	{r7}
 80075ee:	b085      	sub	sp, #20
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f003 0307 	and.w	r3, r3, #7
 80075fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80075fc:	4b0c      	ldr	r3, [pc, #48]	@ (8007630 <__NVIC_SetPriorityGrouping+0x44>)
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007602:	68ba      	ldr	r2, [r7, #8]
 8007604:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007608:	4013      	ands	r3, r2
 800760a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007614:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007618:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800761c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800761e:	4a04      	ldr	r2, [pc, #16]	@ (8007630 <__NVIC_SetPriorityGrouping+0x44>)
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	60d3      	str	r3, [r2, #12]
}
 8007624:	bf00      	nop
 8007626:	3714      	adds	r7, #20
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr
 8007630:	e000ed00 	.word	0xe000ed00

08007634 <__NVIC_GetPriorityGrouping>:
{
 8007634:	b480      	push	{r7}
 8007636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007638:	4b04      	ldr	r3, [pc, #16]	@ (800764c <__NVIC_GetPriorityGrouping+0x18>)
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	0a1b      	lsrs	r3, r3, #8
 800763e:	f003 0307 	and.w	r3, r3, #7
}
 8007642:	4618      	mov	r0, r3
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr
 800764c:	e000ed00 	.word	0xe000ed00

08007650 <__NVIC_EnableIRQ>:
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	4603      	mov	r3, r0
 8007658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800765a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800765e:	2b00      	cmp	r3, #0
 8007660:	db0b      	blt.n	800767a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007662:	79fb      	ldrb	r3, [r7, #7]
 8007664:	f003 021f 	and.w	r2, r3, #31
 8007668:	4907      	ldr	r1, [pc, #28]	@ (8007688 <__NVIC_EnableIRQ+0x38>)
 800766a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800766e:	095b      	lsrs	r3, r3, #5
 8007670:	2001      	movs	r0, #1
 8007672:	fa00 f202 	lsl.w	r2, r0, r2
 8007676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800767a:	bf00      	nop
 800767c:	370c      	adds	r7, #12
 800767e:	46bd      	mov	sp, r7
 8007680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007684:	4770      	bx	lr
 8007686:	bf00      	nop
 8007688:	e000e100 	.word	0xe000e100

0800768c <__NVIC_SetPriority>:
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	4603      	mov	r3, r0
 8007694:	6039      	str	r1, [r7, #0]
 8007696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800769c:	2b00      	cmp	r3, #0
 800769e:	db0a      	blt.n	80076b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	b2da      	uxtb	r2, r3
 80076a4:	490c      	ldr	r1, [pc, #48]	@ (80076d8 <__NVIC_SetPriority+0x4c>)
 80076a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076aa:	0112      	lsls	r2, r2, #4
 80076ac:	b2d2      	uxtb	r2, r2
 80076ae:	440b      	add	r3, r1
 80076b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80076b4:	e00a      	b.n	80076cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	b2da      	uxtb	r2, r3
 80076ba:	4908      	ldr	r1, [pc, #32]	@ (80076dc <__NVIC_SetPriority+0x50>)
 80076bc:	79fb      	ldrb	r3, [r7, #7]
 80076be:	f003 030f 	and.w	r3, r3, #15
 80076c2:	3b04      	subs	r3, #4
 80076c4:	0112      	lsls	r2, r2, #4
 80076c6:	b2d2      	uxtb	r2, r2
 80076c8:	440b      	add	r3, r1
 80076ca:	761a      	strb	r2, [r3, #24]
}
 80076cc:	bf00      	nop
 80076ce:	370c      	adds	r7, #12
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr
 80076d8:	e000e100 	.word	0xe000e100
 80076dc:	e000ed00 	.word	0xe000ed00

080076e0 <NVIC_EncodePriority>:
{
 80076e0:	b480      	push	{r7}
 80076e2:	b089      	sub	sp, #36	@ 0x24
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f003 0307 	and.w	r3, r3, #7
 80076f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80076f4:	69fb      	ldr	r3, [r7, #28]
 80076f6:	f1c3 0307 	rsb	r3, r3, #7
 80076fa:	2b04      	cmp	r3, #4
 80076fc:	bf28      	it	cs
 80076fe:	2304      	movcs	r3, #4
 8007700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	3304      	adds	r3, #4
 8007706:	2b06      	cmp	r3, #6
 8007708:	d902      	bls.n	8007710 <NVIC_EncodePriority+0x30>
 800770a:	69fb      	ldr	r3, [r7, #28]
 800770c:	3b03      	subs	r3, #3
 800770e:	e000      	b.n	8007712 <NVIC_EncodePriority+0x32>
 8007710:	2300      	movs	r3, #0
 8007712:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007714:	f04f 32ff 	mov.w	r2, #4294967295
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	fa02 f303 	lsl.w	r3, r2, r3
 800771e:	43da      	mvns	r2, r3
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	401a      	ands	r2, r3
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007728:	f04f 31ff 	mov.w	r1, #4294967295
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	fa01 f303 	lsl.w	r3, r1, r3
 8007732:	43d9      	mvns	r1, r3
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007738:	4313      	orrs	r3, r2
}
 800773a:	4618      	mov	r0, r3
 800773c:	3724      	adds	r7, #36	@ 0x24
 800773e:	46bd      	mov	sp, r7
 8007740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007744:	4770      	bx	lr
	...

08007748 <SysTick_Config>:
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b082      	sub	sp, #8
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	3b01      	subs	r3, #1
 8007754:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007758:	d301      	bcc.n	800775e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800775a:	2301      	movs	r3, #1
 800775c:	e00f      	b.n	800777e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800775e:	4a0a      	ldr	r2, [pc, #40]	@ (8007788 <SysTick_Config+0x40>)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	3b01      	subs	r3, #1
 8007764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007766:	210f      	movs	r1, #15
 8007768:	f04f 30ff 	mov.w	r0, #4294967295
 800776c:	f7ff ff8e 	bl	800768c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007770:	4b05      	ldr	r3, [pc, #20]	@ (8007788 <SysTick_Config+0x40>)
 8007772:	2200      	movs	r2, #0
 8007774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007776:	4b04      	ldr	r3, [pc, #16]	@ (8007788 <SysTick_Config+0x40>)
 8007778:	2207      	movs	r2, #7
 800777a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	3708      	adds	r7, #8
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
 8007786:	bf00      	nop
 8007788:	e000e010 	.word	0xe000e010

0800778c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b082      	sub	sp, #8
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2b07      	cmp	r3, #7
 8007798:	d00f      	beq.n	80077ba <HAL_NVIC_SetPriorityGrouping+0x2e>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2b06      	cmp	r3, #6
 800779e:	d00c      	beq.n	80077ba <HAL_NVIC_SetPriorityGrouping+0x2e>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2b05      	cmp	r3, #5
 80077a4:	d009      	beq.n	80077ba <HAL_NVIC_SetPriorityGrouping+0x2e>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2b04      	cmp	r3, #4
 80077aa:	d006      	beq.n	80077ba <HAL_NVIC_SetPriorityGrouping+0x2e>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2b03      	cmp	r3, #3
 80077b0:	d003      	beq.n	80077ba <HAL_NVIC_SetPriorityGrouping+0x2e>
 80077b2:	21a6      	movs	r1, #166	@ 0xa6
 80077b4:	4804      	ldr	r0, [pc, #16]	@ (80077c8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80077b6:	f7ff f8e3 	bl	8006980 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f7ff ff16 	bl	80075ec <__NVIC_SetPriorityGrouping>
}
 80077c0:	bf00      	nop
 80077c2:	3708      	adds	r7, #8
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	080113c0 	.word	0x080113c0

080077cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b086      	sub	sp, #24
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	4603      	mov	r3, r0
 80077d4:	60b9      	str	r1, [r7, #8]
 80077d6:	607a      	str	r2, [r7, #4]
 80077d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80077da:	2300      	movs	r3, #0
 80077dc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2b0f      	cmp	r3, #15
 80077e2:	d903      	bls.n	80077ec <HAL_NVIC_SetPriority+0x20>
 80077e4:	21be      	movs	r1, #190	@ 0xbe
 80077e6:	480e      	ldr	r0, [pc, #56]	@ (8007820 <HAL_NVIC_SetPriority+0x54>)
 80077e8:	f7ff f8ca 	bl	8006980 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	2b0f      	cmp	r3, #15
 80077f0:	d903      	bls.n	80077fa <HAL_NVIC_SetPriority+0x2e>
 80077f2:	21bf      	movs	r1, #191	@ 0xbf
 80077f4:	480a      	ldr	r0, [pc, #40]	@ (8007820 <HAL_NVIC_SetPriority+0x54>)
 80077f6:	f7ff f8c3 	bl	8006980 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 80077fa:	f7ff ff1b 	bl	8007634 <__NVIC_GetPriorityGrouping>
 80077fe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	68b9      	ldr	r1, [r7, #8]
 8007804:	6978      	ldr	r0, [r7, #20]
 8007806:	f7ff ff6b 	bl	80076e0 <NVIC_EncodePriority>
 800780a:	4602      	mov	r2, r0
 800780c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007810:	4611      	mov	r1, r2
 8007812:	4618      	mov	r0, r3
 8007814:	f7ff ff3a 	bl	800768c <__NVIC_SetPriority>
}
 8007818:	bf00      	nop
 800781a:	3718      	adds	r7, #24
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}
 8007820:	080113c0 	.word	0x080113c0

08007824 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b082      	sub	sp, #8
 8007828:	af00      	add	r7, sp, #0
 800782a:	4603      	mov	r3, r0
 800782c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800782e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007832:	2b00      	cmp	r3, #0
 8007834:	da03      	bge.n	800783e <HAL_NVIC_EnableIRQ+0x1a>
 8007836:	21d2      	movs	r1, #210	@ 0xd2
 8007838:	4805      	ldr	r0, [pc, #20]	@ (8007850 <HAL_NVIC_EnableIRQ+0x2c>)
 800783a:	f7ff f8a1 	bl	8006980 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800783e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007842:	4618      	mov	r0, r3
 8007844:	f7ff ff04 	bl	8007650 <__NVIC_EnableIRQ>
}
 8007848:	bf00      	nop
 800784a:	3708      	adds	r7, #8
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	080113c0 	.word	0x080113c0

08007854 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b082      	sub	sp, #8
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f7ff ff73 	bl	8007748 <SysTick_Config>
 8007862:	4603      	mov	r3, r0
}
 8007864:	4618      	mov	r0, r3
 8007866:	3708      	adds	r7, #8
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d101      	bne.n	800787e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e19d      	b.n	8007bba <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a79      	ldr	r2, [pc, #484]	@ (8007a68 <HAL_DMA_Init+0x1fc>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d044      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a77      	ldr	r2, [pc, #476]	@ (8007a6c <HAL_DMA_Init+0x200>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d03f      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4a76      	ldr	r2, [pc, #472]	@ (8007a70 <HAL_DMA_Init+0x204>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d03a      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a74      	ldr	r2, [pc, #464]	@ (8007a74 <HAL_DMA_Init+0x208>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d035      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a73      	ldr	r2, [pc, #460]	@ (8007a78 <HAL_DMA_Init+0x20c>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d030      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a71      	ldr	r2, [pc, #452]	@ (8007a7c <HAL_DMA_Init+0x210>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d02b      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a70      	ldr	r2, [pc, #448]	@ (8007a80 <HAL_DMA_Init+0x214>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d026      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a6e      	ldr	r2, [pc, #440]	@ (8007a84 <HAL_DMA_Init+0x218>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d021      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a6d      	ldr	r2, [pc, #436]	@ (8007a88 <HAL_DMA_Init+0x21c>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d01c      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a6b      	ldr	r2, [pc, #428]	@ (8007a8c <HAL_DMA_Init+0x220>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d017      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a6a      	ldr	r2, [pc, #424]	@ (8007a90 <HAL_DMA_Init+0x224>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d012      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a68      	ldr	r2, [pc, #416]	@ (8007a94 <HAL_DMA_Init+0x228>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d00d      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a67      	ldr	r2, [pc, #412]	@ (8007a98 <HAL_DMA_Init+0x22c>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d008      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a65      	ldr	r2, [pc, #404]	@ (8007a9c <HAL_DMA_Init+0x230>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d003      	beq.n	8007912 <HAL_DMA_Init+0xa6>
 800790a:	21a5      	movs	r1, #165	@ 0xa5
 800790c:	4864      	ldr	r0, [pc, #400]	@ (8007aa0 <HAL_DMA_Init+0x234>)
 800790e:	f7ff f837 	bl	8006980 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d00c      	beq.n	8007934 <HAL_DMA_Init+0xc8>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	2b10      	cmp	r3, #16
 8007920:	d008      	beq.n	8007934 <HAL_DMA_Init+0xc8>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800792a:	d003      	beq.n	8007934 <HAL_DMA_Init+0xc8>
 800792c:	21a6      	movs	r1, #166	@ 0xa6
 800792e:	485c      	ldr	r0, [pc, #368]	@ (8007aa0 <HAL_DMA_Init+0x234>)
 8007930:	f7ff f826 	bl	8006980 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	68db      	ldr	r3, [r3, #12]
 8007938:	2b40      	cmp	r3, #64	@ 0x40
 800793a:	d007      	beq.n	800794c <HAL_DMA_Init+0xe0>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d003      	beq.n	800794c <HAL_DMA_Init+0xe0>
 8007944:	21a7      	movs	r1, #167	@ 0xa7
 8007946:	4856      	ldr	r0, [pc, #344]	@ (8007aa0 <HAL_DMA_Init+0x234>)
 8007948:	f7ff f81a 	bl	8006980 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	691b      	ldr	r3, [r3, #16]
 8007950:	2b80      	cmp	r3, #128	@ 0x80
 8007952:	d007      	beq.n	8007964 <HAL_DMA_Init+0xf8>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	691b      	ldr	r3, [r3, #16]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d003      	beq.n	8007964 <HAL_DMA_Init+0xf8>
 800795c:	21a8      	movs	r1, #168	@ 0xa8
 800795e:	4850      	ldr	r0, [pc, #320]	@ (8007aa0 <HAL_DMA_Init+0x234>)
 8007960:	f7ff f80e 	bl	8006980 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	695b      	ldr	r3, [r3, #20]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d00d      	beq.n	8007988 <HAL_DMA_Init+0x11c>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	695b      	ldr	r3, [r3, #20]
 8007970:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007974:	d008      	beq.n	8007988 <HAL_DMA_Init+0x11c>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	695b      	ldr	r3, [r3, #20]
 800797a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800797e:	d003      	beq.n	8007988 <HAL_DMA_Init+0x11c>
 8007980:	21a9      	movs	r1, #169	@ 0xa9
 8007982:	4847      	ldr	r0, [pc, #284]	@ (8007aa0 <HAL_DMA_Init+0x234>)
 8007984:	f7fe fffc 	bl	8006980 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	699b      	ldr	r3, [r3, #24]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00d      	beq.n	80079ac <HAL_DMA_Init+0x140>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	699b      	ldr	r3, [r3, #24]
 8007994:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007998:	d008      	beq.n	80079ac <HAL_DMA_Init+0x140>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	699b      	ldr	r3, [r3, #24]
 800799e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079a2:	d003      	beq.n	80079ac <HAL_DMA_Init+0x140>
 80079a4:	21aa      	movs	r1, #170	@ 0xaa
 80079a6:	483e      	ldr	r0, [pc, #248]	@ (8007aa0 <HAL_DMA_Init+0x234>)
 80079a8:	f7fe ffea 	bl	8006980 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	69db      	ldr	r3, [r3, #28]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d007      	beq.n	80079c4 <HAL_DMA_Init+0x158>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	69db      	ldr	r3, [r3, #28]
 80079b8:	2b20      	cmp	r3, #32
 80079ba:	d003      	beq.n	80079c4 <HAL_DMA_Init+0x158>
 80079bc:	21ab      	movs	r1, #171	@ 0xab
 80079be:	4838      	ldr	r0, [pc, #224]	@ (8007aa0 <HAL_DMA_Init+0x234>)
 80079c0:	f7fe ffde 	bl	8006980 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6a1b      	ldr	r3, [r3, #32]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d012      	beq.n	80079f2 <HAL_DMA_Init+0x186>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a1b      	ldr	r3, [r3, #32]
 80079d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079d4:	d00d      	beq.n	80079f2 <HAL_DMA_Init+0x186>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80079de:	d008      	beq.n	80079f2 <HAL_DMA_Init+0x186>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a1b      	ldr	r3, [r3, #32]
 80079e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80079e8:	d003      	beq.n	80079f2 <HAL_DMA_Init+0x186>
 80079ea:	21ac      	movs	r1, #172	@ 0xac
 80079ec:	482c      	ldr	r0, [pc, #176]	@ (8007aa0 <HAL_DMA_Init+0x234>)
 80079ee:	f7fe ffc7 	bl	8006980 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d01f      	beq.n	8007a3a <HAL_DMA_Init+0x1ce>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d01b      	beq.n	8007a3a <HAL_DMA_Init+0x1ce>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d017      	beq.n	8007a3a <HAL_DMA_Init+0x1ce>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	2b03      	cmp	r3, #3
 8007a10:	d013      	beq.n	8007a3a <HAL_DMA_Init+0x1ce>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	2b04      	cmp	r3, #4
 8007a18:	d00f      	beq.n	8007a3a <HAL_DMA_Init+0x1ce>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	2b05      	cmp	r3, #5
 8007a20:	d00b      	beq.n	8007a3a <HAL_DMA_Init+0x1ce>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	2b06      	cmp	r3, #6
 8007a28:	d007      	beq.n	8007a3a <HAL_DMA_Init+0x1ce>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	2b07      	cmp	r3, #7
 8007a30:	d003      	beq.n	8007a3a <HAL_DMA_Init+0x1ce>
 8007a32:	21ae      	movs	r1, #174	@ 0xae
 8007a34:	481a      	ldr	r0, [pc, #104]	@ (8007aa0 <HAL_DMA_Init+0x234>)
 8007a36:	f7fe ffa3 	bl	8006980 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	4b18      	ldr	r3, [pc, #96]	@ (8007aa4 <HAL_DMA_Init+0x238>)
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d836      	bhi.n	8007ab4 <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	4b16      	ldr	r3, [pc, #88]	@ (8007aa8 <HAL_DMA_Init+0x23c>)
 8007a4e:	4413      	add	r3, r2
 8007a50:	4a16      	ldr	r2, [pc, #88]	@ (8007aac <HAL_DMA_Init+0x240>)
 8007a52:	fba2 2303 	umull	r2, r3, r2, r3
 8007a56:	091b      	lsrs	r3, r3, #4
 8007a58:	009a      	lsls	r2, r3, #2
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a13      	ldr	r2, [pc, #76]	@ (8007ab0 <HAL_DMA_Init+0x244>)
 8007a62:	641a      	str	r2, [r3, #64]	@ 0x40
 8007a64:	e035      	b.n	8007ad2 <HAL_DMA_Init+0x266>
 8007a66:	bf00      	nop
 8007a68:	40020008 	.word	0x40020008
 8007a6c:	4002001c 	.word	0x4002001c
 8007a70:	40020030 	.word	0x40020030
 8007a74:	40020044 	.word	0x40020044
 8007a78:	40020058 	.word	0x40020058
 8007a7c:	4002006c 	.word	0x4002006c
 8007a80:	40020080 	.word	0x40020080
 8007a84:	40020408 	.word	0x40020408
 8007a88:	4002041c 	.word	0x4002041c
 8007a8c:	40020430 	.word	0x40020430
 8007a90:	40020444 	.word	0x40020444
 8007a94:	40020458 	.word	0x40020458
 8007a98:	4002046c 	.word	0x4002046c
 8007a9c:	40020480 	.word	0x40020480
 8007aa0:	080113fc 	.word	0x080113fc
 8007aa4:	40020407 	.word	0x40020407
 8007aa8:	bffdfff8 	.word	0xbffdfff8
 8007aac:	cccccccd 	.word	0xcccccccd
 8007ab0:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	461a      	mov	r2, r3
 8007aba:	4b42      	ldr	r3, [pc, #264]	@ (8007bc4 <HAL_DMA_Init+0x358>)
 8007abc:	4413      	add	r3, r2
 8007abe:	4a42      	ldr	r2, [pc, #264]	@ (8007bc8 <HAL_DMA_Init+0x35c>)
 8007ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ac4:	091b      	lsrs	r3, r3, #4
 8007ac6:	009a      	lsls	r2, r3, #2
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4a3f      	ldr	r2, [pc, #252]	@ (8007bcc <HAL_DMA_Init+0x360>)
 8007ad0:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2202      	movs	r2, #2
 8007ad6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007ae8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aec:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007af6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	691b      	ldr	r3, [r3, #16]
 8007afc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	699b      	ldr	r3, [r3, #24]
 8007b08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a1b      	ldr	r3, [r3, #32]
 8007b14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007b16:	68fa      	ldr	r2, [r7, #12]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b2c:	d039      	beq.n	8007ba2 <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b32:	4a27      	ldr	r2, [pc, #156]	@ (8007bd0 <HAL_DMA_Init+0x364>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d11a      	bne.n	8007b6e <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007b38:	4b26      	ldr	r3, [pc, #152]	@ (8007bd4 <HAL_DMA_Init+0x368>)
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b40:	f003 031c 	and.w	r3, r3, #28
 8007b44:	210f      	movs	r1, #15
 8007b46:	fa01 f303 	lsl.w	r3, r1, r3
 8007b4a:	43db      	mvns	r3, r3
 8007b4c:	4921      	ldr	r1, [pc, #132]	@ (8007bd4 <HAL_DMA_Init+0x368>)
 8007b4e:	4013      	ands	r3, r2
 8007b50:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007b52:	4b20      	ldr	r3, [pc, #128]	@ (8007bd4 <HAL_DMA_Init+0x368>)
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6859      	ldr	r1, [r3, #4]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b5e:	f003 031c 	and.w	r3, r3, #28
 8007b62:	fa01 f303 	lsl.w	r3, r1, r3
 8007b66:	491b      	ldr	r1, [pc, #108]	@ (8007bd4 <HAL_DMA_Init+0x368>)
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	600b      	str	r3, [r1, #0]
 8007b6c:	e019      	b.n	8007ba2 <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8007bd8 <HAL_DMA_Init+0x36c>)
 8007b70:	681a      	ldr	r2, [r3, #0]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b76:	f003 031c 	and.w	r3, r3, #28
 8007b7a:	210f      	movs	r1, #15
 8007b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8007b80:	43db      	mvns	r3, r3
 8007b82:	4915      	ldr	r1, [pc, #84]	@ (8007bd8 <HAL_DMA_Init+0x36c>)
 8007b84:	4013      	ands	r3, r2
 8007b86:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007b88:	4b13      	ldr	r3, [pc, #76]	@ (8007bd8 <HAL_DMA_Init+0x36c>)
 8007b8a:	681a      	ldr	r2, [r3, #0]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6859      	ldr	r1, [r3, #4]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b94:	f003 031c 	and.w	r3, r3, #28
 8007b98:	fa01 f303 	lsl.w	r3, r1, r3
 8007b9c:	490e      	ldr	r1, [pc, #56]	@ (8007bd8 <HAL_DMA_Init+0x36c>)
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007bb8:	2300      	movs	r3, #0
}
 8007bba:	4618      	mov	r0, r3
 8007bbc:	3710      	adds	r7, #16
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}
 8007bc2:	bf00      	nop
 8007bc4:	bffdfbf8 	.word	0xbffdfbf8
 8007bc8:	cccccccd 	.word	0xcccccccd
 8007bcc:	40020400 	.word	0x40020400
 8007bd0:	40020000 	.word	0x40020000
 8007bd4:	400200a8 	.word	0x400200a8
 8007bd8:	400204a8 	.word	0x400204a8

08007bdc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b086      	sub	sp, #24
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	607a      	str	r2, [r7, #4]
 8007be8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bea:	2300      	movs	r3, #0
 8007bec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d003      	beq.n	8007bfc <HAL_DMA_Start_IT+0x20>
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bfa:	d304      	bcc.n	8007c06 <HAL_DMA_Start_IT+0x2a>
 8007bfc:	f240 11df 	movw	r1, #479	@ 0x1df
 8007c00:	482c      	ldr	r0, [pc, #176]	@ (8007cb4 <HAL_DMA_Start_IT+0xd8>)
 8007c02:	f7fe febd 	bl	8006980 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d101      	bne.n	8007c14 <HAL_DMA_Start_IT+0x38>
 8007c10:	2302      	movs	r3, #2
 8007c12:	e04b      	b.n	8007cac <HAL_DMA_Start_IT+0xd0>
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	2b01      	cmp	r3, #1
 8007c26:	d13a      	bne.n	8007c9e <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2202      	movs	r2, #2
 8007c2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2200      	movs	r2, #0
 8007c34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f022 0201 	bic.w	r2, r2, #1
 8007c44:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	68b9      	ldr	r1, [r7, #8]
 8007c4c:	68f8      	ldr	r0, [r7, #12]
 8007c4e:	f000 f923 	bl	8007e98 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d008      	beq.n	8007c6c <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f042 020e 	orr.w	r2, r2, #14
 8007c68:	601a      	str	r2, [r3, #0]
 8007c6a:	e00f      	b.n	8007c8c <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681a      	ldr	r2, [r3, #0]
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f022 0204 	bic.w	r2, r2, #4
 8007c7a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f042 020a 	orr.w	r2, r2, #10
 8007c8a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f042 0201 	orr.w	r2, r2, #1
 8007c9a:	601a      	str	r2, [r3, #0]
 8007c9c:	e005      	b.n	8007caa <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007ca6:	2302      	movs	r3, #2
 8007ca8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007caa:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3718      	adds	r7, #24
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	080113fc 	.word	0x080113fc

08007cb8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	2b02      	cmp	r3, #2
 8007cce:	d005      	beq.n	8007cdc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2204      	movs	r2, #4
 8007cd4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	73fb      	strb	r3, [r7, #15]
 8007cda:	e029      	b.n	8007d30 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f022 020e 	bic.w	r2, r2, #14
 8007cea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	681a      	ldr	r2, [r3, #0]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f022 0201 	bic.w	r2, r2, #1
 8007cfa:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d00:	f003 021c 	and.w	r2, r3, #28
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d08:	2101      	movs	r1, #1
 8007d0a:	fa01 f202 	lsl.w	r2, r1, r2
 8007d0e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d003      	beq.n	8007d30 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	4798      	blx	r3
    }
  }
  return status;
 8007d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3710      	adds	r7, #16
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}

08007d3a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007d3a:	b580      	push	{r7, lr}
 8007d3c:	b084      	sub	sp, #16
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d56:	f003 031c 	and.w	r3, r3, #28
 8007d5a:	2204      	movs	r2, #4
 8007d5c:	409a      	lsls	r2, r3
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	4013      	ands	r3, r2
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d026      	beq.n	8007db4 <HAL_DMA_IRQHandler+0x7a>
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	f003 0304 	and.w	r3, r3, #4
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d021      	beq.n	8007db4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f003 0320 	and.w	r3, r3, #32
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d107      	bne.n	8007d8e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f022 0204 	bic.w	r2, r2, #4
 8007d8c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d92:	f003 021c 	and.w	r2, r3, #28
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d9a:	2104      	movs	r1, #4
 8007d9c:	fa01 f202 	lsl.w	r2, r1, r2
 8007da0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d071      	beq.n	8007e8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007db2:	e06c      	b.n	8007e8e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007db8:	f003 031c 	and.w	r3, r3, #28
 8007dbc:	2202      	movs	r2, #2
 8007dbe:	409a      	lsls	r2, r3
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d02e      	beq.n	8007e26 <HAL_DMA_IRQHandler+0xec>
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	f003 0302 	and.w	r3, r3, #2
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d029      	beq.n	8007e26 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f003 0320 	and.w	r3, r3, #32
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d10b      	bne.n	8007df8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f022 020a 	bic.w	r2, r2, #10
 8007dee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dfc:	f003 021c 	and.w	r2, r3, #28
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e04:	2102      	movs	r1, #2
 8007e06:	fa01 f202 	lsl.w	r2, r1, r2
 8007e0a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d038      	beq.n	8007e8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007e24:	e033      	b.n	8007e8e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e2a:	f003 031c 	and.w	r3, r3, #28
 8007e2e:	2208      	movs	r2, #8
 8007e30:	409a      	lsls	r2, r3
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	4013      	ands	r3, r2
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d02a      	beq.n	8007e90 <HAL_DMA_IRQHandler+0x156>
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	f003 0308 	and.w	r3, r3, #8
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d025      	beq.n	8007e90 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f022 020e 	bic.w	r2, r2, #14
 8007e52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e58:	f003 021c 	and.w	r2, r3, #28
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e60:	2101      	movs	r1, #1
 8007e62:	fa01 f202 	lsl.w	r2, r1, r2
 8007e66:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2201      	movs	r2, #1
 8007e72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d004      	beq.n	8007e90 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007e8e:	bf00      	nop
 8007e90:	bf00      	nop
}
 8007e92:	3710      	adds	r7, #16
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b085      	sub	sp, #20
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	607a      	str	r2, [r7, #4]
 8007ea4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007eaa:	f003 021c 	and.w	r2, r3, #28
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eb2:	2101      	movs	r1, #1
 8007eb4:	fa01 f202 	lsl.w	r2, r1, r2
 8007eb8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	683a      	ldr	r2, [r7, #0]
 8007ec0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	2b10      	cmp	r3, #16
 8007ec8:	d108      	bne.n	8007edc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	687a      	ldr	r2, [r7, #4]
 8007ed0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	68ba      	ldr	r2, [r7, #8]
 8007ed8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007eda:	e007      	b.n	8007eec <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	68ba      	ldr	r2, [r7, #8]
 8007ee2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	60da      	str	r2, [r3, #12]
}
 8007eec:	bf00      	nop
 8007eee:	3714      	adds	r7, #20
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr

08007ef8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b086      	sub	sp, #24
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007f02:	2300      	movs	r3, #0
 8007f04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007f0c:	d01f      	beq.n	8007f4e <HAL_GPIO_Init+0x56>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	4a3c      	ldr	r2, [pc, #240]	@ (8008004 <HAL_GPIO_Init+0x10c>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d01b      	beq.n	8007f4e <HAL_GPIO_Init+0x56>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	4a3b      	ldr	r2, [pc, #236]	@ (8008008 <HAL_GPIO_Init+0x110>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d017      	beq.n	8007f4e <HAL_GPIO_Init+0x56>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	4a3a      	ldr	r2, [pc, #232]	@ (800800c <HAL_GPIO_Init+0x114>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d013      	beq.n	8007f4e <HAL_GPIO_Init+0x56>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	4a39      	ldr	r2, [pc, #228]	@ (8008010 <HAL_GPIO_Init+0x118>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d00f      	beq.n	8007f4e <HAL_GPIO_Init+0x56>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	4a38      	ldr	r2, [pc, #224]	@ (8008014 <HAL_GPIO_Init+0x11c>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d00b      	beq.n	8007f4e <HAL_GPIO_Init+0x56>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	4a37      	ldr	r2, [pc, #220]	@ (8008018 <HAL_GPIO_Init+0x120>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d007      	beq.n	8007f4e <HAL_GPIO_Init+0x56>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	4a36      	ldr	r2, [pc, #216]	@ (800801c <HAL_GPIO_Init+0x124>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d003      	beq.n	8007f4e <HAL_GPIO_Init+0x56>
 8007f46:	21aa      	movs	r1, #170	@ 0xaa
 8007f48:	4835      	ldr	r0, [pc, #212]	@ (8008020 <HAL_GPIO_Init+0x128>)
 8007f4a:	f7fe fd19 	bl	8006980 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d004      	beq.n	8007f62 <HAL_GPIO_Init+0x6a>
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f60:	d303      	bcc.n	8007f6a <HAL_GPIO_Init+0x72>
 8007f62:	21ab      	movs	r1, #171	@ 0xab
 8007f64:	482e      	ldr	r0, [pc, #184]	@ (8008020 <HAL_GPIO_Init+0x128>)
 8007f66:	f7fe fd0b 	bl	8006980 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f000 823d 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	f000 8238 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	2b11      	cmp	r3, #17
 8007f84:	f000 8233 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	2b02      	cmp	r3, #2
 8007f8e:	f000 822e 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	2b12      	cmp	r3, #18
 8007f98:	f000 8229 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8007fa4:	f000 8223 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8007fb0:	f000 821d 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8007fbc:	f000 8217 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8007fc8:	f000 8211 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8007fd4:	f000 820b 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8007fe0:	f000 8205 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	2b03      	cmp	r3, #3
 8007fea:	f000 8200 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	2b0b      	cmp	r3, #11
 8007ff4:	f000 81fb 	beq.w	80083ee <HAL_GPIO_Init+0x4f6>
 8007ff8:	21ac      	movs	r1, #172	@ 0xac
 8007ffa:	4809      	ldr	r0, [pc, #36]	@ (8008020 <HAL_GPIO_Init+0x128>)
 8007ffc:	f7fe fcc0 	bl	8006980 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008000:	e1f5      	b.n	80083ee <HAL_GPIO_Init+0x4f6>
 8008002:	bf00      	nop
 8008004:	48000400 	.word	0x48000400
 8008008:	48000800 	.word	0x48000800
 800800c:	48000c00 	.word	0x48000c00
 8008010:	48001000 	.word	0x48001000
 8008014:	48001400 	.word	0x48001400
 8008018:	48001800 	.word	0x48001800
 800801c:	48001c00 	.word	0x48001c00
 8008020:	08011434 	.word	0x08011434
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	2101      	movs	r1, #1
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	fa01 f303 	lsl.w	r3, r1, r3
 8008030:	4013      	ands	r3, r2
 8008032:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2b00      	cmp	r3, #0
 8008038:	f000 81d6 	beq.w	80083e8 <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	f003 0303 	and.w	r3, r3, #3
 8008044:	2b01      	cmp	r3, #1
 8008046:	d005      	beq.n	8008054 <HAL_GPIO_Init+0x15c>
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	f003 0303 	and.w	r3, r3, #3
 8008050:	2b02      	cmp	r3, #2
 8008052:	d144      	bne.n	80080de <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00f      	beq.n	800807c <HAL_GPIO_Init+0x184>
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	2b01      	cmp	r3, #1
 8008062:	d00b      	beq.n	800807c <HAL_GPIO_Init+0x184>
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	2b02      	cmp	r3, #2
 800806a:	d007      	beq.n	800807c <HAL_GPIO_Init+0x184>
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	68db      	ldr	r3, [r3, #12]
 8008070:	2b03      	cmp	r3, #3
 8008072:	d003      	beq.n	800807c <HAL_GPIO_Init+0x184>
 8008074:	21bb      	movs	r1, #187	@ 0xbb
 8008076:	489c      	ldr	r0, [pc, #624]	@ (80082e8 <HAL_GPIO_Init+0x3f0>)
 8008078:	f7fe fc82 	bl	8006980 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	005b      	lsls	r3, r3, #1
 8008086:	2203      	movs	r2, #3
 8008088:	fa02 f303 	lsl.w	r3, r2, r3
 800808c:	43db      	mvns	r3, r3
 800808e:	693a      	ldr	r2, [r7, #16]
 8008090:	4013      	ands	r3, r2
 8008092:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	68da      	ldr	r2, [r3, #12]
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	005b      	lsls	r3, r3, #1
 800809c:	fa02 f303 	lsl.w	r3, r2, r3
 80080a0:	693a      	ldr	r2, [r7, #16]
 80080a2:	4313      	orrs	r3, r2
 80080a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	693a      	ldr	r2, [r7, #16]
 80080aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80080b2:	2201      	movs	r2, #1
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	fa02 f303 	lsl.w	r3, r2, r3
 80080ba:	43db      	mvns	r3, r3
 80080bc:	693a      	ldr	r2, [r7, #16]
 80080be:	4013      	ands	r3, r2
 80080c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	091b      	lsrs	r3, r3, #4
 80080c8:	f003 0201 	and.w	r2, r3, #1
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	fa02 f303 	lsl.w	r3, r2, r3
 80080d2:	693a      	ldr	r2, [r7, #16]
 80080d4:	4313      	orrs	r3, r2
 80080d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	693a      	ldr	r2, [r7, #16]
 80080dc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	f003 0303 	and.w	r3, r3, #3
 80080e6:	2b03      	cmp	r3, #3
 80080e8:	d118      	bne.n	800811c <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80080f0:	2201      	movs	r2, #1
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	fa02 f303 	lsl.w	r3, r2, r3
 80080f8:	43db      	mvns	r3, r3
 80080fa:	693a      	ldr	r2, [r7, #16]
 80080fc:	4013      	ands	r3, r2
 80080fe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	08db      	lsrs	r3, r3, #3
 8008106:	f003 0201 	and.w	r2, r3, #1
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	fa02 f303 	lsl.w	r3, r2, r3
 8008110:	693a      	ldr	r2, [r7, #16]
 8008112:	4313      	orrs	r3, r2
 8008114:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	693a      	ldr	r2, [r7, #16]
 800811a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	f003 0303 	and.w	r3, r3, #3
 8008124:	2b03      	cmp	r3, #3
 8008126:	d027      	beq.n	8008178 <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	689b      	ldr	r3, [r3, #8]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d00b      	beq.n	8008148 <HAL_GPIO_Init+0x250>
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	2b01      	cmp	r3, #1
 8008136:	d007      	beq.n	8008148 <HAL_GPIO_Init+0x250>
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	2b02      	cmp	r3, #2
 800813e:	d003      	beq.n	8008148 <HAL_GPIO_Init+0x250>
 8008140:	21dc      	movs	r1, #220	@ 0xdc
 8008142:	4869      	ldr	r0, [pc, #420]	@ (80082e8 <HAL_GPIO_Init+0x3f0>)
 8008144:	f7fe fc1c 	bl	8006980 <assert_failed>

        temp = GPIOx->PUPDR;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	005b      	lsls	r3, r3, #1
 8008152:	2203      	movs	r2, #3
 8008154:	fa02 f303 	lsl.w	r3, r2, r3
 8008158:	43db      	mvns	r3, r3
 800815a:	693a      	ldr	r2, [r7, #16]
 800815c:	4013      	ands	r3, r2
 800815e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	689a      	ldr	r2, [r3, #8]
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	005b      	lsls	r3, r3, #1
 8008168:	fa02 f303 	lsl.w	r3, r2, r3
 800816c:	693a      	ldr	r2, [r7, #16]
 800816e:	4313      	orrs	r3, r2
 8008170:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	693a      	ldr	r2, [r7, #16]
 8008176:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	f003 0303 	and.w	r3, r3, #3
 8008180:	2b02      	cmp	r3, #2
 8008182:	d14f      	bne.n	8008224 <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800818a:	d01f      	beq.n	80081cc <HAL_GPIO_Init+0x2d4>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4a57      	ldr	r2, [pc, #348]	@ (80082ec <HAL_GPIO_Init+0x3f4>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d01b      	beq.n	80081cc <HAL_GPIO_Init+0x2d4>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	4a56      	ldr	r2, [pc, #344]	@ (80082f0 <HAL_GPIO_Init+0x3f8>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d017      	beq.n	80081cc <HAL_GPIO_Init+0x2d4>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	4a55      	ldr	r2, [pc, #340]	@ (80082f4 <HAL_GPIO_Init+0x3fc>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d013      	beq.n	80081cc <HAL_GPIO_Init+0x2d4>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	4a54      	ldr	r2, [pc, #336]	@ (80082f8 <HAL_GPIO_Init+0x400>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d00f      	beq.n	80081cc <HAL_GPIO_Init+0x2d4>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	4a53      	ldr	r2, [pc, #332]	@ (80082fc <HAL_GPIO_Init+0x404>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d00b      	beq.n	80081cc <HAL_GPIO_Init+0x2d4>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	4a52      	ldr	r2, [pc, #328]	@ (8008300 <HAL_GPIO_Init+0x408>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d007      	beq.n	80081cc <HAL_GPIO_Init+0x2d4>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	4a51      	ldr	r2, [pc, #324]	@ (8008304 <HAL_GPIO_Init+0x40c>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d003      	beq.n	80081cc <HAL_GPIO_Init+0x2d4>
 80081c4:	21e8      	movs	r1, #232	@ 0xe8
 80081c6:	4848      	ldr	r0, [pc, #288]	@ (80082e8 <HAL_GPIO_Init+0x3f0>)
 80081c8:	f7fe fbda 	bl	8006980 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	2b0f      	cmp	r3, #15
 80081d2:	d903      	bls.n	80081dc <HAL_GPIO_Init+0x2e4>
 80081d4:	21e9      	movs	r1, #233	@ 0xe9
 80081d6:	4844      	ldr	r0, [pc, #272]	@ (80082e8 <HAL_GPIO_Init+0x3f0>)
 80081d8:	f7fe fbd2 	bl	8006980 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	08da      	lsrs	r2, r3, #3
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	3208      	adds	r2, #8
 80081e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	f003 0307 	and.w	r3, r3, #7
 80081f0:	009b      	lsls	r3, r3, #2
 80081f2:	220f      	movs	r2, #15
 80081f4:	fa02 f303 	lsl.w	r3, r2, r3
 80081f8:	43db      	mvns	r3, r3
 80081fa:	693a      	ldr	r2, [r7, #16]
 80081fc:	4013      	ands	r3, r2
 80081fe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	691a      	ldr	r2, [r3, #16]
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	f003 0307 	and.w	r3, r3, #7
 800820a:	009b      	lsls	r3, r3, #2
 800820c:	fa02 f303 	lsl.w	r3, r2, r3
 8008210:	693a      	ldr	r2, [r7, #16]
 8008212:	4313      	orrs	r3, r2
 8008214:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	08da      	lsrs	r2, r3, #3
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	3208      	adds	r2, #8
 800821e:	6939      	ldr	r1, [r7, #16]
 8008220:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	005b      	lsls	r3, r3, #1
 800822e:	2203      	movs	r2, #3
 8008230:	fa02 f303 	lsl.w	r3, r2, r3
 8008234:	43db      	mvns	r3, r3
 8008236:	693a      	ldr	r2, [r7, #16]
 8008238:	4013      	ands	r3, r2
 800823a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	f003 0203 	and.w	r2, r3, #3
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	005b      	lsls	r3, r3, #1
 8008248:	fa02 f303 	lsl.w	r3, r2, r3
 800824c:	693a      	ldr	r2, [r7, #16]
 800824e:	4313      	orrs	r3, r2
 8008250:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	693a      	ldr	r2, [r7, #16]
 8008256:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008260:	2b00      	cmp	r3, #0
 8008262:	f000 80c1 	beq.w	80083e8 <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008266:	4b28      	ldr	r3, [pc, #160]	@ (8008308 <HAL_GPIO_Init+0x410>)
 8008268:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800826a:	4a27      	ldr	r2, [pc, #156]	@ (8008308 <HAL_GPIO_Init+0x410>)
 800826c:	f043 0301 	orr.w	r3, r3, #1
 8008270:	6613      	str	r3, [r2, #96]	@ 0x60
 8008272:	4b25      	ldr	r3, [pc, #148]	@ (8008308 <HAL_GPIO_Init+0x410>)
 8008274:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008276:	f003 0301 	and.w	r3, r3, #1
 800827a:	60bb      	str	r3, [r7, #8]
 800827c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800827e:	4a23      	ldr	r2, [pc, #140]	@ (800830c <HAL_GPIO_Init+0x414>)
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	089b      	lsrs	r3, r3, #2
 8008284:	3302      	adds	r3, #2
 8008286:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800828a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	f003 0303 	and.w	r3, r3, #3
 8008292:	009b      	lsls	r3, r3, #2
 8008294:	220f      	movs	r2, #15
 8008296:	fa02 f303 	lsl.w	r3, r2, r3
 800829a:	43db      	mvns	r3, r3
 800829c:	693a      	ldr	r2, [r7, #16]
 800829e:	4013      	ands	r3, r2
 80082a0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80082a8:	d03a      	beq.n	8008320 <HAL_GPIO_Init+0x428>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	4a0f      	ldr	r2, [pc, #60]	@ (80082ec <HAL_GPIO_Init+0x3f4>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d034      	beq.n	800831c <HAL_GPIO_Init+0x424>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	4a0e      	ldr	r2, [pc, #56]	@ (80082f0 <HAL_GPIO_Init+0x3f8>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d02e      	beq.n	8008318 <HAL_GPIO_Init+0x420>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	4a0d      	ldr	r2, [pc, #52]	@ (80082f4 <HAL_GPIO_Init+0x3fc>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d028      	beq.n	8008314 <HAL_GPIO_Init+0x41c>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	4a0c      	ldr	r2, [pc, #48]	@ (80082f8 <HAL_GPIO_Init+0x400>)
 80082c6:	4293      	cmp	r3, r2
 80082c8:	d022      	beq.n	8008310 <HAL_GPIO_Init+0x418>
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	4a0b      	ldr	r2, [pc, #44]	@ (80082fc <HAL_GPIO_Init+0x404>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d007      	beq.n	80082e2 <HAL_GPIO_Init+0x3ea>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	4a0a      	ldr	r2, [pc, #40]	@ (8008300 <HAL_GPIO_Init+0x408>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d101      	bne.n	80082de <HAL_GPIO_Init+0x3e6>
 80082da:	2306      	movs	r3, #6
 80082dc:	e021      	b.n	8008322 <HAL_GPIO_Init+0x42a>
 80082de:	2307      	movs	r3, #7
 80082e0:	e01f      	b.n	8008322 <HAL_GPIO_Init+0x42a>
 80082e2:	2305      	movs	r3, #5
 80082e4:	e01d      	b.n	8008322 <HAL_GPIO_Init+0x42a>
 80082e6:	bf00      	nop
 80082e8:	08011434 	.word	0x08011434
 80082ec:	48000400 	.word	0x48000400
 80082f0:	48000800 	.word	0x48000800
 80082f4:	48000c00 	.word	0x48000c00
 80082f8:	48001000 	.word	0x48001000
 80082fc:	48001400 	.word	0x48001400
 8008300:	48001800 	.word	0x48001800
 8008304:	48001c00 	.word	0x48001c00
 8008308:	40021000 	.word	0x40021000
 800830c:	40010000 	.word	0x40010000
 8008310:	2304      	movs	r3, #4
 8008312:	e006      	b.n	8008322 <HAL_GPIO_Init+0x42a>
 8008314:	2303      	movs	r3, #3
 8008316:	e004      	b.n	8008322 <HAL_GPIO_Init+0x42a>
 8008318:	2302      	movs	r3, #2
 800831a:	e002      	b.n	8008322 <HAL_GPIO_Init+0x42a>
 800831c:	2301      	movs	r3, #1
 800831e:	e000      	b.n	8008322 <HAL_GPIO_Init+0x42a>
 8008320:	2300      	movs	r3, #0
 8008322:	697a      	ldr	r2, [r7, #20]
 8008324:	f002 0203 	and.w	r2, r2, #3
 8008328:	0092      	lsls	r2, r2, #2
 800832a:	4093      	lsls	r3, r2
 800832c:	693a      	ldr	r2, [r7, #16]
 800832e:	4313      	orrs	r3, r2
 8008330:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008332:	4935      	ldr	r1, [pc, #212]	@ (8008408 <HAL_GPIO_Init+0x510>)
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	089b      	lsrs	r3, r3, #2
 8008338:	3302      	adds	r3, #2
 800833a:	693a      	ldr	r2, [r7, #16]
 800833c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008340:	4b32      	ldr	r3, [pc, #200]	@ (800840c <HAL_GPIO_Init+0x514>)
 8008342:	689b      	ldr	r3, [r3, #8]
 8008344:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	43db      	mvns	r3, r3
 800834a:	693a      	ldr	r2, [r7, #16]
 800834c:	4013      	ands	r3, r2
 800834e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008358:	2b00      	cmp	r3, #0
 800835a:	d003      	beq.n	8008364 <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 800835c:	693a      	ldr	r2, [r7, #16]
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	4313      	orrs	r3, r2
 8008362:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008364:	4a29      	ldr	r2, [pc, #164]	@ (800840c <HAL_GPIO_Init+0x514>)
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800836a:	4b28      	ldr	r3, [pc, #160]	@ (800840c <HAL_GPIO_Init+0x514>)
 800836c:	68db      	ldr	r3, [r3, #12]
 800836e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	43db      	mvns	r3, r3
 8008374:	693a      	ldr	r2, [r7, #16]
 8008376:	4013      	ands	r3, r2
 8008378:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008382:	2b00      	cmp	r3, #0
 8008384:	d003      	beq.n	800838e <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 8008386:	693a      	ldr	r2, [r7, #16]
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	4313      	orrs	r3, r2
 800838c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800838e:	4a1f      	ldr	r2, [pc, #124]	@ (800840c <HAL_GPIO_Init+0x514>)
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008394:	4b1d      	ldr	r3, [pc, #116]	@ (800840c <HAL_GPIO_Init+0x514>)
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	43db      	mvns	r3, r3
 800839e:	693a      	ldr	r2, [r7, #16]
 80083a0:	4013      	ands	r3, r2
 80083a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d003      	beq.n	80083b8 <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 80083b0:	693a      	ldr	r2, [r7, #16]
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80083b8:	4a14      	ldr	r2, [pc, #80]	@ (800840c <HAL_GPIO_Init+0x514>)
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80083be:	4b13      	ldr	r3, [pc, #76]	@ (800840c <HAL_GPIO_Init+0x514>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	43db      	mvns	r3, r3
 80083c8:	693a      	ldr	r2, [r7, #16]
 80083ca:	4013      	ands	r3, r2
 80083cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d003      	beq.n	80083e2 <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 80083da:	693a      	ldr	r2, [r7, #16]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	4313      	orrs	r3, r2
 80083e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80083e2:	4a0a      	ldr	r2, [pc, #40]	@ (800840c <HAL_GPIO_Init+0x514>)
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	3301      	adds	r3, #1
 80083ec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	fa22 f303 	lsr.w	r3, r2, r3
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f47f ae13 	bne.w	8008024 <HAL_GPIO_Init+0x12c>
  }
}
 80083fe:	bf00      	nop
 8008400:	bf00      	nop
 8008402:	3718      	adds	r7, #24
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}
 8008408:	40010000 	.word	0x40010000
 800840c:	40010400 	.word	0x40010400

08008410 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b084      	sub	sp, #16
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	460b      	mov	r3, r1
 800841a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800841c:	887b      	ldrh	r3, [r7, #2]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d104      	bne.n	800842c <HAL_GPIO_ReadPin+0x1c>
 8008422:	f44f 71c7 	mov.w	r1, #398	@ 0x18e
 8008426:	4809      	ldr	r0, [pc, #36]	@ (800844c <HAL_GPIO_ReadPin+0x3c>)
 8008428:	f7fe faaa 	bl	8006980 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	691a      	ldr	r2, [r3, #16]
 8008430:	887b      	ldrh	r3, [r7, #2]
 8008432:	4013      	ands	r3, r2
 8008434:	2b00      	cmp	r3, #0
 8008436:	d002      	beq.n	800843e <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8008438:	2301      	movs	r3, #1
 800843a:	73fb      	strb	r3, [r7, #15]
 800843c:	e001      	b.n	8008442 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800843e:	2300      	movs	r3, #0
 8008440:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008442:	7bfb      	ldrb	r3, [r7, #15]
}
 8008444:	4618      	mov	r0, r3
 8008446:	3710      	adds	r7, #16
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}
 800844c:	08011434 	.word	0x08011434

08008450 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b082      	sub	sp, #8
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	460b      	mov	r3, r1
 800845a:	807b      	strh	r3, [r7, #2]
 800845c:	4613      	mov	r3, r2
 800845e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8008460:	887b      	ldrh	r3, [r7, #2]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d104      	bne.n	8008470 <HAL_GPIO_WritePin+0x20>
 8008466:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 800846a:	480e      	ldr	r0, [pc, #56]	@ (80084a4 <HAL_GPIO_WritePin+0x54>)
 800846c:	f7fe fa88 	bl	8006980 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8008470:	787b      	ldrb	r3, [r7, #1]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d007      	beq.n	8008486 <HAL_GPIO_WritePin+0x36>
 8008476:	787b      	ldrb	r3, [r7, #1]
 8008478:	2b01      	cmp	r3, #1
 800847a:	d004      	beq.n	8008486 <HAL_GPIO_WritePin+0x36>
 800847c:	f240 11af 	movw	r1, #431	@ 0x1af
 8008480:	4808      	ldr	r0, [pc, #32]	@ (80084a4 <HAL_GPIO_WritePin+0x54>)
 8008482:	f7fe fa7d 	bl	8006980 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8008486:	787b      	ldrb	r3, [r7, #1]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d003      	beq.n	8008494 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800848c:	887a      	ldrh	r2, [r7, #2]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008492:	e002      	b.n	800849a <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008494:	887a      	ldrh	r2, [r7, #2]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800849a:	bf00      	nop
 800849c:	3708      	adds	r7, #8
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}
 80084a2:	bf00      	nop
 80084a4:	08011434 	.word	0x08011434

080084a8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
 80084b0:	460b      	mov	r3, r1
 80084b2:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80084b4:	887b      	ldrh	r3, [r7, #2]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d104      	bne.n	80084c4 <HAL_GPIO_TogglePin+0x1c>
 80084ba:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 80084be:	480a      	ldr	r0, [pc, #40]	@ (80084e8 <HAL_GPIO_TogglePin+0x40>)
 80084c0:	f7fe fa5e 	bl	8006980 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	695b      	ldr	r3, [r3, #20]
 80084c8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80084ca:	887a      	ldrh	r2, [r7, #2]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	4013      	ands	r3, r2
 80084d0:	041a      	lsls	r2, r3, #16
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	43d9      	mvns	r1, r3
 80084d6:	887b      	ldrh	r3, [r7, #2]
 80084d8:	400b      	ands	r3, r1
 80084da:	431a      	orrs	r2, r3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	619a      	str	r2, [r3, #24]
}
 80084e0:	bf00      	nop
 80084e2:	3710      	adds	r7, #16
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}
 80084e8:	08011434 	.word	0x08011434

080084ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b082      	sub	sp, #8
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	4603      	mov	r3, r0
 80084f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80084f6:	4b08      	ldr	r3, [pc, #32]	@ (8008518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80084f8:	695a      	ldr	r2, [r3, #20]
 80084fa:	88fb      	ldrh	r3, [r7, #6]
 80084fc:	4013      	ands	r3, r2
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d006      	beq.n	8008510 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008502:	4a05      	ldr	r2, [pc, #20]	@ (8008518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008504:	88fb      	ldrh	r3, [r7, #6]
 8008506:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008508:	88fb      	ldrh	r3, [r7, #6]
 800850a:	4618      	mov	r0, r3
 800850c:	f7fe f9ce 	bl	80068ac <HAL_GPIO_EXTI_Callback>
  }
}
 8008510:	bf00      	nop
 8008512:	3708      	adds	r7, #8
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	40010400 	.word	0x40010400

0800851c <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d101      	bne.n	800852e <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	e1f3      	b.n	8008916 <HAL_LPTIM_Init+0x3fa>
  }

  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	4a8e      	ldr	r2, [pc, #568]	@ (800876c <HAL_LPTIM_Init+0x250>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d008      	beq.n	800854a <HAL_LPTIM_Init+0x2e>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a8c      	ldr	r2, [pc, #560]	@ (8008770 <HAL_LPTIM_Init+0x254>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d003      	beq.n	800854a <HAL_LPTIM_Init+0x2e>
 8008542:	21fc      	movs	r1, #252	@ 0xfc
 8008544:	488b      	ldr	r0, [pc, #556]	@ (8008774 <HAL_LPTIM_Init+0x258>)
 8008546:	f7fe fa1b 	bl	8006980 <assert_failed>

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	2b01      	cmp	r3, #1
 8008550:	d007      	beq.n	8008562 <HAL_LPTIM_Init+0x46>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d003      	beq.n	8008562 <HAL_LPTIM_Init+0x46>
 800855a:	21fe      	movs	r1, #254	@ 0xfe
 800855c:	4885      	ldr	r0, [pc, #532]	@ (8008774 <HAL_LPTIM_Init+0x258>)
 800855e:	f7fe fa0f 	bl	8006980 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d026      	beq.n	80085b8 <HAL_LPTIM_Init+0x9c>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	689b      	ldr	r3, [r3, #8]
 800856e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008572:	d021      	beq.n	80085b8 <HAL_LPTIM_Init+0x9c>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800857c:	d01c      	beq.n	80085b8 <HAL_LPTIM_Init+0x9c>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008586:	d017      	beq.n	80085b8 <HAL_LPTIM_Init+0x9c>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	689b      	ldr	r3, [r3, #8]
 800858c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008590:	d012      	beq.n	80085b8 <HAL_LPTIM_Init+0x9c>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800859a:	d00d      	beq.n	80085b8 <HAL_LPTIM_Init+0x9c>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80085a4:	d008      	beq.n	80085b8 <HAL_LPTIM_Init+0x9c>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80085ae:	d003      	beq.n	80085b8 <HAL_LPTIM_Init+0x9c>
 80085b0:	21ff      	movs	r1, #255	@ 0xff
 80085b2:	4870      	ldr	r0, [pc, #448]	@ (8008774 <HAL_LPTIM_Init+0x258>)
 80085b4:	f7fe f9e4 	bl	8006980 <assert_failed>
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d004      	beq.n	80085ca <HAL_LPTIM_Init+0xae>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80085c8:	d125      	bne.n	8008616 <HAL_LPTIM_Init+0xfa>
  {
    assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d00c      	beq.n	80085ec <HAL_LPTIM_Init+0xd0>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	2b02      	cmp	r3, #2
 80085d8:	d008      	beq.n	80085ec <HAL_LPTIM_Init+0xd0>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	2b04      	cmp	r3, #4
 80085e0:	d004      	beq.n	80085ec <HAL_LPTIM_Init+0xd0>
 80085e2:	f240 1103 	movw	r1, #259	@ 0x103
 80085e6:	4863      	ldr	r0, [pc, #396]	@ (8008774 <HAL_LPTIM_Init+0x258>)
 80085e8:	f7fe f9ca 	bl	8006980 <assert_failed>
    assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime));
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	691b      	ldr	r3, [r3, #16]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d010      	beq.n	8008616 <HAL_LPTIM_Init+0xfa>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	691b      	ldr	r3, [r3, #16]
 80085f8:	2b08      	cmp	r3, #8
 80085fa:	d00c      	beq.n	8008616 <HAL_LPTIM_Init+0xfa>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	691b      	ldr	r3, [r3, #16]
 8008600:	2b10      	cmp	r3, #16
 8008602:	d008      	beq.n	8008616 <HAL_LPTIM_Init+0xfa>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	691b      	ldr	r3, [r3, #16]
 8008608:	2b18      	cmp	r3, #24
 800860a:	d004      	beq.n	8008616 <HAL_LPTIM_Init+0xfa>
 800860c:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8008610:	4858      	ldr	r0, [pc, #352]	@ (8008774 <HAL_LPTIM_Init+0x258>)
 8008612:	f7fe f9b5 	bl	8006980 <assert_failed>
  }
  assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source));
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	695b      	ldr	r3, [r3, #20]
 800861a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800861e:	4293      	cmp	r3, r2
 8008620:	d02b      	beq.n	800867a <HAL_LPTIM_Init+0x15e>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	695b      	ldr	r3, [r3, #20]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d027      	beq.n	800867a <HAL_LPTIM_Init+0x15e>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	695b      	ldr	r3, [r3, #20]
 800862e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008632:	d022      	beq.n	800867a <HAL_LPTIM_Init+0x15e>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	695b      	ldr	r3, [r3, #20]
 8008638:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800863c:	d01d      	beq.n	800867a <HAL_LPTIM_Init+0x15e>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	695b      	ldr	r3, [r3, #20]
 8008642:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008646:	d018      	beq.n	800867a <HAL_LPTIM_Init+0x15e>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	695b      	ldr	r3, [r3, #20]
 800864c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008650:	d013      	beq.n	800867a <HAL_LPTIM_Init+0x15e>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	695b      	ldr	r3, [r3, #20]
 8008656:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800865a:	d00e      	beq.n	800867a <HAL_LPTIM_Init+0x15e>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	695b      	ldr	r3, [r3, #20]
 8008660:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008664:	d009      	beq.n	800867a <HAL_LPTIM_Init+0x15e>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	695b      	ldr	r3, [r3, #20]
 800866a:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800866e:	d004      	beq.n	800867a <HAL_LPTIM_Init+0x15e>
 8008670:	f44f 7183 	mov.w	r1, #262	@ 0x106
 8008674:	483f      	ldr	r0, [pc, #252]	@ (8008774 <HAL_LPTIM_Init+0x258>)
 8008676:	f7fe f983 	bl	8006980 <assert_failed>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	695b      	ldr	r3, [r3, #20]
 800867e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008682:	4293      	cmp	r3, r2
 8008684:	d028      	beq.n	80086d8 <HAL_LPTIM_Init+0x1bc>
  {
    assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge));
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	699b      	ldr	r3, [r3, #24]
 800868a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800868e:	d00e      	beq.n	80086ae <HAL_LPTIM_Init+0x192>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	699b      	ldr	r3, [r3, #24]
 8008694:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008698:	d009      	beq.n	80086ae <HAL_LPTIM_Init+0x192>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	699b      	ldr	r3, [r3, #24]
 800869e:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80086a2:	d004      	beq.n	80086ae <HAL_LPTIM_Init+0x192>
 80086a4:	f240 1109 	movw	r1, #265	@ 0x109
 80086a8:	4832      	ldr	r0, [pc, #200]	@ (8008774 <HAL_LPTIM_Init+0x258>)
 80086aa:	f7fe f969 	bl	8006980 <assert_failed>
    assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime));
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	69db      	ldr	r3, [r3, #28]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d010      	beq.n	80086d8 <HAL_LPTIM_Init+0x1bc>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	69db      	ldr	r3, [r3, #28]
 80086ba:	2b40      	cmp	r3, #64	@ 0x40
 80086bc:	d00c      	beq.n	80086d8 <HAL_LPTIM_Init+0x1bc>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	69db      	ldr	r3, [r3, #28]
 80086c2:	2b80      	cmp	r3, #128	@ 0x80
 80086c4:	d008      	beq.n	80086d8 <HAL_LPTIM_Init+0x1bc>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	69db      	ldr	r3, [r3, #28]
 80086ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80086cc:	d004      	beq.n	80086d8 <HAL_LPTIM_Init+0x1bc>
 80086ce:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 80086d2:	4828      	ldr	r0, [pc, #160]	@ (8008774 <HAL_LPTIM_Init+0x258>)
 80086d4:	f7fe f954 	bl	8006980 <assert_failed>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6a1b      	ldr	r3, [r3, #32]
 80086dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086e0:	d008      	beq.n	80086f4 <HAL_LPTIM_Init+0x1d8>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a1b      	ldr	r3, [r3, #32]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d004      	beq.n	80086f4 <HAL_LPTIM_Init+0x1d8>
 80086ea:	f44f 7186 	mov.w	r1, #268	@ 0x10c
 80086ee:	4821      	ldr	r0, [pc, #132]	@ (8008774 <HAL_LPTIM_Init+0x258>)
 80086f0:	f7fe f946 	bl	8006980 <assert_failed>
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d009      	beq.n	8008710 <HAL_LPTIM_Init+0x1f4>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008700:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008704:	d004      	beq.n	8008710 <HAL_LPTIM_Init+0x1f4>
 8008706:	f240 110d 	movw	r1, #269	@ 0x10d
 800870a:	481a      	ldr	r0, [pc, #104]	@ (8008774 <HAL_LPTIM_Init+0x258>)
 800870c:	f7fe f938 	bl	8006980 <assert_failed>
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008714:	2b00      	cmp	r3, #0
 8008716:	d009      	beq.n	800872c <HAL_LPTIM_Init+0x210>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800871c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008720:	d004      	beq.n	800872c <HAL_LPTIM_Init+0x210>
 8008722:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8008726:	4813      	ldr	r0, [pc, #76]	@ (8008774 <HAL_LPTIM_Init+0x258>)
 8008728:	f7fe f92a 	bl	8006980 <assert_failed>
#if defined(LPTIM_RCR_REP)
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));
#endif

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8008732:	b2db      	uxtb	r3, r3
 8008734:	2b00      	cmp	r3, #0
 8008736:	d106      	bne.n	8008746 <HAL_LPTIM_Init+0x22a>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2200      	movs	r2, #0
 800873c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f7fd ff95 	bl	8006670 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2202      	movs	r2, #2
 800874a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  }

#endif

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	68db      	ldr	r3, [r3, #12]
 8008754:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	2b01      	cmp	r3, #1
 800875c:	d00c      	beq.n	8008778 <HAL_LPTIM_Init+0x25c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008762:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008766:	d10b      	bne.n	8008780 <HAL_LPTIM_Init+0x264>
 8008768:	e006      	b.n	8008778 <HAL_LPTIM_Init+0x25c>
 800876a:	bf00      	nop
 800876c:	40007c00 	.word	0x40007c00
 8008770:	40009400 	.word	0x40009400
 8008774:	08011470 	.word	0x08011470
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f023 031e 	bic.w	r3, r3, #30
 800877e:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	695b      	ldr	r3, [r3, #20]
 8008784:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008788:	4293      	cmp	r3, r2
 800878a:	d005      	beq.n	8008798 <HAL_LPTIM_Init+0x27c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8008792:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008796:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	4b61      	ldr	r3, [pc, #388]	@ (8008920 <HAL_LPTIM_Init+0x404>)
 800879c:	4013      	ands	r3, r2
 800879e:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80087a8:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 80087ae:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 80087b4:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 80087ba:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80087bc:	68fa      	ldr	r2, [r7, #12]
 80087be:	4313      	orrs	r3, r2
 80087c0:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d107      	bne.n	80087da <HAL_LPTIM_Init+0x2be>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80087d2:	4313      	orrs	r3, r2
 80087d4:	68fa      	ldr	r2, [r7, #12]
 80087d6:	4313      	orrs	r3, r2
 80087d8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	2b01      	cmp	r3, #1
 80087e0:	d004      	beq.n	80087ec <HAL_LPTIM_Init+0x2d0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80087ea:	d107      	bne.n	80087fc <HAL_LPTIM_Init+0x2e0>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80087f4:	4313      	orrs	r3, r2
 80087f6:	68fa      	ldr	r2, [r7, #12]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	695b      	ldr	r3, [r3, #20]
 8008800:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008804:	4293      	cmp	r3, r2
 8008806:	d00a      	beq.n	800881e <HAL_LPTIM_Init+0x302>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008810:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8008816:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	4313      	orrs	r3, r2
 800881c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	68fa      	ldr	r2, [r7, #12]
 8008824:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	4a3e      	ldr	r2, [pc, #248]	@ (8008924 <HAL_LPTIM_Init+0x408>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d141      	bne.n	80088b4 <HAL_LPTIM_Init+0x398>
  {
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a3b      	ldr	r2, [pc, #236]	@ (8008924 <HAL_LPTIM_Init+0x408>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d107      	bne.n	800884a <HAL_LPTIM_Init+0x32e>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800883e:	2b00      	cmp	r3, #0
 8008840:	d01d      	beq.n	800887e <HAL_LPTIM_Init+0x362>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008846:	2b01      	cmp	r3, #1
 8008848:	d019      	beq.n	800887e <HAL_LPTIM_Init+0x362>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a36      	ldr	r2, [pc, #216]	@ (8008928 <HAL_LPTIM_Init+0x40c>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d10f      	bne.n	8008874 <HAL_LPTIM_Init+0x358>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008858:	2b00      	cmp	r3, #0
 800885a:	d010      	beq.n	800887e <HAL_LPTIM_Init+0x362>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008860:	2b01      	cmp	r3, #1
 8008862:	d00c      	beq.n	800887e <HAL_LPTIM_Init+0x362>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008868:	2b02      	cmp	r3, #2
 800886a:	d008      	beq.n	800887e <HAL_LPTIM_Init+0x362>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008870:	2b03      	cmp	r3, #3
 8008872:	d004      	beq.n	800887e <HAL_LPTIM_Init+0x362>
 8008874:	f240 117f 	movw	r1, #383	@ 0x17f
 8008878:	482c      	ldr	r0, [pc, #176]	@ (800892c <HAL_LPTIM_Init+0x410>)
 800887a:	f7fe f881 	bl	8006980 <assert_failed>
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a28      	ldr	r2, [pc, #160]	@ (8008924 <HAL_LPTIM_Init+0x408>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d107      	bne.n	8008898 <HAL_LPTIM_Init+0x37c>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800888c:	2b00      	cmp	r3, #0
 800888e:	d008      	beq.n	80088a2 <HAL_LPTIM_Init+0x386>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008894:	2b02      	cmp	r3, #2
 8008896:	d004      	beq.n	80088a2 <HAL_LPTIM_Init+0x386>
 8008898:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800889c:	4823      	ldr	r0, [pc, #140]	@ (800892c <HAL_LPTIM_Init+0x410>)
 800889e:	f7fe f86f 	bl	8006980 <assert_failed>

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	430a      	orrs	r2, r1
 80088b0:	621a      	str	r2, [r3, #32]
 80088b2:	e02b      	b.n	800890c <HAL_LPTIM_Init+0x3f0>
  }
  else
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a1a      	ldr	r2, [pc, #104]	@ (8008924 <HAL_LPTIM_Init+0x408>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d107      	bne.n	80088ce <HAL_LPTIM_Init+0x3b2>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d01d      	beq.n	8008902 <HAL_LPTIM_Init+0x3e6>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ca:	2b01      	cmp	r3, #1
 80088cc:	d019      	beq.n	8008902 <HAL_LPTIM_Init+0x3e6>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4a15      	ldr	r2, [pc, #84]	@ (8008928 <HAL_LPTIM_Init+0x40c>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d10f      	bne.n	80088f8 <HAL_LPTIM_Init+0x3dc>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d010      	beq.n	8008902 <HAL_LPTIM_Init+0x3e6>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d00c      	beq.n	8008902 <HAL_LPTIM_Init+0x3e6>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ec:	2b02      	cmp	r3, #2
 80088ee:	d008      	beq.n	8008902 <HAL_LPTIM_Init+0x3e6>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088f4:	2b03      	cmp	r3, #3
 80088f6:	d004      	beq.n	8008902 <HAL_LPTIM_Init+0x3e6>
 80088f8:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 80088fc:	480b      	ldr	r0, [pc, #44]	@ (800892c <HAL_LPTIM_Init+0x410>)
 80088fe:	f7fe f83f 	bl	8006980 <assert_failed>

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800890a:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8008914:	2300      	movs	r3, #0
}
 8008916:	4618      	mov	r0, r3
 8008918:	3710      	adds	r7, #16
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	ff19f1fe 	.word	0xff19f1fe
 8008924:	40007c00 	.word	0x40007c00
 8008928:	40009400 	.word	0x40009400
 800892c:	08011470 	.word	0x08011470

08008930 <HAL_LPTIM_Encoder_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]
  uint32_t          tmpcfgr;

  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4a3f      	ldr	r2, [pc, #252]	@ (8008a3c <HAL_LPTIM_Encoder_Start+0x10c>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d004      	beq.n	800894e <HAL_LPTIM_Encoder_Start+0x1e>
 8008944:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 8008948:	483d      	ldr	r0, [pc, #244]	@ (8008a40 <HAL_LPTIM_Encoder_Start+0x110>)
 800894a:	f7fe f819 	bl	8006980 <assert_failed>
  assert_param(IS_LPTIM_PERIOD(Period));
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d003      	beq.n	800895c <HAL_LPTIM_Encoder_Start+0x2c>
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800895a:	d304      	bcc.n	8008966 <HAL_LPTIM_Encoder_Start+0x36>
 800895c:	f240 41cb 	movw	r1, #1227	@ 0x4cb
 8008960:	4837      	ldr	r0, [pc, #220]	@ (8008a40 <HAL_LPTIM_Encoder_Start+0x110>)
 8008962:	f7fe f80d 	bl	8006980 <assert_failed>
  assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d004      	beq.n	8008978 <HAL_LPTIM_Encoder_Start+0x48>
 800896e:	f240 41cc 	movw	r1, #1228	@ 0x4cc
 8008972:	4833      	ldr	r0, [pc, #204]	@ (8008a40 <HAL_LPTIM_Encoder_Start+0x110>)
 8008974:	f7fe f804 	bl	8006980 <assert_failed>
  assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d004      	beq.n	800898a <HAL_LPTIM_Encoder_Start+0x5a>
 8008980:	f240 41cd 	movw	r1, #1229	@ 0x4cd
 8008984:	482e      	ldr	r0, [pc, #184]	@ (8008a40 <HAL_LPTIM_Encoder_Start+0x110>)
 8008986:	f7fd fffb 	bl	8006980 <assert_failed>
  assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity));
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d00c      	beq.n	80089ac <HAL_LPTIM_Encoder_Start+0x7c>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	68db      	ldr	r3, [r3, #12]
 8008996:	2b02      	cmp	r3, #2
 8008998:	d008      	beq.n	80089ac <HAL_LPTIM_Encoder_Start+0x7c>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	2b04      	cmp	r3, #4
 80089a0:	d004      	beq.n	80089ac <HAL_LPTIM_Encoder_Start+0x7c>
 80089a2:	f240 41ce 	movw	r1, #1230	@ 0x4ce
 80089a6:	4826      	ldr	r0, [pc, #152]	@ (8008a40 <HAL_LPTIM_Encoder_Start+0x110>)
 80089a8:	f7fd ffea 	bl	8006980 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2202      	movs	r2, #2
 80089b0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	68db      	ldr	r3, [r3, #12]
 80089ba:	60fb      	str	r3, [r7, #12]

  /* Clear CKPOL bits */
  tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	f023 0306 	bic.w	r3, r3, #6
 80089c2:	60fb      	str	r3, [r7, #12]

  /* Set Input polarity */
  tmpcfgr |=  hlptim->Init.UltraLowPowerClock.Polarity;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	68db      	ldr	r3, [r3, #12]
 80089c8:	68fa      	ldr	r2, [r7, #12]
 80089ca:	4313      	orrs	r3, r2
 80089cc:	60fb      	str	r3, [r7, #12]

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	60da      	str	r2, [r3, #12]

  /* Set ENC bit to enable the encoder interface */
  hlptim->Instance->CFGR |= LPTIM_CFGR_ENC;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	68da      	ldr	r2, [r3, #12]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80089e4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	691a      	ldr	r2, [r3, #16]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f042 0201 	orr.w	r2, r2, #1
 80089f4:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	2210      	movs	r2, #16
 80089fc:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	683a      	ldr	r2, [r7, #0]
 8008a04:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8008a06:	2110      	movs	r1, #16
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 f93d 	bl	8008c88 <LPTIM_WaitForFlag>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	2b03      	cmp	r3, #3
 8008a12:	d101      	bne.n	8008a18 <HAL_LPTIM_Encoder_Start+0xe8>
  {
    return HAL_TIMEOUT;
 8008a14:	2303      	movs	r3, #3
 8008a16:	e00c      	b.n	8008a32 <HAL_LPTIM_Encoder_Start+0x102>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	691a      	ldr	r2, [r3, #16]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f042 0204 	orr.w	r2, r2, #4
 8008a26:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8008a30:	2300      	movs	r3, #0
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3710      	adds	r7, #16
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}
 8008a3a:	bf00      	nop
 8008a3c:	40007c00 	.word	0x40007c00
 8008a40:	08011470 	.word	0x08011470

08008a44 <HAL_LPTIM_Encoder_Stop>:
  * @brief  Stop the Encoder interface.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b082      	sub	sp, #8
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance));
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a13      	ldr	r2, [pc, #76]	@ (8008aa0 <HAL_LPTIM_Encoder_Stop+0x5c>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d004      	beq.n	8008a60 <HAL_LPTIM_Encoder_Stop+0x1c>
 8008a56:	f240 5103 	movw	r1, #1283	@ 0x503
 8008a5a:	4812      	ldr	r0, [pc, #72]	@ (8008aa4 <HAL_LPTIM_Encoder_Stop+0x60>)
 8008a5c:	f7fd ff90 	bl	8006980 <assert_failed>

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2202      	movs	r2, #2
 8008a64:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 f93d 	bl	8008ce8 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 f8fb 	bl	8008c6a <HAL_LPTIM_GetState>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b03      	cmp	r3, #3
 8008a78:	d101      	bne.n	8008a7e <HAL_LPTIM_Encoder_Stop+0x3a>
  {
    return HAL_TIMEOUT;
 8008a7a:	2303      	movs	r3, #3
 8008a7c:	e00c      	b.n	8008a98 <HAL_LPTIM_Encoder_Stop+0x54>
  }

  /* Reset ENC bit to disable the encoder interface */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	68da      	ldr	r2, [r3, #12]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8008a8c:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2201      	movs	r2, #1
 8008a92:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8008a96:	2300      	movs	r3, #0
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	3708      	adds	r7, #8
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}
 8008aa0:	40007c00 	.word	0x40007c00
 8008aa4:	08011470 	.word	0x08011470

08008aa8 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b082      	sub	sp, #8
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 0301 	and.w	r3, r3, #1
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d10d      	bne.n	8008ada <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	f003 0301 	and.w	r3, r3, #1
 8008ac8:	2b01      	cmp	r3, #1
 8008aca:	d106      	bne.n	8008ada <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 f882 	bl	8008bde <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f003 0302 	and.w	r3, r3, #2
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d10d      	bne.n	8008b04 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	f003 0302 	and.w	r3, r3, #2
 8008af2:	2b02      	cmp	r3, #2
 8008af4:	d106      	bne.n	8008b04 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2202      	movs	r2, #2
 8008afc:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f000 f877 	bl	8008bf2 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f003 0304 	and.w	r3, r3, #4
 8008b0e:	2b04      	cmp	r3, #4
 8008b10:	d10d      	bne.n	8008b2e <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	f003 0304 	and.w	r3, r3, #4
 8008b1c:	2b04      	cmp	r3, #4
 8008b1e:	d106      	bne.n	8008b2e <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	2204      	movs	r2, #4
 8008b26:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 f86c 	bl	8008c06 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f003 0308 	and.w	r3, r3, #8
 8008b38:	2b08      	cmp	r3, #8
 8008b3a:	d10d      	bne.n	8008b58 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	689b      	ldr	r3, [r3, #8]
 8008b42:	f003 0308 	and.w	r3, r3, #8
 8008b46:	2b08      	cmp	r3, #8
 8008b48:	d106      	bne.n	8008b58 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	2208      	movs	r2, #8
 8008b50:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f000 f861 	bl	8008c1a <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f003 0310 	and.w	r3, r3, #16
 8008b62:	2b10      	cmp	r3, #16
 8008b64:	d10d      	bne.n	8008b82 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	689b      	ldr	r3, [r3, #8]
 8008b6c:	f003 0310 	and.w	r3, r3, #16
 8008b70:	2b10      	cmp	r3, #16
 8008b72:	d106      	bne.n	8008b82 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2210      	movs	r2, #16
 8008b7a:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 f856 	bl	8008c2e <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f003 0320 	and.w	r3, r3, #32
 8008b8c:	2b20      	cmp	r3, #32
 8008b8e:	d10d      	bne.n	8008bac <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	f003 0320 	and.w	r3, r3, #32
 8008b9a:	2b20      	cmp	r3, #32
 8008b9c:	d106      	bne.n	8008bac <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	2220      	movs	r2, #32
 8008ba4:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f000 f84b 	bl	8008c42 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bb6:	2b40      	cmp	r3, #64	@ 0x40
 8008bb8:	d10d      	bne.n	8008bd6 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	689b      	ldr	r3, [r3, #8]
 8008bc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bc4:	2b40      	cmp	r3, #64	@ 0x40
 8008bc6:	d106      	bne.n	8008bd6 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	2240      	movs	r2, #64	@ 0x40
 8008bce:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f000 f840 	bl	8008c56 <HAL_LPTIM_DirectionDownCallback>
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
#endif
}
 8008bd6:	bf00      	nop
 8008bd8:	3708      	adds	r7, #8
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}

08008bde <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008bde:	b480      	push	{r7}
 8008be0:	b083      	sub	sp, #12
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8008be6:	bf00      	nop
 8008be8:	370c      	adds	r7, #12
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr

08008bf2 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008bf2:	b480      	push	{r7}
 8008bf4:	b083      	sub	sp, #12
 8008bf6:	af00      	add	r7, sp, #0
 8008bf8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8008bfa:	bf00      	nop
 8008bfc:	370c      	adds	r7, #12
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c04:	4770      	bx	lr

08008c06 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008c06:	b480      	push	{r7}
 8008c08:	b083      	sub	sp, #12
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8008c0e:	bf00      	nop
 8008c10:	370c      	adds	r7, #12
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr

08008c1a <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008c1a:	b480      	push	{r7}
 8008c1c:	b083      	sub	sp, #12
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8008c22:	bf00      	nop
 8008c24:	370c      	adds	r7, #12
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr

08008c2e <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008c2e:	b480      	push	{r7}
 8008c30:	b083      	sub	sp, #12
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8008c36:	bf00      	nop
 8008c38:	370c      	adds	r7, #12
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c40:	4770      	bx	lr

08008c42 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008c42:	b480      	push	{r7}
 8008c44:	b083      	sub	sp, #12
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8008c4a:	bf00      	nop
 8008c4c:	370c      	adds	r7, #12
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c54:	4770      	bx	lr

08008c56 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8008c56:	b480      	push	{r7}
 8008c58:	b083      	sub	sp, #12
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8008c5e:	bf00      	nop
 8008c60:	370c      	adds	r7, #12
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr

08008c6a <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	b083      	sub	sp, #12
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8008c78:	b2db      	uxtb	r3, r3
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	370c      	adds	r7, #12
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr
	...

08008c88 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b085      	sub	sp, #20
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
 8008c90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8008c92:	2300      	movs	r3, #0
 8008c94:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8008c96:	4b12      	ldr	r3, [pc, #72]	@ (8008ce0 <LPTIM_WaitForFlag+0x58>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a12      	ldr	r2, [pc, #72]	@ (8008ce4 <LPTIM_WaitForFlag+0x5c>)
 8008c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8008ca0:	0b9b      	lsrs	r3, r3, #14
 8008ca2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008ca6:	fb02 f303 	mul.w	r3, r2, r3
 8008caa:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	3b01      	subs	r3, #1
 8008cb0:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d101      	bne.n	8008cbc <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8008cb8:	2303      	movs	r3, #3
 8008cba:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	4013      	ands	r3, r2
 8008cc6:	683a      	ldr	r2, [r7, #0]
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d002      	beq.n	8008cd2 <LPTIM_WaitForFlag+0x4a>
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d1ec      	bne.n	8008cac <LPTIM_WaitForFlag+0x24>

  return result;
 8008cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3714      	adds	r7, #20
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cde:	4770      	bx	lr
 8008ce0:	20000018 	.word	0x20000018
 8008ce4:	d1b71759 	.word	0xd1b71759

08008ce8 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b08c      	sub	sp, #48	@ 0x30
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cf4:	f3ef 8310 	mrs	r3, PRIMASK
 8008cf8:	60fb      	str	r3, [r7, #12]
  return(result);
 8008cfa:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_RCR_REP)
  uint32_t tmpRCR;
#endif

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8008cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008cfe:	2301      	movs	r3, #1
 8008d00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	f383 8810 	msr	PRIMASK, r3
}
 8008d08:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a73      	ldr	r2, [pc, #460]	@ (8008edc <LPTIM_Disable+0x1f4>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d003      	beq.n	8008d1c <LPTIM_Disable+0x34>
 8008d14:	4a72      	ldr	r2, [pc, #456]	@ (8008ee0 <LPTIM_Disable+0x1f8>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d007      	beq.n	8008d2a <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8008d1a:	e00d      	b.n	8008d38 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008d1c:	4b71      	ldr	r3, [pc, #452]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d22:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8008d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8008d28:	e006      	b.n	8008d38 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008d2a:	4b6e      	ldr	r3, [pc, #440]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d30:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8008d36:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	68db      	ldr	r3, [r3, #12]
 8008d46:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	695b      	ldr	r3, [r3, #20]
 8008d4e:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	699b      	ldr	r3, [r3, #24]
 8008d56:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	6a1b      	ldr	r3, [r3, #32]
 8008d5e:	617b      	str	r3, [r7, #20]
#if defined(LPTIM_RCR_REP)
  tmpRCR = hlptim->Instance->RCR;
#endif

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4a5d      	ldr	r2, [pc, #372]	@ (8008edc <LPTIM_Disable+0x1f4>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d003      	beq.n	8008d72 <LPTIM_Disable+0x8a>
 8008d6a:	4a5d      	ldr	r2, [pc, #372]	@ (8008ee0 <LPTIM_Disable+0x1f8>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d00d      	beq.n	8008d8c <LPTIM_Disable+0xa4>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8008d70:	e019      	b.n	8008da6 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8008d72:	4b5c      	ldr	r3, [pc, #368]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d76:	4a5b      	ldr	r2, [pc, #364]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008d78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d7c:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8008d7e:	4b59      	ldr	r3, [pc, #356]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d82:	4a58      	ldr	r2, [pc, #352]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008d84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d88:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 8008d8a:	e00c      	b.n	8008da6 <LPTIM_Disable+0xbe>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 8008d8c:	4b55      	ldr	r3, [pc, #340]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d90:	4a54      	ldr	r2, [pc, #336]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008d92:	f043 0320 	orr.w	r3, r3, #32
 8008d96:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8008d98:	4b52      	ldr	r3, [pc, #328]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d9c:	4a51      	ldr	r2, [pc, #324]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008d9e:	f023 0320 	bic.w	r3, r3, #32
 8008da2:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 8008da4:	bf00      	nop

  /*********** Restore LPTIM Config ***********/
#if defined(LPTIM_RCR_REP)
  if ((tmpCMP != 0UL) || (tmpARR != 0UL) || (tmpRCR != 0UL))
#else
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8008da6:	69fb      	ldr	r3, [r7, #28]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d102      	bne.n	8008db2 <LPTIM_Disable+0xca>
 8008dac:	69bb      	ldr	r3, [r7, #24]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d075      	beq.n	8008e9e <LPTIM_Disable+0x1b6>
#endif
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a49      	ldr	r2, [pc, #292]	@ (8008edc <LPTIM_Disable+0x1f4>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d003      	beq.n	8008dc4 <LPTIM_Disable+0xdc>
 8008dbc:	4a48      	ldr	r2, [pc, #288]	@ (8008ee0 <LPTIM_Disable+0x1f8>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d009      	beq.n	8008dd6 <LPTIM_Disable+0xee>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8008dc2:	e011      	b.n	8008de8 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8008dc4:	4b47      	ldr	r3, [pc, #284]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dca:	4a46      	ldr	r2, [pc, #280]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008dcc:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8008dd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8008dd4:	e008      	b.n	8008de8 <LPTIM_Disable+0x100>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8008dd6:	4b43      	ldr	r3, [pc, #268]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ddc:	4a41      	ldr	r2, [pc, #260]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008dde:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008de2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 8008de6:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 8008de8:	69fb      	ldr	r3, [r7, #28]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d01a      	beq.n	8008e24 <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	691a      	ldr	r2, [r3, #16]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f042 0201 	orr.w	r2, r2, #1
 8008dfc:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	69fa      	ldr	r2, [r7, #28]
 8008e04:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8008e06:	2108      	movs	r1, #8
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f7ff ff3d 	bl	8008c88 <LPTIM_WaitForFlag>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	2b03      	cmp	r3, #3
 8008e12:	d103      	bne.n	8008e1c <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2203      	movs	r2, #3
 8008e18:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	2208      	movs	r2, #8
 8008e22:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8008e24:	69bb      	ldr	r3, [r7, #24]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d01a      	beq.n	8008e60 <LPTIM_Disable+0x178>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	691a      	ldr	r2, [r3, #16]
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f042 0201 	orr.w	r2, r2, #1
 8008e38:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	69ba      	ldr	r2, [r7, #24]
 8008e40:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8008e42:	2110      	movs	r1, #16
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f7ff ff1f 	bl	8008c88 <LPTIM_WaitForFlag>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	2b03      	cmp	r3, #3
 8008e4e:	d103      	bne.n	8008e58 <LPTIM_Disable+0x170>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2203      	movs	r2, #3
 8008e54:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	2210      	movs	r2, #16
 8008e5e:	605a      	str	r2, [r3, #4]
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
    }
#endif

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4a1d      	ldr	r2, [pc, #116]	@ (8008edc <LPTIM_Disable+0x1f4>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d003      	beq.n	8008e72 <LPTIM_Disable+0x18a>
 8008e6a:	4a1d      	ldr	r2, [pc, #116]	@ (8008ee0 <LPTIM_Disable+0x1f8>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d00b      	beq.n	8008e88 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8008e70:	e015      	b.n	8008e9e <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8008e72:	4b1c      	ldr	r3, [pc, #112]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e78:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008e7c:	4919      	ldr	r1, [pc, #100]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e80:	4313      	orrs	r3, r2
 8008e82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8008e86:	e00a      	b.n	8008e9e <LPTIM_Disable+0x1b6>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 8008e88:	4b16      	ldr	r3, [pc, #88]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008e92:	4914      	ldr	r1, [pc, #80]	@ (8008ee4 <LPTIM_Disable+0x1fc>)
 8008e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e96:	4313      	orrs	r3, r2
 8008e98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 8008e9c:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	691a      	ldr	r2, [r3, #16]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f022 0201 	bic.w	r2, r2, #1
 8008eac:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008eb4:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	6a3a      	ldr	r2, [r7, #32]
 8008ebc:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	697a      	ldr	r2, [r7, #20]
 8008ec4:	621a      	str	r2, [r3, #32]
 8008ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	f383 8810 	msr	PRIMASK, r3
}
 8008ed0:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8008ed2:	bf00      	nop
 8008ed4:	3730      	adds	r7, #48	@ 0x30
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
 8008eda:	bf00      	nop
 8008edc:	40007c00 	.word	0x40007c00
 8008ee0:	40009400 	.word	0x40009400
 8008ee4:	40021000 	.word	0x40021000

08008ee8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008eec:	4b04      	ldr	r3, [pc, #16]	@ (8008f00 <HAL_PWREx_GetVoltageRange+0x18>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efc:	4770      	bx	lr
 8008efe:	bf00      	nop
 8008f00:	40007000 	.word	0x40007000

08008f04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b084      	sub	sp, #16
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f12:	d007      	beq.n	8008f24 <HAL_PWREx_ControlVoltageScaling+0x20>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f1a:	d003      	beq.n	8008f24 <HAL_PWREx_ControlVoltageScaling+0x20>
 8008f1c:	21a7      	movs	r1, #167	@ 0xa7
 8008f1e:	4826      	ldr	r0, [pc, #152]	@ (8008fb8 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8008f20:	f7fd fd2e 	bl	8006980 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f2a:	d130      	bne.n	8008f8e <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8008f2c:	4b23      	ldr	r3, [pc, #140]	@ (8008fbc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008f34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f38:	d038      	beq.n	8008fac <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008f3a:	4b20      	ldr	r3, [pc, #128]	@ (8008fbc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008f42:	4a1e      	ldr	r2, [pc, #120]	@ (8008fbc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008f44:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008f48:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008f4a:	4b1d      	ldr	r3, [pc, #116]	@ (8008fc0 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	2232      	movs	r2, #50	@ 0x32
 8008f50:	fb02 f303 	mul.w	r3, r2, r3
 8008f54:	4a1b      	ldr	r2, [pc, #108]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 8008f56:	fba2 2303 	umull	r2, r3, r2, r3
 8008f5a:	0c9b      	lsrs	r3, r3, #18
 8008f5c:	3301      	adds	r3, #1
 8008f5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008f60:	e002      	b.n	8008f68 <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	3b01      	subs	r3, #1
 8008f66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008f68:	4b14      	ldr	r3, [pc, #80]	@ (8008fbc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008f6a:	695b      	ldr	r3, [r3, #20]
 8008f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f74:	d102      	bne.n	8008f7c <HAL_PWREx_ControlVoltageScaling+0x78>
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1f2      	bne.n	8008f62 <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8008fbc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008f7e:	695b      	ldr	r3, [r3, #20]
 8008f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f88:	d110      	bne.n	8008fac <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 8008f8a:	2303      	movs	r3, #3
 8008f8c:	e00f      	b.n	8008fae <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8008f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8008fbc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008f96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f9a:	d007      	beq.n	8008fac <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008f9c:	4b07      	ldr	r3, [pc, #28]	@ (8008fbc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008fa4:	4a05      	ldr	r2, [pc, #20]	@ (8008fbc <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8008fa6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008faa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8008fac:	2300      	movs	r3, #0
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	3710      	adds	r7, #16
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	bf00      	nop
 8008fb8:	080114ac 	.word	0x080114ac
 8008fbc:	40007000 	.word	0x40007000
 8008fc0:	20000018 	.word	0x20000018
 8008fc4:	431bde83 	.word	0x431bde83

08008fc8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b088      	sub	sp, #32
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d102      	bne.n	8008fdc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	f000 bcef 	b.w	80099ba <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d008      	beq.n	8008ff6 <HAL_RCC_OscConfig+0x2e>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	2b1f      	cmp	r3, #31
 8008fea:	d904      	bls.n	8008ff6 <HAL_RCC_OscConfig+0x2e>
 8008fec:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8008ff0:	489a      	ldr	r0, [pc, #616]	@ (800925c <HAL_RCC_OscConfig+0x294>)
 8008ff2:	f7fd fcc5 	bl	8006980 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008ff6:	4b9a      	ldr	r3, [pc, #616]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8008ff8:	689b      	ldr	r3, [r3, #8]
 8008ffa:	f003 030c 	and.w	r3, r3, #12
 8008ffe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009000:	4b97      	ldr	r3, [pc, #604]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009002:	68db      	ldr	r3, [r3, #12]
 8009004:	f003 0303 	and.w	r3, r3, #3
 8009008:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f003 0310 	and.w	r3, r3, #16
 8009012:	2b00      	cmp	r3, #0
 8009014:	f000 813d 	beq.w	8009292 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	699b      	ldr	r3, [r3, #24]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d008      	beq.n	8009032 <HAL_RCC_OscConfig+0x6a>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	699b      	ldr	r3, [r3, #24]
 8009024:	2b01      	cmp	r3, #1
 8009026:	d004      	beq.n	8009032 <HAL_RCC_OscConfig+0x6a>
 8009028:	f240 11ab 	movw	r1, #427	@ 0x1ab
 800902c:	488b      	ldr	r0, [pc, #556]	@ (800925c <HAL_RCC_OscConfig+0x294>)
 800902e:	f7fd fca7 	bl	8006980 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	69db      	ldr	r3, [r3, #28]
 8009036:	2bff      	cmp	r3, #255	@ 0xff
 8009038:	d904      	bls.n	8009044 <HAL_RCC_OscConfig+0x7c>
 800903a:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800903e:	4887      	ldr	r0, [pc, #540]	@ (800925c <HAL_RCC_OscConfig+0x294>)
 8009040:	f7fd fc9e 	bl	8006980 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6a1b      	ldr	r3, [r3, #32]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d030      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6a1b      	ldr	r3, [r3, #32]
 8009050:	2b10      	cmp	r3, #16
 8009052:	d02c      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6a1b      	ldr	r3, [r3, #32]
 8009058:	2b20      	cmp	r3, #32
 800905a:	d028      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6a1b      	ldr	r3, [r3, #32]
 8009060:	2b30      	cmp	r3, #48	@ 0x30
 8009062:	d024      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6a1b      	ldr	r3, [r3, #32]
 8009068:	2b40      	cmp	r3, #64	@ 0x40
 800906a:	d020      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6a1b      	ldr	r3, [r3, #32]
 8009070:	2b50      	cmp	r3, #80	@ 0x50
 8009072:	d01c      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6a1b      	ldr	r3, [r3, #32]
 8009078:	2b60      	cmp	r3, #96	@ 0x60
 800907a:	d018      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6a1b      	ldr	r3, [r3, #32]
 8009080:	2b70      	cmp	r3, #112	@ 0x70
 8009082:	d014      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6a1b      	ldr	r3, [r3, #32]
 8009088:	2b80      	cmp	r3, #128	@ 0x80
 800908a:	d010      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6a1b      	ldr	r3, [r3, #32]
 8009090:	2b90      	cmp	r3, #144	@ 0x90
 8009092:	d00c      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6a1b      	ldr	r3, [r3, #32]
 8009098:	2ba0      	cmp	r3, #160	@ 0xa0
 800909a:	d008      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6a1b      	ldr	r3, [r3, #32]
 80090a0:	2bb0      	cmp	r3, #176	@ 0xb0
 80090a2:	d004      	beq.n	80090ae <HAL_RCC_OscConfig+0xe6>
 80090a4:	f240 11ad 	movw	r1, #429	@ 0x1ad
 80090a8:	486c      	ldr	r0, [pc, #432]	@ (800925c <HAL_RCC_OscConfig+0x294>)
 80090aa:	f7fd fc69 	bl	8006980 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80090ae:	69bb      	ldr	r3, [r7, #24]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d007      	beq.n	80090c4 <HAL_RCC_OscConfig+0xfc>
 80090b4:	69bb      	ldr	r3, [r7, #24]
 80090b6:	2b0c      	cmp	r3, #12
 80090b8:	f040 808e 	bne.w	80091d8 <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	2b01      	cmp	r3, #1
 80090c0:	f040 808a 	bne.w	80091d8 <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80090c4:	4b66      	ldr	r3, [pc, #408]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f003 0302 	and.w	r3, r3, #2
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d006      	beq.n	80090de <HAL_RCC_OscConfig+0x116>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	699b      	ldr	r3, [r3, #24]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d102      	bne.n	80090de <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80090d8:	2301      	movs	r3, #1
 80090da:	f000 bc6e 	b.w	80099ba <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6a1a      	ldr	r2, [r3, #32]
 80090e2:	4b5f      	ldr	r3, [pc, #380]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f003 0308 	and.w	r3, r3, #8
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d004      	beq.n	80090f8 <HAL_RCC_OscConfig+0x130>
 80090ee:	4b5c      	ldr	r3, [pc, #368]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80090f6:	e005      	b.n	8009104 <HAL_RCC_OscConfig+0x13c>
 80090f8:	4b59      	ldr	r3, [pc, #356]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 80090fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80090fe:	091b      	lsrs	r3, r3, #4
 8009100:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009104:	4293      	cmp	r3, r2
 8009106:	d224      	bcs.n	8009152 <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6a1b      	ldr	r3, [r3, #32]
 800910c:	4618      	mov	r0, r3
 800910e:	f000 fec1 	bl	8009e94 <RCC_SetFlashLatencyFromMSIRange>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d002      	beq.n	800911e <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 8009118:	2301      	movs	r3, #1
 800911a:	f000 bc4e 	b.w	80099ba <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800911e:	4b50      	ldr	r3, [pc, #320]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a4f      	ldr	r2, [pc, #316]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009124:	f043 0308 	orr.w	r3, r3, #8
 8009128:	6013      	str	r3, [r2, #0]
 800912a:	4b4d      	ldr	r3, [pc, #308]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6a1b      	ldr	r3, [r3, #32]
 8009136:	494a      	ldr	r1, [pc, #296]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009138:	4313      	orrs	r3, r2
 800913a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800913c:	4b48      	ldr	r3, [pc, #288]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	69db      	ldr	r3, [r3, #28]
 8009148:	021b      	lsls	r3, r3, #8
 800914a:	4945      	ldr	r1, [pc, #276]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 800914c:	4313      	orrs	r3, r2
 800914e:	604b      	str	r3, [r1, #4]
 8009150:	e026      	b.n	80091a0 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009152:	4b43      	ldr	r3, [pc, #268]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a42      	ldr	r2, [pc, #264]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009158:	f043 0308 	orr.w	r3, r3, #8
 800915c:	6013      	str	r3, [r2, #0]
 800915e:	4b40      	ldr	r3, [pc, #256]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6a1b      	ldr	r3, [r3, #32]
 800916a:	493d      	ldr	r1, [pc, #244]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 800916c:	4313      	orrs	r3, r2
 800916e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009170:	4b3b      	ldr	r3, [pc, #236]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	69db      	ldr	r3, [r3, #28]
 800917c:	021b      	lsls	r3, r3, #8
 800917e:	4938      	ldr	r1, [pc, #224]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009180:	4313      	orrs	r3, r2
 8009182:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009184:	69bb      	ldr	r3, [r7, #24]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d10a      	bne.n	80091a0 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6a1b      	ldr	r3, [r3, #32]
 800918e:	4618      	mov	r0, r3
 8009190:	f000 fe80 	bl	8009e94 <RCC_SetFlashLatencyFromMSIRange>
 8009194:	4603      	mov	r3, r0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d002      	beq.n	80091a0 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 800919a:	2301      	movs	r3, #1
 800919c:	f000 bc0d 	b.w	80099ba <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80091a0:	f000 fdb4 	bl	8009d0c <HAL_RCC_GetSysClockFreq>
 80091a4:	4602      	mov	r2, r0
 80091a6:	4b2e      	ldr	r3, [pc, #184]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 80091a8:	689b      	ldr	r3, [r3, #8]
 80091aa:	091b      	lsrs	r3, r3, #4
 80091ac:	f003 030f 	and.w	r3, r3, #15
 80091b0:	492c      	ldr	r1, [pc, #176]	@ (8009264 <HAL_RCC_OscConfig+0x29c>)
 80091b2:	5ccb      	ldrb	r3, [r1, r3]
 80091b4:	f003 031f 	and.w	r3, r3, #31
 80091b8:	fa22 f303 	lsr.w	r3, r2, r3
 80091bc:	4a2a      	ldr	r2, [pc, #168]	@ (8009268 <HAL_RCC_OscConfig+0x2a0>)
 80091be:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80091c0:	4b2a      	ldr	r3, [pc, #168]	@ (800926c <HAL_RCC_OscConfig+0x2a4>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4618      	mov	r0, r3
 80091c6:	f7fe f9b5 	bl	8007534 <HAL_InitTick>
 80091ca:	4603      	mov	r3, r0
 80091cc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80091ce:	7bfb      	ldrb	r3, [r7, #15]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d05d      	beq.n	8009290 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 80091d4:	7bfb      	ldrb	r3, [r7, #15]
 80091d6:	e3f0      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	699b      	ldr	r3, [r3, #24]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d032      	beq.n	8009246 <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80091e0:	4b1f      	ldr	r3, [pc, #124]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a1e      	ldr	r2, [pc, #120]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 80091e6:	f043 0301 	orr.w	r3, r3, #1
 80091ea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80091ec:	f7fe f9f2 	bl	80075d4 <HAL_GetTick>
 80091f0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80091f2:	e008      	b.n	8009206 <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80091f4:	f7fe f9ee 	bl	80075d4 <HAL_GetTick>
 80091f8:	4602      	mov	r2, r0
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	1ad3      	subs	r3, r2, r3
 80091fe:	2b02      	cmp	r3, #2
 8009200:	d901      	bls.n	8009206 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009202:	2303      	movs	r3, #3
 8009204:	e3d9      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009206:	4b16      	ldr	r3, [pc, #88]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f003 0302 	and.w	r3, r3, #2
 800920e:	2b00      	cmp	r3, #0
 8009210:	d0f0      	beq.n	80091f4 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009212:	4b13      	ldr	r3, [pc, #76]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	4a12      	ldr	r2, [pc, #72]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009218:	f043 0308 	orr.w	r3, r3, #8
 800921c:	6013      	str	r3, [r2, #0]
 800921e:	4b10      	ldr	r3, [pc, #64]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6a1b      	ldr	r3, [r3, #32]
 800922a:	490d      	ldr	r1, [pc, #52]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 800922c:	4313      	orrs	r3, r2
 800922e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009230:	4b0b      	ldr	r3, [pc, #44]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	69db      	ldr	r3, [r3, #28]
 800923c:	021b      	lsls	r3, r3, #8
 800923e:	4908      	ldr	r1, [pc, #32]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009240:	4313      	orrs	r3, r2
 8009242:	604b      	str	r3, [r1, #4]
 8009244:	e025      	b.n	8009292 <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009246:	4b06      	ldr	r3, [pc, #24]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4a05      	ldr	r2, [pc, #20]	@ (8009260 <HAL_RCC_OscConfig+0x298>)
 800924c:	f023 0301 	bic.w	r3, r3, #1
 8009250:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009252:	f7fe f9bf 	bl	80075d4 <HAL_GetTick>
 8009256:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009258:	e013      	b.n	8009282 <HAL_RCC_OscConfig+0x2ba>
 800925a:	bf00      	nop
 800925c:	080114e8 	.word	0x080114e8
 8009260:	40021000 	.word	0x40021000
 8009264:	080116c4 	.word	0x080116c4
 8009268:	20000018 	.word	0x20000018
 800926c:	2000001c 	.word	0x2000001c
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009270:	f7fe f9b0 	bl	80075d4 <HAL_GetTick>
 8009274:	4602      	mov	r2, r0
 8009276:	693b      	ldr	r3, [r7, #16]
 8009278:	1ad3      	subs	r3, r2, r3
 800927a:	2b02      	cmp	r3, #2
 800927c:	d901      	bls.n	8009282 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800927e:	2303      	movs	r3, #3
 8009280:	e39b      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009282:	4b97      	ldr	r3, [pc, #604]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f003 0302 	and.w	r3, r3, #2
 800928a:	2b00      	cmp	r3, #0
 800928c:	d1f0      	bne.n	8009270 <HAL_RCC_OscConfig+0x2a8>
 800928e:	e000      	b.n	8009292 <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009290:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f003 0301 	and.w	r3, r3, #1
 800929a:	2b00      	cmp	r3, #0
 800929c:	d07e      	beq.n	800939c <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d00e      	beq.n	80092c4 <HAL_RCC_OscConfig+0x2fc>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092ae:	d009      	beq.n	80092c4 <HAL_RCC_OscConfig+0x2fc>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80092b8:	d004      	beq.n	80092c4 <HAL_RCC_OscConfig+0x2fc>
 80092ba:	f240 2119 	movw	r1, #537	@ 0x219
 80092be:	4889      	ldr	r0, [pc, #548]	@ (80094e4 <HAL_RCC_OscConfig+0x51c>)
 80092c0:	f7fd fb5e 	bl	8006980 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80092c4:	69bb      	ldr	r3, [r7, #24]
 80092c6:	2b08      	cmp	r3, #8
 80092c8:	d005      	beq.n	80092d6 <HAL_RCC_OscConfig+0x30e>
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	2b0c      	cmp	r3, #12
 80092ce:	d10e      	bne.n	80092ee <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	2b03      	cmp	r3, #3
 80092d4:	d10b      	bne.n	80092ee <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092d6:	4b82      	ldr	r3, [pc, #520]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d05b      	beq.n	800939a <HAL_RCC_OscConfig+0x3d2>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d157      	bne.n	800939a <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 80092ea:	2301      	movs	r3, #1
 80092ec:	e365      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	685b      	ldr	r3, [r3, #4]
 80092f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092f6:	d106      	bne.n	8009306 <HAL_RCC_OscConfig+0x33e>
 80092f8:	4b79      	ldr	r3, [pc, #484]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	4a78      	ldr	r2, [pc, #480]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 80092fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009302:	6013      	str	r3, [r2, #0]
 8009304:	e01d      	b.n	8009342 <HAL_RCC_OscConfig+0x37a>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800930e:	d10c      	bne.n	800932a <HAL_RCC_OscConfig+0x362>
 8009310:	4b73      	ldr	r3, [pc, #460]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	4a72      	ldr	r2, [pc, #456]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009316:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800931a:	6013      	str	r3, [r2, #0]
 800931c:	4b70      	ldr	r3, [pc, #448]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a6f      	ldr	r2, [pc, #444]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009322:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009326:	6013      	str	r3, [r2, #0]
 8009328:	e00b      	b.n	8009342 <HAL_RCC_OscConfig+0x37a>
 800932a:	4b6d      	ldr	r3, [pc, #436]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	4a6c      	ldr	r2, [pc, #432]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009330:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009334:	6013      	str	r3, [r2, #0]
 8009336:	4b6a      	ldr	r3, [pc, #424]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a69      	ldr	r2, [pc, #420]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 800933c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009340:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d013      	beq.n	8009372 <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800934a:	f7fe f943 	bl	80075d4 <HAL_GetTick>
 800934e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009350:	e008      	b.n	8009364 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009352:	f7fe f93f 	bl	80075d4 <HAL_GetTick>
 8009356:	4602      	mov	r2, r0
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	1ad3      	subs	r3, r2, r3
 800935c:	2b64      	cmp	r3, #100	@ 0x64
 800935e:	d901      	bls.n	8009364 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8009360:	2303      	movs	r3, #3
 8009362:	e32a      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009364:	4b5e      	ldr	r3, [pc, #376]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800936c:	2b00      	cmp	r3, #0
 800936e:	d0f0      	beq.n	8009352 <HAL_RCC_OscConfig+0x38a>
 8009370:	e014      	b.n	800939c <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009372:	f7fe f92f 	bl	80075d4 <HAL_GetTick>
 8009376:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009378:	e008      	b.n	800938c <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800937a:	f7fe f92b 	bl	80075d4 <HAL_GetTick>
 800937e:	4602      	mov	r2, r0
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	1ad3      	subs	r3, r2, r3
 8009384:	2b64      	cmp	r3, #100	@ 0x64
 8009386:	d901      	bls.n	800938c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8009388:	2303      	movs	r3, #3
 800938a:	e316      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800938c:	4b54      	ldr	r3, [pc, #336]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009394:	2b00      	cmp	r3, #0
 8009396:	d1f0      	bne.n	800937a <HAL_RCC_OscConfig+0x3b2>
 8009398:	e000      	b.n	800939c <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800939a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f003 0302 	and.w	r3, r3, #2
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d077      	beq.n	8009498 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	68db      	ldr	r3, [r3, #12]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d009      	beq.n	80093c4 <HAL_RCC_OscConfig+0x3fc>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	68db      	ldr	r3, [r3, #12]
 80093b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093b8:	d004      	beq.n	80093c4 <HAL_RCC_OscConfig+0x3fc>
 80093ba:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 80093be:	4849      	ldr	r0, [pc, #292]	@ (80094e4 <HAL_RCC_OscConfig+0x51c>)
 80093c0:	f7fd fade 	bl	8006980 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	691b      	ldr	r3, [r3, #16]
 80093c8:	2b1f      	cmp	r3, #31
 80093ca:	d904      	bls.n	80093d6 <HAL_RCC_OscConfig+0x40e>
 80093cc:	f240 214d 	movw	r1, #589	@ 0x24d
 80093d0:	4844      	ldr	r0, [pc, #272]	@ (80094e4 <HAL_RCC_OscConfig+0x51c>)
 80093d2:	f7fd fad5 	bl	8006980 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80093d6:	69bb      	ldr	r3, [r7, #24]
 80093d8:	2b04      	cmp	r3, #4
 80093da:	d005      	beq.n	80093e8 <HAL_RCC_OscConfig+0x420>
 80093dc:	69bb      	ldr	r3, [r7, #24]
 80093de:	2b0c      	cmp	r3, #12
 80093e0:	d119      	bne.n	8009416 <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	2b02      	cmp	r3, #2
 80093e6:	d116      	bne.n	8009416 <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80093e8:	4b3d      	ldr	r3, [pc, #244]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d005      	beq.n	8009400 <HAL_RCC_OscConfig+0x438>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	68db      	ldr	r3, [r3, #12]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d101      	bne.n	8009400 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80093fc:	2301      	movs	r3, #1
 80093fe:	e2dc      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009400:	4b37      	ldr	r3, [pc, #220]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	691b      	ldr	r3, [r3, #16]
 800940c:	061b      	lsls	r3, r3, #24
 800940e:	4934      	ldr	r1, [pc, #208]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009410:	4313      	orrs	r3, r2
 8009412:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009414:	e040      	b.n	8009498 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	68db      	ldr	r3, [r3, #12]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d023      	beq.n	8009466 <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800941e:	4b30      	ldr	r3, [pc, #192]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4a2f      	ldr	r2, [pc, #188]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009424:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009428:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800942a:	f7fe f8d3 	bl	80075d4 <HAL_GetTick>
 800942e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009430:	e008      	b.n	8009444 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009432:	f7fe f8cf 	bl	80075d4 <HAL_GetTick>
 8009436:	4602      	mov	r2, r0
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	1ad3      	subs	r3, r2, r3
 800943c:	2b02      	cmp	r3, #2
 800943e:	d901      	bls.n	8009444 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8009440:	2303      	movs	r3, #3
 8009442:	e2ba      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009444:	4b26      	ldr	r3, [pc, #152]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800944c:	2b00      	cmp	r3, #0
 800944e:	d0f0      	beq.n	8009432 <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009450:	4b23      	ldr	r3, [pc, #140]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	691b      	ldr	r3, [r3, #16]
 800945c:	061b      	lsls	r3, r3, #24
 800945e:	4920      	ldr	r1, [pc, #128]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009460:	4313      	orrs	r3, r2
 8009462:	604b      	str	r3, [r1, #4]
 8009464:	e018      	b.n	8009498 <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009466:	4b1e      	ldr	r3, [pc, #120]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4a1d      	ldr	r2, [pc, #116]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 800946c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009470:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009472:	f7fe f8af 	bl	80075d4 <HAL_GetTick>
 8009476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009478:	e008      	b.n	800948c <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800947a:	f7fe f8ab 	bl	80075d4 <HAL_GetTick>
 800947e:	4602      	mov	r2, r0
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	1ad3      	subs	r3, r2, r3
 8009484:	2b02      	cmp	r3, #2
 8009486:	d901      	bls.n	800948c <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 8009488:	2303      	movs	r3, #3
 800948a:	e296      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800948c:	4b14      	ldr	r3, [pc, #80]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009494:	2b00      	cmp	r3, #0
 8009496:	d1f0      	bne.n	800947a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f003 0308 	and.w	r3, r3, #8
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d04e      	beq.n	8009542 <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	695b      	ldr	r3, [r3, #20]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d008      	beq.n	80094be <HAL_RCC_OscConfig+0x4f6>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	695b      	ldr	r3, [r3, #20]
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d004      	beq.n	80094be <HAL_RCC_OscConfig+0x4f6>
 80094b4:	f240 218d 	movw	r1, #653	@ 0x28d
 80094b8:	480a      	ldr	r0, [pc, #40]	@ (80094e4 <HAL_RCC_OscConfig+0x51c>)
 80094ba:	f7fd fa61 	bl	8006980 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	695b      	ldr	r3, [r3, #20]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d021      	beq.n	800950a <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80094c6:	4b06      	ldr	r3, [pc, #24]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 80094c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094cc:	4a04      	ldr	r2, [pc, #16]	@ (80094e0 <HAL_RCC_OscConfig+0x518>)
 80094ce:	f043 0301 	orr.w	r3, r3, #1
 80094d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094d6:	f7fe f87d 	bl	80075d4 <HAL_GetTick>
 80094da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80094dc:	e00d      	b.n	80094fa <HAL_RCC_OscConfig+0x532>
 80094de:	bf00      	nop
 80094e0:	40021000 	.word	0x40021000
 80094e4:	080114e8 	.word	0x080114e8
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80094e8:	f7fe f874 	bl	80075d4 <HAL_GetTick>
 80094ec:	4602      	mov	r2, r0
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	1ad3      	subs	r3, r2, r3
 80094f2:	2b02      	cmp	r3, #2
 80094f4:	d901      	bls.n	80094fa <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80094f6:	2303      	movs	r3, #3
 80094f8:	e25f      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80094fa:	4b66      	ldr	r3, [pc, #408]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 80094fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009500:	f003 0302 	and.w	r3, r3, #2
 8009504:	2b00      	cmp	r3, #0
 8009506:	d0ef      	beq.n	80094e8 <HAL_RCC_OscConfig+0x520>
 8009508:	e01b      	b.n	8009542 <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800950a:	4b62      	ldr	r3, [pc, #392]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 800950c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009510:	4a60      	ldr	r2, [pc, #384]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009512:	f023 0301 	bic.w	r3, r3, #1
 8009516:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800951a:	f7fe f85b 	bl	80075d4 <HAL_GetTick>
 800951e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009520:	e008      	b.n	8009534 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009522:	f7fe f857 	bl	80075d4 <HAL_GetTick>
 8009526:	4602      	mov	r2, r0
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	1ad3      	subs	r3, r2, r3
 800952c:	2b02      	cmp	r3, #2
 800952e:	d901      	bls.n	8009534 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 8009530:	2303      	movs	r3, #3
 8009532:	e242      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009534:	4b57      	ldr	r3, [pc, #348]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009536:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800953a:	f003 0302 	and.w	r3, r3, #2
 800953e:	2b00      	cmp	r3, #0
 8009540:	d1ef      	bne.n	8009522 <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f003 0304 	and.w	r3, r3, #4
 800954a:	2b00      	cmp	r3, #0
 800954c:	f000 80b8 	beq.w	80096c0 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009550:	2300      	movs	r3, #0
 8009552:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	689b      	ldr	r3, [r3, #8]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d00c      	beq.n	8009576 <HAL_RCC_OscConfig+0x5ae>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	689b      	ldr	r3, [r3, #8]
 8009560:	2b01      	cmp	r3, #1
 8009562:	d008      	beq.n	8009576 <HAL_RCC_OscConfig+0x5ae>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	689b      	ldr	r3, [r3, #8]
 8009568:	2b05      	cmp	r3, #5
 800956a:	d004      	beq.n	8009576 <HAL_RCC_OscConfig+0x5ae>
 800956c:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8009570:	4849      	ldr	r0, [pc, #292]	@ (8009698 <HAL_RCC_OscConfig+0x6d0>)
 8009572:	f7fd fa05 	bl	8006980 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009576:	4b47      	ldr	r3, [pc, #284]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800957a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800957e:	2b00      	cmp	r3, #0
 8009580:	d10d      	bne.n	800959e <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009582:	4b44      	ldr	r3, [pc, #272]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009586:	4a43      	ldr	r2, [pc, #268]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009588:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800958c:	6593      	str	r3, [r2, #88]	@ 0x58
 800958e:	4b41      	ldr	r3, [pc, #260]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009596:	60bb      	str	r3, [r7, #8]
 8009598:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800959a:	2301      	movs	r3, #1
 800959c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800959e:	4b3f      	ldr	r3, [pc, #252]	@ (800969c <HAL_RCC_OscConfig+0x6d4>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d118      	bne.n	80095dc <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80095aa:	4b3c      	ldr	r3, [pc, #240]	@ (800969c <HAL_RCC_OscConfig+0x6d4>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4a3b      	ldr	r2, [pc, #236]	@ (800969c <HAL_RCC_OscConfig+0x6d4>)
 80095b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80095b6:	f7fe f80d 	bl	80075d4 <HAL_GetTick>
 80095ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80095bc:	e008      	b.n	80095d0 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80095be:	f7fe f809 	bl	80075d4 <HAL_GetTick>
 80095c2:	4602      	mov	r2, r0
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	1ad3      	subs	r3, r2, r3
 80095c8:	2b02      	cmp	r3, #2
 80095ca:	d901      	bls.n	80095d0 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 80095cc:	2303      	movs	r3, #3
 80095ce:	e1f4      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80095d0:	4b32      	ldr	r3, [pc, #200]	@ (800969c <HAL_RCC_OscConfig+0x6d4>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d0f0      	beq.n	80095be <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	689b      	ldr	r3, [r3, #8]
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d108      	bne.n	80095f6 <HAL_RCC_OscConfig+0x62e>
 80095e4:	4b2b      	ldr	r3, [pc, #172]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 80095e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095ea:	4a2a      	ldr	r2, [pc, #168]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 80095ec:	f043 0301 	orr.w	r3, r3, #1
 80095f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095f4:	e024      	b.n	8009640 <HAL_RCC_OscConfig+0x678>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	689b      	ldr	r3, [r3, #8]
 80095fa:	2b05      	cmp	r3, #5
 80095fc:	d110      	bne.n	8009620 <HAL_RCC_OscConfig+0x658>
 80095fe:	4b25      	ldr	r3, [pc, #148]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009600:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009604:	4a23      	ldr	r2, [pc, #140]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009606:	f043 0304 	orr.w	r3, r3, #4
 800960a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800960e:	4b21      	ldr	r3, [pc, #132]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009614:	4a1f      	ldr	r2, [pc, #124]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009616:	f043 0301 	orr.w	r3, r3, #1
 800961a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800961e:	e00f      	b.n	8009640 <HAL_RCC_OscConfig+0x678>
 8009620:	4b1c      	ldr	r3, [pc, #112]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009626:	4a1b      	ldr	r2, [pc, #108]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009628:	f023 0301 	bic.w	r3, r3, #1
 800962c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009630:	4b18      	ldr	r3, [pc, #96]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009636:	4a17      	ldr	r2, [pc, #92]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009638:	f023 0304 	bic.w	r3, r3, #4
 800963c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d016      	beq.n	8009676 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009648:	f7fd ffc4 	bl	80075d4 <HAL_GetTick>
 800964c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800964e:	e00a      	b.n	8009666 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009650:	f7fd ffc0 	bl	80075d4 <HAL_GetTick>
 8009654:	4602      	mov	r2, r0
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	1ad3      	subs	r3, r2, r3
 800965a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800965e:	4293      	cmp	r3, r2
 8009660:	d901      	bls.n	8009666 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8009662:	2303      	movs	r3, #3
 8009664:	e1a9      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009666:	4b0b      	ldr	r3, [pc, #44]	@ (8009694 <HAL_RCC_OscConfig+0x6cc>)
 8009668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800966c:	f003 0302 	and.w	r3, r3, #2
 8009670:	2b00      	cmp	r3, #0
 8009672:	d0ed      	beq.n	8009650 <HAL_RCC_OscConfig+0x688>
 8009674:	e01b      	b.n	80096ae <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009676:	f7fd ffad 	bl	80075d4 <HAL_GetTick>
 800967a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800967c:	e010      	b.n	80096a0 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800967e:	f7fd ffa9 	bl	80075d4 <HAL_GetTick>
 8009682:	4602      	mov	r2, r0
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	1ad3      	subs	r3, r2, r3
 8009688:	f241 3288 	movw	r2, #5000	@ 0x1388
 800968c:	4293      	cmp	r3, r2
 800968e:	d907      	bls.n	80096a0 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8009690:	2303      	movs	r3, #3
 8009692:	e192      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
 8009694:	40021000 	.word	0x40021000
 8009698:	080114e8 	.word	0x080114e8
 800969c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80096a0:	4b98      	ldr	r3, [pc, #608]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 80096a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096a6:	f003 0302 	and.w	r3, r3, #2
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d1e7      	bne.n	800967e <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80096ae:	7ffb      	ldrb	r3, [r7, #31]
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d105      	bne.n	80096c0 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80096b4:	4b93      	ldr	r3, [pc, #588]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 80096b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096b8:	4a92      	ldr	r2, [pc, #584]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 80096ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80096be:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d00c      	beq.n	80096e2 <HAL_RCC_OscConfig+0x71a>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d008      	beq.n	80096e2 <HAL_RCC_OscConfig+0x71a>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096d4:	2b02      	cmp	r3, #2
 80096d6:	d004      	beq.n	80096e2 <HAL_RCC_OscConfig+0x71a>
 80096d8:	f240 316e 	movw	r1, #878	@ 0x36e
 80096dc:	488a      	ldr	r0, [pc, #552]	@ (8009908 <HAL_RCC_OscConfig+0x940>)
 80096de:	f7fd f94f 	bl	8006980 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	f000 8166 	beq.w	80099b8 <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096f0:	2b02      	cmp	r3, #2
 80096f2:	f040 813c 	bne.w	800996e <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d010      	beq.n	8009720 <HAL_RCC_OscConfig+0x758>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009702:	2b01      	cmp	r3, #1
 8009704:	d00c      	beq.n	8009720 <HAL_RCC_OscConfig+0x758>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800970a:	2b02      	cmp	r3, #2
 800970c:	d008      	beq.n	8009720 <HAL_RCC_OscConfig+0x758>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009712:	2b03      	cmp	r3, #3
 8009714:	d004      	beq.n	8009720 <HAL_RCC_OscConfig+0x758>
 8009716:	f240 3176 	movw	r1, #886	@ 0x376
 800971a:	487b      	ldr	r0, [pc, #492]	@ (8009908 <HAL_RCC_OscConfig+0x940>)
 800971c:	f7fd f930 	bl	8006980 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009724:	2b00      	cmp	r3, #0
 8009726:	d003      	beq.n	8009730 <HAL_RCC_OscConfig+0x768>
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800972c:	2b08      	cmp	r3, #8
 800972e:	d904      	bls.n	800973a <HAL_RCC_OscConfig+0x772>
 8009730:	f240 3177 	movw	r1, #887	@ 0x377
 8009734:	4874      	ldr	r0, [pc, #464]	@ (8009908 <HAL_RCC_OscConfig+0x940>)
 8009736:	f7fd f923 	bl	8006980 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800973e:	2b07      	cmp	r3, #7
 8009740:	d903      	bls.n	800974a <HAL_RCC_OscConfig+0x782>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009746:	2b56      	cmp	r3, #86	@ 0x56
 8009748:	d904      	bls.n	8009754 <HAL_RCC_OscConfig+0x78c>
 800974a:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800974e:	486e      	ldr	r0, [pc, #440]	@ (8009908 <HAL_RCC_OscConfig+0x940>)
 8009750:	f7fd f916 	bl	8006980 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009758:	2b07      	cmp	r3, #7
 800975a:	d008      	beq.n	800976e <HAL_RCC_OscConfig+0x7a6>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009760:	2b11      	cmp	r3, #17
 8009762:	d004      	beq.n	800976e <HAL_RCC_OscConfig+0x7a6>
 8009764:	f240 317a 	movw	r1, #890	@ 0x37a
 8009768:	4867      	ldr	r0, [pc, #412]	@ (8009908 <HAL_RCC_OscConfig+0x940>)
 800976a:	f7fd f909 	bl	8006980 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009772:	2b02      	cmp	r3, #2
 8009774:	d010      	beq.n	8009798 <HAL_RCC_OscConfig+0x7d0>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800977a:	2b04      	cmp	r3, #4
 800977c:	d00c      	beq.n	8009798 <HAL_RCC_OscConfig+0x7d0>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009782:	2b06      	cmp	r3, #6
 8009784:	d008      	beq.n	8009798 <HAL_RCC_OscConfig+0x7d0>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800978a:	2b08      	cmp	r3, #8
 800978c:	d004      	beq.n	8009798 <HAL_RCC_OscConfig+0x7d0>
 800978e:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 8009792:	485d      	ldr	r0, [pc, #372]	@ (8009908 <HAL_RCC_OscConfig+0x940>)
 8009794:	f7fd f8f4 	bl	8006980 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800979c:	2b02      	cmp	r3, #2
 800979e:	d010      	beq.n	80097c2 <HAL_RCC_OscConfig+0x7fa>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097a4:	2b04      	cmp	r3, #4
 80097a6:	d00c      	beq.n	80097c2 <HAL_RCC_OscConfig+0x7fa>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ac:	2b06      	cmp	r3, #6
 80097ae:	d008      	beq.n	80097c2 <HAL_RCC_OscConfig+0x7fa>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097b4:	2b08      	cmp	r3, #8
 80097b6:	d004      	beq.n	80097c2 <HAL_RCC_OscConfig+0x7fa>
 80097b8:	f240 317d 	movw	r1, #893	@ 0x37d
 80097bc:	4852      	ldr	r0, [pc, #328]	@ (8009908 <HAL_RCC_OscConfig+0x940>)
 80097be:	f7fd f8df 	bl	8006980 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80097c2:	4b50      	ldr	r3, [pc, #320]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 80097c4:	68db      	ldr	r3, [r3, #12]
 80097c6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80097c8:	697b      	ldr	r3, [r7, #20]
 80097ca:	f003 0203 	and.w	r2, r3, #3
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097d2:	429a      	cmp	r2, r3
 80097d4:	d130      	bne.n	8009838 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097e0:	3b01      	subs	r3, #1
 80097e2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d127      	bne.n	8009838 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097f2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80097f4:	429a      	cmp	r2, r3
 80097f6:	d11f      	bne.n	8009838 <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80097f8:	697b      	ldr	r3, [r7, #20]
 80097fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097fe:	687a      	ldr	r2, [r7, #4]
 8009800:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8009802:	2a07      	cmp	r2, #7
 8009804:	bf14      	ite	ne
 8009806:	2201      	movne	r2, #1
 8009808:	2200      	moveq	r2, #0
 800980a:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800980c:	4293      	cmp	r3, r2
 800980e:	d113      	bne.n	8009838 <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800981a:	085b      	lsrs	r3, r3, #1
 800981c:	3b01      	subs	r3, #1
 800981e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009820:	429a      	cmp	r2, r3
 8009822:	d109      	bne.n	8009838 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009824:	697b      	ldr	r3, [r7, #20]
 8009826:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800982e:	085b      	lsrs	r3, r3, #1
 8009830:	3b01      	subs	r3, #1
 8009832:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009834:	429a      	cmp	r2, r3
 8009836:	d074      	beq.n	8009922 <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	2b0c      	cmp	r3, #12
 800983c:	d06f      	beq.n	800991e <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800983e:	4b31      	ldr	r3, [pc, #196]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009846:	2b00      	cmp	r3, #0
 8009848:	d105      	bne.n	8009856 <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800984a:	4b2e      	ldr	r3, [pc, #184]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009852:	2b00      	cmp	r3, #0
 8009854:	d001      	beq.n	800985a <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 8009856:	2301      	movs	r3, #1
 8009858:	e0af      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800985a:	4b2a      	ldr	r3, [pc, #168]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4a29      	ldr	r2, [pc, #164]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 8009860:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009864:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009866:	f7fd feb5 	bl	80075d4 <HAL_GetTick>
 800986a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800986c:	e008      	b.n	8009880 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800986e:	f7fd feb1 	bl	80075d4 <HAL_GetTick>
 8009872:	4602      	mov	r2, r0
 8009874:	693b      	ldr	r3, [r7, #16]
 8009876:	1ad3      	subs	r3, r2, r3
 8009878:	2b02      	cmp	r3, #2
 800987a:	d901      	bls.n	8009880 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 800987c:	2303      	movs	r3, #3
 800987e:	e09c      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009880:	4b20      	ldr	r3, [pc, #128]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009888:	2b00      	cmp	r3, #0
 800988a:	d1f0      	bne.n	800986e <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800988c:	4b1d      	ldr	r3, [pc, #116]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 800988e:	68da      	ldr	r2, [r3, #12]
 8009890:	4b1e      	ldr	r3, [pc, #120]	@ (800990c <HAL_RCC_OscConfig+0x944>)
 8009892:	4013      	ands	r3, r2
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8009898:	687a      	ldr	r2, [r7, #4]
 800989a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800989c:	3a01      	subs	r2, #1
 800989e:	0112      	lsls	r2, r2, #4
 80098a0:	4311      	orrs	r1, r2
 80098a2:	687a      	ldr	r2, [r7, #4]
 80098a4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80098a6:	0212      	lsls	r2, r2, #8
 80098a8:	4311      	orrs	r1, r2
 80098aa:	687a      	ldr	r2, [r7, #4]
 80098ac:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80098ae:	0852      	lsrs	r2, r2, #1
 80098b0:	3a01      	subs	r2, #1
 80098b2:	0552      	lsls	r2, r2, #21
 80098b4:	4311      	orrs	r1, r2
 80098b6:	687a      	ldr	r2, [r7, #4]
 80098b8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80098ba:	0852      	lsrs	r2, r2, #1
 80098bc:	3a01      	subs	r2, #1
 80098be:	0652      	lsls	r2, r2, #25
 80098c0:	4311      	orrs	r1, r2
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80098c6:	0912      	lsrs	r2, r2, #4
 80098c8:	0452      	lsls	r2, r2, #17
 80098ca:	430a      	orrs	r2, r1
 80098cc:	490d      	ldr	r1, [pc, #52]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 80098ce:	4313      	orrs	r3, r2
 80098d0:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80098d2:	4b0c      	ldr	r3, [pc, #48]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	4a0b      	ldr	r2, [pc, #44]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 80098d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80098dc:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80098de:	4b09      	ldr	r3, [pc, #36]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 80098e0:	68db      	ldr	r3, [r3, #12]
 80098e2:	4a08      	ldr	r2, [pc, #32]	@ (8009904 <HAL_RCC_OscConfig+0x93c>)
 80098e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80098e8:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80098ea:	f7fd fe73 	bl	80075d4 <HAL_GetTick>
 80098ee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80098f0:	e00e      	b.n	8009910 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80098f2:	f7fd fe6f 	bl	80075d4 <HAL_GetTick>
 80098f6:	4602      	mov	r2, r0
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	1ad3      	subs	r3, r2, r3
 80098fc:	2b02      	cmp	r3, #2
 80098fe:	d907      	bls.n	8009910 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 8009900:	2303      	movs	r3, #3
 8009902:	e05a      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
 8009904:	40021000 	.word	0x40021000
 8009908:	080114e8 	.word	0x080114e8
 800990c:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009910:	4b2c      	ldr	r3, [pc, #176]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009918:	2b00      	cmp	r3, #0
 800991a:	d0ea      	beq.n	80098f2 <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800991c:	e04c      	b.n	80099b8 <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800991e:	2301      	movs	r3, #1
 8009920:	e04b      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009922:	4b28      	ldr	r3, [pc, #160]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800992a:	2b00      	cmp	r3, #0
 800992c:	d144      	bne.n	80099b8 <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800992e:	4b25      	ldr	r3, [pc, #148]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4a24      	ldr	r2, [pc, #144]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 8009934:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009938:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800993a:	4b22      	ldr	r3, [pc, #136]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 800993c:	68db      	ldr	r3, [r3, #12]
 800993e:	4a21      	ldr	r2, [pc, #132]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 8009940:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009944:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009946:	f7fd fe45 	bl	80075d4 <HAL_GetTick>
 800994a:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800994c:	e008      	b.n	8009960 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800994e:	f7fd fe41 	bl	80075d4 <HAL_GetTick>
 8009952:	4602      	mov	r2, r0
 8009954:	693b      	ldr	r3, [r7, #16]
 8009956:	1ad3      	subs	r3, r2, r3
 8009958:	2b02      	cmp	r3, #2
 800995a:	d901      	bls.n	8009960 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 800995c:	2303      	movs	r3, #3
 800995e:	e02c      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009960:	4b18      	ldr	r3, [pc, #96]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009968:	2b00      	cmp	r3, #0
 800996a:	d0f0      	beq.n	800994e <HAL_RCC_OscConfig+0x986>
 800996c:	e024      	b.n	80099b8 <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800996e:	69bb      	ldr	r3, [r7, #24]
 8009970:	2b0c      	cmp	r3, #12
 8009972:	d01f      	beq.n	80099b4 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009974:	4b13      	ldr	r3, [pc, #76]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4a12      	ldr	r2, [pc, #72]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 800997a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800997e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009980:	f7fd fe28 	bl	80075d4 <HAL_GetTick>
 8009984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009986:	e008      	b.n	800999a <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009988:	f7fd fe24 	bl	80075d4 <HAL_GetTick>
 800998c:	4602      	mov	r2, r0
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	1ad3      	subs	r3, r2, r3
 8009992:	2b02      	cmp	r3, #2
 8009994:	d901      	bls.n	800999a <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 8009996:	2303      	movs	r3, #3
 8009998:	e00f      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800999a:	4b0a      	ldr	r3, [pc, #40]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d1f0      	bne.n	8009988 <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80099a6:	4b07      	ldr	r3, [pc, #28]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 80099a8:	68da      	ldr	r2, [r3, #12]
 80099aa:	4906      	ldr	r1, [pc, #24]	@ (80099c4 <HAL_RCC_OscConfig+0x9fc>)
 80099ac:	4b06      	ldr	r3, [pc, #24]	@ (80099c8 <HAL_RCC_OscConfig+0xa00>)
 80099ae:	4013      	ands	r3, r2
 80099b0:	60cb      	str	r3, [r1, #12]
 80099b2:	e001      	b.n	80099b8 <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80099b4:	2301      	movs	r3, #1
 80099b6:	e000      	b.n	80099ba <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 80099b8:	2300      	movs	r3, #0
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3720      	adds	r7, #32
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}
 80099c2:	bf00      	nop
 80099c4:	40021000 	.word	0x40021000
 80099c8:	feeefffc 	.word	0xfeeefffc

080099cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b084      	sub	sp, #16
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
 80099d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d101      	bne.n	80099e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80099dc:	2301      	movs	r3, #1
 80099de:	e186      	b.n	8009cee <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d003      	beq.n	80099f0 <HAL_RCC_ClockConfig+0x24>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	2b0f      	cmp	r3, #15
 80099ee:	d904      	bls.n	80099fa <HAL_RCC_ClockConfig+0x2e>
 80099f0:	f240 4159 	movw	r1, #1113	@ 0x459
 80099f4:	4882      	ldr	r0, [pc, #520]	@ (8009c00 <HAL_RCC_ClockConfig+0x234>)
 80099f6:	f7fc ffc3 	bl	8006980 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d010      	beq.n	8009a22 <HAL_RCC_ClockConfig+0x56>
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	2b01      	cmp	r3, #1
 8009a04:	d00d      	beq.n	8009a22 <HAL_RCC_ClockConfig+0x56>
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	2b02      	cmp	r3, #2
 8009a0a:	d00a      	beq.n	8009a22 <HAL_RCC_ClockConfig+0x56>
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	2b03      	cmp	r3, #3
 8009a10:	d007      	beq.n	8009a22 <HAL_RCC_ClockConfig+0x56>
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	2b04      	cmp	r3, #4
 8009a16:	d004      	beq.n	8009a22 <HAL_RCC_ClockConfig+0x56>
 8009a18:	f240 415a 	movw	r1, #1114	@ 0x45a
 8009a1c:	4878      	ldr	r0, [pc, #480]	@ (8009c00 <HAL_RCC_ClockConfig+0x234>)
 8009a1e:	f7fc ffaf 	bl	8006980 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009a22:	4b78      	ldr	r3, [pc, #480]	@ (8009c04 <HAL_RCC_ClockConfig+0x238>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f003 0307 	and.w	r3, r3, #7
 8009a2a:	683a      	ldr	r2, [r7, #0]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d910      	bls.n	8009a52 <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a30:	4b74      	ldr	r3, [pc, #464]	@ (8009c04 <HAL_RCC_ClockConfig+0x238>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	f023 0207 	bic.w	r2, r3, #7
 8009a38:	4972      	ldr	r1, [pc, #456]	@ (8009c04 <HAL_RCC_ClockConfig+0x238>)
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a40:	4b70      	ldr	r3, [pc, #448]	@ (8009c04 <HAL_RCC_ClockConfig+0x238>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f003 0307 	and.w	r3, r3, #7
 8009a48:	683a      	ldr	r2, [r7, #0]
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d001      	beq.n	8009a52 <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	e14d      	b.n	8009cee <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f003 0302 	and.w	r3, r3, #2
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d039      	beq.n	8009ad2 <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	689b      	ldr	r3, [r3, #8]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d024      	beq.n	8009ab0 <HAL_RCC_ClockConfig+0xe4>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	689b      	ldr	r3, [r3, #8]
 8009a6a:	2b80      	cmp	r3, #128	@ 0x80
 8009a6c:	d020      	beq.n	8009ab0 <HAL_RCC_ClockConfig+0xe4>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	689b      	ldr	r3, [r3, #8]
 8009a72:	2b90      	cmp	r3, #144	@ 0x90
 8009a74:	d01c      	beq.n	8009ab0 <HAL_RCC_ClockConfig+0xe4>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	2ba0      	cmp	r3, #160	@ 0xa0
 8009a7c:	d018      	beq.n	8009ab0 <HAL_RCC_ClockConfig+0xe4>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	2bb0      	cmp	r3, #176	@ 0xb0
 8009a84:	d014      	beq.n	8009ab0 <HAL_RCC_ClockConfig+0xe4>
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	689b      	ldr	r3, [r3, #8]
 8009a8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009a8c:	d010      	beq.n	8009ab0 <HAL_RCC_ClockConfig+0xe4>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	2bd0      	cmp	r3, #208	@ 0xd0
 8009a94:	d00c      	beq.n	8009ab0 <HAL_RCC_ClockConfig+0xe4>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	689b      	ldr	r3, [r3, #8]
 8009a9a:	2be0      	cmp	r3, #224	@ 0xe0
 8009a9c:	d008      	beq.n	8009ab0 <HAL_RCC_ClockConfig+0xe4>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	689b      	ldr	r3, [r3, #8]
 8009aa2:	2bf0      	cmp	r3, #240	@ 0xf0
 8009aa4:	d004      	beq.n	8009ab0 <HAL_RCC_ClockConfig+0xe4>
 8009aa6:	f240 4172 	movw	r1, #1138	@ 0x472
 8009aaa:	4855      	ldr	r0, [pc, #340]	@ (8009c00 <HAL_RCC_ClockConfig+0x234>)
 8009aac:	f7fc ff68 	bl	8006980 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	689a      	ldr	r2, [r3, #8]
 8009ab4:	4b54      	ldr	r3, [pc, #336]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009ab6:	689b      	ldr	r3, [r3, #8]
 8009ab8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009abc:	429a      	cmp	r2, r3
 8009abe:	d908      	bls.n	8009ad2 <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009ac0:	4b51      	ldr	r3, [pc, #324]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	689b      	ldr	r3, [r3, #8]
 8009acc:	494e      	ldr	r1, [pc, #312]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f003 0301 	and.w	r3, r3, #1
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d061      	beq.n	8009ba2 <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d010      	beq.n	8009b08 <HAL_RCC_ClockConfig+0x13c>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	685b      	ldr	r3, [r3, #4]
 8009aea:	2b01      	cmp	r3, #1
 8009aec:	d00c      	beq.n	8009b08 <HAL_RCC_ClockConfig+0x13c>
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	2b02      	cmp	r3, #2
 8009af4:	d008      	beq.n	8009b08 <HAL_RCC_ClockConfig+0x13c>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	2b03      	cmp	r3, #3
 8009afc:	d004      	beq.n	8009b08 <HAL_RCC_ClockConfig+0x13c>
 8009afe:	f240 417d 	movw	r1, #1149	@ 0x47d
 8009b02:	483f      	ldr	r0, [pc, #252]	@ (8009c00 <HAL_RCC_ClockConfig+0x234>)
 8009b04:	f7fc ff3c 	bl	8006980 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	2b03      	cmp	r3, #3
 8009b0e:	d107      	bne.n	8009b20 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b10:	4b3d      	ldr	r3, [pc, #244]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d121      	bne.n	8009b60 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	e0e6      	b.n	8009cee <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	685b      	ldr	r3, [r3, #4]
 8009b24:	2b02      	cmp	r3, #2
 8009b26:	d107      	bne.n	8009b38 <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b28:	4b37      	ldr	r3, [pc, #220]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d115      	bne.n	8009b60 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8009b34:	2301      	movs	r3, #1
 8009b36:	e0da      	b.n	8009cee <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d107      	bne.n	8009b50 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009b40:	4b31      	ldr	r3, [pc, #196]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f003 0302 	and.w	r3, r3, #2
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d109      	bne.n	8009b60 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	e0ce      	b.n	8009cee <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b50:	4b2d      	ldr	r3, [pc, #180]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d101      	bne.n	8009b60 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	e0c6      	b.n	8009cee <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009b60:	4b29      	ldr	r3, [pc, #164]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009b62:	689b      	ldr	r3, [r3, #8]
 8009b64:	f023 0203 	bic.w	r2, r3, #3
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	685b      	ldr	r3, [r3, #4]
 8009b6c:	4926      	ldr	r1, [pc, #152]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b72:	f7fd fd2f 	bl	80075d4 <HAL_GetTick>
 8009b76:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009b78:	e00a      	b.n	8009b90 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009b7a:	f7fd fd2b 	bl	80075d4 <HAL_GetTick>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	1ad3      	subs	r3, r2, r3
 8009b84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d901      	bls.n	8009b90 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 8009b8c:	2303      	movs	r3, #3
 8009b8e:	e0ae      	b.n	8009cee <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009b90:	4b1d      	ldr	r3, [pc, #116]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009b92:	689b      	ldr	r3, [r3, #8]
 8009b94:	f003 020c 	and.w	r2, r3, #12
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	685b      	ldr	r3, [r3, #4]
 8009b9c:	009b      	lsls	r3, r3, #2
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d1eb      	bne.n	8009b7a <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f003 0302 	and.w	r3, r3, #2
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d010      	beq.n	8009bd0 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	689a      	ldr	r2, [r3, #8]
 8009bb2:	4b15      	ldr	r3, [pc, #84]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009bb4:	689b      	ldr	r3, [r3, #8]
 8009bb6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009bba:	429a      	cmp	r2, r3
 8009bbc:	d208      	bcs.n	8009bd0 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009bbe:	4b12      	ldr	r3, [pc, #72]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009bc0:	689b      	ldr	r3, [r3, #8]
 8009bc2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	689b      	ldr	r3, [r3, #8]
 8009bca:	490f      	ldr	r1, [pc, #60]	@ (8009c08 <HAL_RCC_ClockConfig+0x23c>)
 8009bcc:	4313      	orrs	r3, r2
 8009bce:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8009c04 <HAL_RCC_ClockConfig+0x238>)
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f003 0307 	and.w	r3, r3, #7
 8009bd8:	683a      	ldr	r2, [r7, #0]
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	d216      	bcs.n	8009c0c <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009bde:	4b09      	ldr	r3, [pc, #36]	@ (8009c04 <HAL_RCC_ClockConfig+0x238>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f023 0207 	bic.w	r2, r3, #7
 8009be6:	4907      	ldr	r1, [pc, #28]	@ (8009c04 <HAL_RCC_ClockConfig+0x238>)
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	4313      	orrs	r3, r2
 8009bec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009bee:	4b05      	ldr	r3, [pc, #20]	@ (8009c04 <HAL_RCC_ClockConfig+0x238>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f003 0307 	and.w	r3, r3, #7
 8009bf6:	683a      	ldr	r2, [r7, #0]
 8009bf8:	429a      	cmp	r2, r3
 8009bfa:	d007      	beq.n	8009c0c <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e076      	b.n	8009cee <HAL_RCC_ClockConfig+0x322>
 8009c00:	080114e8 	.word	0x080114e8
 8009c04:	40022000 	.word	0x40022000
 8009c08:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f003 0304 	and.w	r3, r3, #4
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d025      	beq.n	8009c64 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	68db      	ldr	r3, [r3, #12]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d018      	beq.n	8009c52 <HAL_RCC_ClockConfig+0x286>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	68db      	ldr	r3, [r3, #12]
 8009c24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c28:	d013      	beq.n	8009c52 <HAL_RCC_ClockConfig+0x286>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	68db      	ldr	r3, [r3, #12]
 8009c2e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009c32:	d00e      	beq.n	8009c52 <HAL_RCC_ClockConfig+0x286>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	68db      	ldr	r3, [r3, #12]
 8009c38:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009c3c:	d009      	beq.n	8009c52 <HAL_RCC_ClockConfig+0x286>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	68db      	ldr	r3, [r3, #12]
 8009c42:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009c46:	d004      	beq.n	8009c52 <HAL_RCC_ClockConfig+0x286>
 8009c48:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 8009c4c:	482a      	ldr	r0, [pc, #168]	@ (8009cf8 <HAL_RCC_ClockConfig+0x32c>)
 8009c4e:	f7fc fe97 	bl	8006980 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009c52:	4b2a      	ldr	r3, [pc, #168]	@ (8009cfc <HAL_RCC_ClockConfig+0x330>)
 8009c54:	689b      	ldr	r3, [r3, #8]
 8009c56:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	4927      	ldr	r1, [pc, #156]	@ (8009cfc <HAL_RCC_ClockConfig+0x330>)
 8009c60:	4313      	orrs	r3, r2
 8009c62:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f003 0308 	and.w	r3, r3, #8
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d026      	beq.n	8009cbe <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	691b      	ldr	r3, [r3, #16]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d018      	beq.n	8009caa <HAL_RCC_ClockConfig+0x2de>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	691b      	ldr	r3, [r3, #16]
 8009c7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c80:	d013      	beq.n	8009caa <HAL_RCC_ClockConfig+0x2de>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	691b      	ldr	r3, [r3, #16]
 8009c86:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8009c8a:	d00e      	beq.n	8009caa <HAL_RCC_ClockConfig+0x2de>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	691b      	ldr	r3, [r3, #16]
 8009c90:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009c94:	d009      	beq.n	8009caa <HAL_RCC_ClockConfig+0x2de>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	691b      	ldr	r3, [r3, #16]
 8009c9a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009c9e:	d004      	beq.n	8009caa <HAL_RCC_ClockConfig+0x2de>
 8009ca0:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 8009ca4:	4814      	ldr	r0, [pc, #80]	@ (8009cf8 <HAL_RCC_ClockConfig+0x32c>)
 8009ca6:	f7fc fe6b 	bl	8006980 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009caa:	4b14      	ldr	r3, [pc, #80]	@ (8009cfc <HAL_RCC_ClockConfig+0x330>)
 8009cac:	689b      	ldr	r3, [r3, #8]
 8009cae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	691b      	ldr	r3, [r3, #16]
 8009cb6:	00db      	lsls	r3, r3, #3
 8009cb8:	4910      	ldr	r1, [pc, #64]	@ (8009cfc <HAL_RCC_ClockConfig+0x330>)
 8009cba:	4313      	orrs	r3, r2
 8009cbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009cbe:	f000 f825 	bl	8009d0c <HAL_RCC_GetSysClockFreq>
 8009cc2:	4602      	mov	r2, r0
 8009cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8009cfc <HAL_RCC_ClockConfig+0x330>)
 8009cc6:	689b      	ldr	r3, [r3, #8]
 8009cc8:	091b      	lsrs	r3, r3, #4
 8009cca:	f003 030f 	and.w	r3, r3, #15
 8009cce:	490c      	ldr	r1, [pc, #48]	@ (8009d00 <HAL_RCC_ClockConfig+0x334>)
 8009cd0:	5ccb      	ldrb	r3, [r1, r3]
 8009cd2:	f003 031f 	and.w	r3, r3, #31
 8009cd6:	fa22 f303 	lsr.w	r3, r2, r3
 8009cda:	4a0a      	ldr	r2, [pc, #40]	@ (8009d04 <HAL_RCC_ClockConfig+0x338>)
 8009cdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009cde:	4b0a      	ldr	r3, [pc, #40]	@ (8009d08 <HAL_RCC_ClockConfig+0x33c>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f7fd fc26 	bl	8007534 <HAL_InitTick>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	72fb      	strb	r3, [r7, #11]

  return status;
 8009cec:	7afb      	ldrb	r3, [r7, #11]
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3710      	adds	r7, #16
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bd80      	pop	{r7, pc}
 8009cf6:	bf00      	nop
 8009cf8:	080114e8 	.word	0x080114e8
 8009cfc:	40021000 	.word	0x40021000
 8009d00:	080116c4 	.word	0x080116c4
 8009d04:	20000018 	.word	0x20000018
 8009d08:	2000001c 	.word	0x2000001c

08009d0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b089      	sub	sp, #36	@ 0x24
 8009d10:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8009d12:	2300      	movs	r3, #0
 8009d14:	61fb      	str	r3, [r7, #28]
 8009d16:	2300      	movs	r3, #0
 8009d18:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009d1a:	4b3e      	ldr	r3, [pc, #248]	@ (8009e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8009d1c:	689b      	ldr	r3, [r3, #8]
 8009d1e:	f003 030c 	and.w	r3, r3, #12
 8009d22:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009d24:	4b3b      	ldr	r3, [pc, #236]	@ (8009e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8009d26:	68db      	ldr	r3, [r3, #12]
 8009d28:	f003 0303 	and.w	r3, r3, #3
 8009d2c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d005      	beq.n	8009d40 <HAL_RCC_GetSysClockFreq+0x34>
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	2b0c      	cmp	r3, #12
 8009d38:	d121      	bne.n	8009d7e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2b01      	cmp	r3, #1
 8009d3e:	d11e      	bne.n	8009d7e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009d40:	4b34      	ldr	r3, [pc, #208]	@ (8009e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f003 0308 	and.w	r3, r3, #8
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d107      	bne.n	8009d5c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009d4c:	4b31      	ldr	r3, [pc, #196]	@ (8009e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8009d4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009d52:	0a1b      	lsrs	r3, r3, #8
 8009d54:	f003 030f 	and.w	r3, r3, #15
 8009d58:	61fb      	str	r3, [r7, #28]
 8009d5a:	e005      	b.n	8009d68 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009d5c:	4b2d      	ldr	r3, [pc, #180]	@ (8009e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	091b      	lsrs	r3, r3, #4
 8009d62:	f003 030f 	and.w	r3, r3, #15
 8009d66:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009d68:	4a2b      	ldr	r2, [pc, #172]	@ (8009e18 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009d6a:	69fb      	ldr	r3, [r7, #28]
 8009d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009d70:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d10d      	bne.n	8009d94 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009d78:	69fb      	ldr	r3, [r7, #28]
 8009d7a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009d7c:	e00a      	b.n	8009d94 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	2b04      	cmp	r3, #4
 8009d82:	d102      	bne.n	8009d8a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009d84:	4b25      	ldr	r3, [pc, #148]	@ (8009e1c <HAL_RCC_GetSysClockFreq+0x110>)
 8009d86:	61bb      	str	r3, [r7, #24]
 8009d88:	e004      	b.n	8009d94 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	2b08      	cmp	r3, #8
 8009d8e:	d101      	bne.n	8009d94 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009d90:	4b23      	ldr	r3, [pc, #140]	@ (8009e20 <HAL_RCC_GetSysClockFreq+0x114>)
 8009d92:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8009d94:	693b      	ldr	r3, [r7, #16]
 8009d96:	2b0c      	cmp	r3, #12
 8009d98:	d134      	bne.n	8009e04 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8009e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8009d9c:	68db      	ldr	r3, [r3, #12]
 8009d9e:	f003 0303 	and.w	r3, r3, #3
 8009da2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	2b02      	cmp	r3, #2
 8009da8:	d003      	beq.n	8009db2 <HAL_RCC_GetSysClockFreq+0xa6>
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	2b03      	cmp	r3, #3
 8009dae:	d003      	beq.n	8009db8 <HAL_RCC_GetSysClockFreq+0xac>
 8009db0:	e005      	b.n	8009dbe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009db2:	4b1a      	ldr	r3, [pc, #104]	@ (8009e1c <HAL_RCC_GetSysClockFreq+0x110>)
 8009db4:	617b      	str	r3, [r7, #20]
      break;
 8009db6:	e005      	b.n	8009dc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009db8:	4b19      	ldr	r3, [pc, #100]	@ (8009e20 <HAL_RCC_GetSysClockFreq+0x114>)
 8009dba:	617b      	str	r3, [r7, #20]
      break;
 8009dbc:	e002      	b.n	8009dc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8009dbe:	69fb      	ldr	r3, [r7, #28]
 8009dc0:	617b      	str	r3, [r7, #20]
      break;
 8009dc2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009dc4:	4b13      	ldr	r3, [pc, #76]	@ (8009e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8009dc6:	68db      	ldr	r3, [r3, #12]
 8009dc8:	091b      	lsrs	r3, r3, #4
 8009dca:	f003 0307 	and.w	r3, r3, #7
 8009dce:	3301      	adds	r3, #1
 8009dd0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009dd2:	4b10      	ldr	r3, [pc, #64]	@ (8009e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	0a1b      	lsrs	r3, r3, #8
 8009dd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ddc:	697a      	ldr	r2, [r7, #20]
 8009dde:	fb03 f202 	mul.w	r2, r3, r2
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009de8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009dea:	4b0a      	ldr	r3, [pc, #40]	@ (8009e14 <HAL_RCC_GetSysClockFreq+0x108>)
 8009dec:	68db      	ldr	r3, [r3, #12]
 8009dee:	0e5b      	lsrs	r3, r3, #25
 8009df0:	f003 0303 	and.w	r3, r3, #3
 8009df4:	3301      	adds	r3, #1
 8009df6:	005b      	lsls	r3, r3, #1
 8009df8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009dfa:	697a      	ldr	r2, [r7, #20]
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e02:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009e04:	69bb      	ldr	r3, [r7, #24]
}
 8009e06:	4618      	mov	r0, r3
 8009e08:	3724      	adds	r7, #36	@ 0x24
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e10:	4770      	bx	lr
 8009e12:	bf00      	nop
 8009e14:	40021000 	.word	0x40021000
 8009e18:	080116dc 	.word	0x080116dc
 8009e1c:	00f42400 	.word	0x00f42400
 8009e20:	007a1200 	.word	0x007a1200

08009e24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009e24:	b480      	push	{r7}
 8009e26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009e28:	4b03      	ldr	r3, [pc, #12]	@ (8009e38 <HAL_RCC_GetHCLKFreq+0x14>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e34:	4770      	bx	lr
 8009e36:	bf00      	nop
 8009e38:	20000018 	.word	0x20000018

08009e3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009e40:	f7ff fff0 	bl	8009e24 <HAL_RCC_GetHCLKFreq>
 8009e44:	4602      	mov	r2, r0
 8009e46:	4b06      	ldr	r3, [pc, #24]	@ (8009e60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009e48:	689b      	ldr	r3, [r3, #8]
 8009e4a:	0a1b      	lsrs	r3, r3, #8
 8009e4c:	f003 0307 	and.w	r3, r3, #7
 8009e50:	4904      	ldr	r1, [pc, #16]	@ (8009e64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009e52:	5ccb      	ldrb	r3, [r1, r3]
 8009e54:	f003 031f 	and.w	r3, r3, #31
 8009e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	bd80      	pop	{r7, pc}
 8009e60:	40021000 	.word	0x40021000
 8009e64:	080116d4 	.word	0x080116d4

08009e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009e6c:	f7ff ffda 	bl	8009e24 <HAL_RCC_GetHCLKFreq>
 8009e70:	4602      	mov	r2, r0
 8009e72:	4b06      	ldr	r3, [pc, #24]	@ (8009e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009e74:	689b      	ldr	r3, [r3, #8]
 8009e76:	0adb      	lsrs	r3, r3, #11
 8009e78:	f003 0307 	and.w	r3, r3, #7
 8009e7c:	4904      	ldr	r1, [pc, #16]	@ (8009e90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009e7e:	5ccb      	ldrb	r3, [r1, r3]
 8009e80:	f003 031f 	and.w	r3, r3, #31
 8009e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e88:	4618      	mov	r0, r3
 8009e8a:	bd80      	pop	{r7, pc}
 8009e8c:	40021000 	.word	0x40021000
 8009e90:	080116d4 	.word	0x080116d4

08009e94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b086      	sub	sp, #24
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009ea0:	4b2a      	ldr	r3, [pc, #168]	@ (8009f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ea4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d003      	beq.n	8009eb4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009eac:	f7ff f81c 	bl	8008ee8 <HAL_PWREx_GetVoltageRange>
 8009eb0:	6178      	str	r0, [r7, #20]
 8009eb2:	e014      	b.n	8009ede <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009eb4:	4b25      	ldr	r3, [pc, #148]	@ (8009f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009eb8:	4a24      	ldr	r2, [pc, #144]	@ (8009f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009eba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ebe:	6593      	str	r3, [r2, #88]	@ 0x58
 8009ec0:	4b22      	ldr	r3, [pc, #136]	@ (8009f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ec8:	60fb      	str	r3, [r7, #12]
 8009eca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009ecc:	f7ff f80c 	bl	8008ee8 <HAL_PWREx_GetVoltageRange>
 8009ed0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009ed2:	4b1e      	ldr	r3, [pc, #120]	@ (8009f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ed6:	4a1d      	ldr	r2, [pc, #116]	@ (8009f4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009ed8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009edc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ee4:	d10b      	bne.n	8009efe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2b80      	cmp	r3, #128	@ 0x80
 8009eea:	d919      	bls.n	8009f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2ba0      	cmp	r3, #160	@ 0xa0
 8009ef0:	d902      	bls.n	8009ef8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009ef2:	2302      	movs	r3, #2
 8009ef4:	613b      	str	r3, [r7, #16]
 8009ef6:	e013      	b.n	8009f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009ef8:	2301      	movs	r3, #1
 8009efa:	613b      	str	r3, [r7, #16]
 8009efc:	e010      	b.n	8009f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2b80      	cmp	r3, #128	@ 0x80
 8009f02:	d902      	bls.n	8009f0a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8009f04:	2303      	movs	r3, #3
 8009f06:	613b      	str	r3, [r7, #16]
 8009f08:	e00a      	b.n	8009f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2b80      	cmp	r3, #128	@ 0x80
 8009f0e:	d102      	bne.n	8009f16 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009f10:	2302      	movs	r3, #2
 8009f12:	613b      	str	r3, [r7, #16]
 8009f14:	e004      	b.n	8009f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2b70      	cmp	r3, #112	@ 0x70
 8009f1a:	d101      	bne.n	8009f20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009f20:	4b0b      	ldr	r3, [pc, #44]	@ (8009f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f023 0207 	bic.w	r2, r3, #7
 8009f28:	4909      	ldr	r1, [pc, #36]	@ (8009f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009f2a:	693b      	ldr	r3, [r7, #16]
 8009f2c:	4313      	orrs	r3, r2
 8009f2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009f30:	4b07      	ldr	r3, [pc, #28]	@ (8009f50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f003 0307 	and.w	r3, r3, #7
 8009f38:	693a      	ldr	r2, [r7, #16]
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	d001      	beq.n	8009f42 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8009f3e:	2301      	movs	r3, #1
 8009f40:	e000      	b.n	8009f44 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8009f42:	2300      	movs	r3, #0
}
 8009f44:	4618      	mov	r0, r3
 8009f46:	3718      	adds	r7, #24
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	bd80      	pop	{r7, pc}
 8009f4c:	40021000 	.word	0x40021000
 8009f50:	40022000 	.word	0x40022000

08009f54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b086      	sub	sp, #24
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009f60:	2300      	movs	r3, #0
 8009f62:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d004      	beq.n	8009f7a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f78:	d303      	bcc.n	8009f82 <HAL_RCCEx_PeriphCLKConfig+0x2e>
 8009f7a:	21c9      	movs	r1, #201	@ 0xc9
 8009f7c:	4889      	ldr	r0, [pc, #548]	@ (800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8009f7e:	f7fc fcff 	bl	8006980 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d058      	beq.n	800a040 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d012      	beq.n	8009fbc <HAL_RCCEx_PeriphCLKConfig+0x68>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f9a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009f9e:	d00d      	beq.n	8009fbc <HAL_RCCEx_PeriphCLKConfig+0x68>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009fa4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009fa8:	d008      	beq.n	8009fbc <HAL_RCCEx_PeriphCLKConfig+0x68>
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009fae:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009fb2:	d003      	beq.n	8009fbc <HAL_RCCEx_PeriphCLKConfig+0x68>
 8009fb4:	21d1      	movs	r1, #209	@ 0xd1
 8009fb6:	487b      	ldr	r0, [pc, #492]	@ (800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8009fb8:	f7fc fce2 	bl	8006980 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009fc0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009fc4:	d02a      	beq.n	800a01c <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8009fc6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009fca:	d824      	bhi.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8009fcc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009fd0:	d008      	beq.n	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009fd2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009fd6:	d81e      	bhi.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d00a      	beq.n	8009ff2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8009fdc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009fe0:	d010      	beq.n	800a004 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8009fe2:	e018      	b.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009fe4:	4b70      	ldr	r3, [pc, #448]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009fe6:	68db      	ldr	r3, [r3, #12]
 8009fe8:	4a6f      	ldr	r2, [pc, #444]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009fea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009fee:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009ff0:	e015      	b.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	3304      	adds	r3, #4
 8009ff6:	2100      	movs	r1, #0
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f000 fc69 	bl	800a8d0 <RCCEx_PLLSAI1_Config>
 8009ffe:	4603      	mov	r3, r0
 800a000:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a002:	e00c      	b.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	3320      	adds	r3, #32
 800a008:	2100      	movs	r1, #0
 800a00a:	4618      	mov	r0, r3
 800a00c:	f000 fde0 	bl	800abd0 <RCCEx_PLLSAI2_Config>
 800a010:	4603      	mov	r3, r0
 800a012:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a014:	e003      	b.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a016:	2301      	movs	r3, #1
 800a018:	74fb      	strb	r3, [r7, #19]
      break;
 800a01a:	e000      	b.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 800a01c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a01e:	7cfb      	ldrb	r3, [r7, #19]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d10b      	bne.n	800a03c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a024:	4b60      	ldr	r3, [pc, #384]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a02a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a032:	495d      	ldr	r1, [pc, #372]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a034:	4313      	orrs	r3, r2
 800a036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800a03a:	e001      	b.n	800a040 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a03c:	7cfb      	ldrb	r3, [r7, #19]
 800a03e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d059      	beq.n	800a100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a050:	2b00      	cmp	r3, #0
 800a052:	d013      	beq.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a058:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a05c:	d00e      	beq.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a062:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a066:	d009      	beq.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a06c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a070:	d004      	beq.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800a072:	f240 110f 	movw	r1, #271	@ 0x10f
 800a076:	484b      	ldr	r0, [pc, #300]	@ (800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a078:	f7fc fc82 	bl	8006980 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a080:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a084:	d02a      	beq.n	800a0dc <HAL_RCCEx_PeriphCLKConfig+0x188>
 800a086:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a08a:	d824      	bhi.n	800a0d6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800a08c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a090:	d008      	beq.n	800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800a092:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a096:	d81e      	bhi.n	800a0d6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d00a      	beq.n	800a0b2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800a09c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a0a0:	d010      	beq.n	800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x170>
 800a0a2:	e018      	b.n	800a0d6 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a0a4:	4b40      	ldr	r3, [pc, #256]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a0a6:	68db      	ldr	r3, [r3, #12]
 800a0a8:	4a3f      	ldr	r2, [pc, #252]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a0aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a0ae:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a0b0:	e015      	b.n	800a0de <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	3304      	adds	r3, #4
 800a0b6:	2100      	movs	r1, #0
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f000 fc09 	bl	800a8d0 <RCCEx_PLLSAI1_Config>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a0c2:	e00c      	b.n	800a0de <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	3320      	adds	r3, #32
 800a0c8:	2100      	movs	r1, #0
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f000 fd80 	bl	800abd0 <RCCEx_PLLSAI2_Config>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a0d4:	e003      	b.n	800a0de <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	74fb      	strb	r3, [r7, #19]
      break;
 800a0da:	e000      	b.n	800a0de <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 800a0dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a0de:	7cfb      	ldrb	r3, [r7, #19]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d10b      	bne.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a0e4:	4b30      	ldr	r3, [pc, #192]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a0e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0ea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a0f2:	492d      	ldr	r1, [pc, #180]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a0f4:	4313      	orrs	r3, r2
 800a0f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800a0fa:	e001      	b.n	800a100 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0fc:	7cfb      	ldrb	r3, [r7, #19]
 800a0fe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a108:	2b00      	cmp	r3, #0
 800a10a:	f000 80c2 	beq.w	800a292 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a10e:	2300      	movs	r3, #0
 800a110:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d016      	beq.n	800a14a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a122:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a126:	d010      	beq.n	800a14a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a12e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a132:	d00a      	beq.n	800a14a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a13a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a13e:	d004      	beq.n	800a14a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800a140:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 800a144:	4817      	ldr	r0, [pc, #92]	@ (800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800a146:	f7fc fc1b 	bl	8006980 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a14a:	4b17      	ldr	r3, [pc, #92]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a14c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a14e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a152:	2b00      	cmp	r3, #0
 800a154:	d101      	bne.n	800a15a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a156:	2301      	movs	r3, #1
 800a158:	e000      	b.n	800a15c <HAL_RCCEx_PeriphCLKConfig+0x208>
 800a15a:	2300      	movs	r3, #0
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d00d      	beq.n	800a17c <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a160:	4b11      	ldr	r3, [pc, #68]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a162:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a164:	4a10      	ldr	r2, [pc, #64]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a166:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a16a:	6593      	str	r3, [r2, #88]	@ 0x58
 800a16c:	4b0e      	ldr	r3, [pc, #56]	@ (800a1a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800a16e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a170:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a174:	60bb      	str	r3, [r7, #8]
 800a176:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a178:	2301      	movs	r3, #1
 800a17a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a17c:	4b0b      	ldr	r3, [pc, #44]	@ (800a1ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a0a      	ldr	r2, [pc, #40]	@ (800a1ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800a182:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a186:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a188:	f7fd fa24 	bl	80075d4 <HAL_GetTick>
 800a18c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a18e:	e00f      	b.n	800a1b0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a190:	f7fd fa20 	bl	80075d4 <HAL_GetTick>
 800a194:	4602      	mov	r2, r0
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	1ad3      	subs	r3, r2, r3
 800a19a:	2b02      	cmp	r3, #2
 800a19c:	d908      	bls.n	800a1b0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 800a19e:	2303      	movs	r3, #3
 800a1a0:	74fb      	strb	r3, [r7, #19]
        break;
 800a1a2:	e00b      	b.n	800a1bc <HAL_RCCEx_PeriphCLKConfig+0x268>
 800a1a4:	08011520 	.word	0x08011520
 800a1a8:	40021000 	.word	0x40021000
 800a1ac:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a1b0:	4b30      	ldr	r3, [pc, #192]	@ (800a274 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d0e9      	beq.n	800a190 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 800a1bc:	7cfb      	ldrb	r3, [r7, #19]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d15c      	bne.n	800a27c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a1c2:	4b2d      	ldr	r3, [pc, #180]	@ (800a278 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a1c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a1cc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d01f      	beq.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1da:	697a      	ldr	r2, [r7, #20]
 800a1dc:	429a      	cmp	r2, r3
 800a1de:	d019      	beq.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a1e0:	4b25      	ldr	r3, [pc, #148]	@ (800a278 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a1e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a1ea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a1ec:	4b22      	ldr	r3, [pc, #136]	@ (800a278 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a1ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1f2:	4a21      	ldr	r2, [pc, #132]	@ (800a278 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a1f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a1f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a1fc:	4b1e      	ldr	r3, [pc, #120]	@ (800a278 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a1fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a202:	4a1d      	ldr	r2, [pc, #116]	@ (800a278 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a204:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a208:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a20c:	4a1a      	ldr	r2, [pc, #104]	@ (800a278 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	f003 0301 	and.w	r3, r3, #1
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d016      	beq.n	800a24c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a21e:	f7fd f9d9 	bl	80075d4 <HAL_GetTick>
 800a222:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a224:	e00b      	b.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a226:	f7fd f9d5 	bl	80075d4 <HAL_GetTick>
 800a22a:	4602      	mov	r2, r0
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	1ad3      	subs	r3, r2, r3
 800a230:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a234:	4293      	cmp	r3, r2
 800a236:	d902      	bls.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 800a238:	2303      	movs	r3, #3
 800a23a:	74fb      	strb	r3, [r7, #19]
            break;
 800a23c:	e006      	b.n	800a24c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a23e:	4b0e      	ldr	r3, [pc, #56]	@ (800a278 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a240:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a244:	f003 0302 	and.w	r3, r3, #2
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d0ec      	beq.n	800a226 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 800a24c:	7cfb      	ldrb	r3, [r7, #19]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d10c      	bne.n	800a26c <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a252:	4b09      	ldr	r3, [pc, #36]	@ (800a278 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a254:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a258:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a262:	4905      	ldr	r1, [pc, #20]	@ (800a278 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800a264:	4313      	orrs	r3, r2
 800a266:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a26a:	e009      	b.n	800a280 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a26c:	7cfb      	ldrb	r3, [r7, #19]
 800a26e:	74bb      	strb	r3, [r7, #18]
 800a270:	e006      	b.n	800a280 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 800a272:	bf00      	nop
 800a274:	40007000 	.word	0x40007000
 800a278:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a27c:	7cfb      	ldrb	r3, [r7, #19]
 800a27e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a280:	7c7b      	ldrb	r3, [r7, #17]
 800a282:	2b01      	cmp	r3, #1
 800a284:	d105      	bne.n	800a292 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a286:	4b8d      	ldr	r3, [pc, #564]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a28a:	4a8c      	ldr	r2, [pc, #560]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a28c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a290:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f003 0301 	and.w	r3, r3, #1
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d01f      	beq.n	800a2de <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d010      	beq.n	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2aa:	2b01      	cmp	r3, #1
 800a2ac:	d00c      	beq.n	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2b2:	2b03      	cmp	r3, #3
 800a2b4:	d008      	beq.n	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2ba:	2b02      	cmp	r3, #2
 800a2bc:	d004      	beq.n	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800a2be:	f240 1199 	movw	r1, #409	@ 0x199
 800a2c2:	487f      	ldr	r0, [pc, #508]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a2c4:	f7fc fb5c 	bl	8006980 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a2c8:	4b7c      	ldr	r3, [pc, #496]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a2ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ce:	f023 0203 	bic.w	r2, r3, #3
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2d6:	4979      	ldr	r1, [pc, #484]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a2d8:	4313      	orrs	r3, r2
 800a2da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f003 0302 	and.w	r3, r3, #2
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d01f      	beq.n	800a32a <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d010      	beq.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2f6:	2b04      	cmp	r3, #4
 800a2f8:	d00c      	beq.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2fe:	2b0c      	cmp	r3, #12
 800a300:	d008      	beq.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a306:	2b08      	cmp	r3, #8
 800a308:	d004      	beq.n	800a314 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800a30a:	f240 11a3 	movw	r1, #419	@ 0x1a3
 800a30e:	486c      	ldr	r0, [pc, #432]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a310:	f7fc fb36 	bl	8006980 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a314:	4b69      	ldr	r3, [pc, #420]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a31a:	f023 020c 	bic.w	r2, r3, #12
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a322:	4966      	ldr	r1, [pc, #408]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a324:	4313      	orrs	r3, r2
 800a326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	f003 0304 	and.w	r3, r3, #4
 800a332:	2b00      	cmp	r3, #0
 800a334:	d01f      	beq.n	800a376 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d010      	beq.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a342:	2b10      	cmp	r3, #16
 800a344:	d00c      	beq.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a34a:	2b30      	cmp	r3, #48	@ 0x30
 800a34c:	d008      	beq.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a352:	2b20      	cmp	r3, #32
 800a354:	d004      	beq.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800a356:	f240 11af 	movw	r1, #431	@ 0x1af
 800a35a:	4859      	ldr	r0, [pc, #356]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a35c:	f7fc fb10 	bl	8006980 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a360:	4b56      	ldr	r3, [pc, #344]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a366:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a36e:	4953      	ldr	r1, [pc, #332]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a370:	4313      	orrs	r3, r2
 800a372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f003 0308 	and.w	r3, r3, #8
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d01f      	beq.n	800a3c2 <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a386:	2b00      	cmp	r3, #0
 800a388:	d010      	beq.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a38e:	2b40      	cmp	r3, #64	@ 0x40
 800a390:	d00c      	beq.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a396:	2bc0      	cmp	r3, #192	@ 0xc0
 800a398:	d008      	beq.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a39e:	2b80      	cmp	r3, #128	@ 0x80
 800a3a0:	d004      	beq.n	800a3ac <HAL_RCCEx_PeriphCLKConfig+0x458>
 800a3a2:	f240 11bd 	movw	r1, #445	@ 0x1bd
 800a3a6:	4846      	ldr	r0, [pc, #280]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a3a8:	f7fc faea 	bl	8006980 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a3ac:	4b43      	ldr	r3, [pc, #268]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a3ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3ba:	4940      	ldr	r1, [pc, #256]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f003 0310 	and.w	r3, r3, #16
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d022      	beq.n	800a414 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d013      	beq.n	800a3fe <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3de:	d00e      	beq.n	800a3fe <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a3e8:	d009      	beq.n	800a3fe <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3f2:	d004      	beq.n	800a3fe <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800a3f4:	f240 11cb 	movw	r1, #459	@ 0x1cb
 800a3f8:	4831      	ldr	r0, [pc, #196]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a3fa:	f7fc fac1 	bl	8006980 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a3fe:	4b2f      	ldr	r3, [pc, #188]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a400:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a404:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a40c:	492b      	ldr	r1, [pc, #172]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a40e:	4313      	orrs	r3, r2
 800a410:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f003 0320 	and.w	r3, r3, #32
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d022      	beq.n	800a466 <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a424:	2b00      	cmp	r3, #0
 800a426:	d013      	beq.n	800a450 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a42c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a430:	d00e      	beq.n	800a450 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a436:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a43a:	d009      	beq.n	800a450 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a440:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a444:	d004      	beq.n	800a450 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800a446:	f240 11d7 	movw	r1, #471	@ 0x1d7
 800a44a:	481d      	ldr	r0, [pc, #116]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a44c:	f7fc fa98 	bl	8006980 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a450:	4b1a      	ldr	r3, [pc, #104]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a456:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a45e:	4917      	ldr	r1, [pc, #92]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a460:	4313      	orrs	r3, r2
 800a462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d028      	beq.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a476:	2b00      	cmp	r3, #0
 800a478:	d013      	beq.n	800a4a2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a47e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a482:	d00e      	beq.n	800a4a2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a488:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a48c:	d009      	beq.n	800a4a2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a492:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a496:	d004      	beq.n	800a4a2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800a498:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800a49c:	4808      	ldr	r0, [pc, #32]	@ (800a4c0 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800a49e:	f7fc fa6f 	bl	8006980 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a4a2:	4b06      	ldr	r3, [pc, #24]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a4a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4b0:	4902      	ldr	r1, [pc, #8]	@ (800a4bc <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800a4b2:	4313      	orrs	r3, r2
 800a4b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800a4b8:	e004      	b.n	800a4c4 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800a4ba:	bf00      	nop
 800a4bc:	40021000 	.word	0x40021000
 800a4c0:	08011520 	.word	0x08011520
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d022      	beq.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d013      	beq.n	800a500 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a4e0:	d00e      	beq.n	800a500 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a4ea:	d009      	beq.n	800a500 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a4f4:	d004      	beq.n	800a500 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800a4f6:	f240 11e7 	movw	r1, #487	@ 0x1e7
 800a4fa:	489e      	ldr	r0, [pc, #632]	@ (800a774 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a4fc:	f7fc fa40 	bl	8006980 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a500:	4b9d      	ldr	r3, [pc, #628]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a506:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a50e:	499a      	ldr	r1, [pc, #616]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a510:	4313      	orrs	r3, r2
 800a512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d01d      	beq.n	800a55e <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a526:	2b00      	cmp	r3, #0
 800a528:	d00e      	beq.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a52e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a532:	d009      	beq.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a538:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a53c:	d004      	beq.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800a53e:	f240 11ef 	movw	r1, #495	@ 0x1ef
 800a542:	488c      	ldr	r0, [pc, #560]	@ (800a774 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a544:	f7fc fa1c 	bl	8006980 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a548:	4b8b      	ldr	r3, [pc, #556]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a54a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a54e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a556:	4988      	ldr	r1, [pc, #544]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a558:	4313      	orrs	r3, r2
 800a55a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a566:	2b00      	cmp	r3, #0
 800a568:	d01d      	beq.n	800a5a6 <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d00e      	beq.n	800a590 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a576:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a57a:	d009      	beq.n	800a590 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a580:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a584:	d004      	beq.n	800a590 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800a586:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800a58a:	487a      	ldr	r0, [pc, #488]	@ (800a774 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a58c:	f7fc f9f8 	bl	8006980 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a590:	4b79      	ldr	r3, [pc, #484]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a596:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a59e:	4976      	ldr	r1, [pc, #472]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a5a0:	4313      	orrs	r3, r2
 800a5a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d01d      	beq.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d00e      	beq.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5c2:	d009      	beq.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a5cc:	d004      	beq.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800a5ce:	f240 2107 	movw	r1, #519	@ 0x207
 800a5d2:	4868      	ldr	r0, [pc, #416]	@ (800a774 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a5d4:	f7fc f9d4 	bl	8006980 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a5d8:	4b67      	ldr	r3, [pc, #412]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a5da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5e6:	4964      	ldr	r1, [pc, #400]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d040      	beq.n	800a67c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d013      	beq.n	800a62a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a606:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a60a:	d00e      	beq.n	800a62a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a610:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a614:	d009      	beq.n	800a62a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a61a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a61e:	d004      	beq.n	800a62a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 800a620:	f44f 7108 	mov.w	r1, #544	@ 0x220
 800a624:	4853      	ldr	r0, [pc, #332]	@ (800a774 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a626:	f7fc f9ab 	bl	8006980 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a62a:	4b53      	ldr	r3, [pc, #332]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a62c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a630:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a638:	494f      	ldr	r1, [pc, #316]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a63a:	4313      	orrs	r3, r2
 800a63c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a644:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a648:	d106      	bne.n	800a658 <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a64a:	4b4b      	ldr	r3, [pc, #300]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a64c:	68db      	ldr	r3, [r3, #12]
 800a64e:	4a4a      	ldr	r2, [pc, #296]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a650:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a654:	60d3      	str	r3, [r2, #12]
 800a656:	e011      	b.n	800a67c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a65c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a660:	d10c      	bne.n	800a67c <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	3304      	adds	r3, #4
 800a666:	2101      	movs	r1, #1
 800a668:	4618      	mov	r0, r3
 800a66a:	f000 f931 	bl	800a8d0 <RCCEx_PLLSAI1_Config>
 800a66e:	4603      	mov	r3, r0
 800a670:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a672:	7cfb      	ldrb	r3, [r7, #19]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d001      	beq.n	800a67c <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 800a678:	7cfb      	ldrb	r3, [r7, #19]
 800a67a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a684:	2b00      	cmp	r3, #0
 800a686:	d040      	beq.n	800a70a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d013      	beq.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a694:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a698:	d00e      	beq.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a69e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a6a2:	d009      	beq.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a6a8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a6ac:	d004      	beq.n	800a6b8 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800a6ae:	f240 2141 	movw	r1, #577	@ 0x241
 800a6b2:	4830      	ldr	r0, [pc, #192]	@ (800a774 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a6b4:	f7fc f964 	bl	8006980 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a6b8:	4b2f      	ldr	r3, [pc, #188]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a6ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a6c6:	492c      	ldr	r1, [pc, #176]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a6c8:	4313      	orrs	r3, r2
 800a6ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a6d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a6d6:	d106      	bne.n	800a6e6 <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a6d8:	4b27      	ldr	r3, [pc, #156]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a6da:	68db      	ldr	r3, [r3, #12]
 800a6dc:	4a26      	ldr	r2, [pc, #152]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a6de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a6e2:	60d3      	str	r3, [r2, #12]
 800a6e4:	e011      	b.n	800a70a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a6ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a6ee:	d10c      	bne.n	800a70a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	3304      	adds	r3, #4
 800a6f4:	2101      	movs	r1, #1
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f000 f8ea 	bl	800a8d0 <RCCEx_PLLSAI1_Config>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a700:	7cfb      	ldrb	r3, [r7, #19]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d001      	beq.n	800a70a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 800a706:	7cfb      	ldrb	r3, [r7, #19]
 800a708:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a712:	2b00      	cmp	r3, #0
 800a714:	d044      	beq.n	800a7a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d013      	beq.n	800a746 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a722:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a726:	d00e      	beq.n	800a746 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a72c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a730:	d009      	beq.n	800a746 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a736:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800a73a:	d004      	beq.n	800a746 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800a73c:	f240 2166 	movw	r1, #614	@ 0x266
 800a740:	480c      	ldr	r0, [pc, #48]	@ (800a774 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800a742:	f7fc f91d 	bl	8006980 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a746:	4b0c      	ldr	r3, [pc, #48]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a74c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a754:	4908      	ldr	r1, [pc, #32]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a756:	4313      	orrs	r3, r2
 800a758:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a760:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a764:	d10a      	bne.n	800a77c <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a766:	4b04      	ldr	r3, [pc, #16]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a768:	68db      	ldr	r3, [r3, #12]
 800a76a:	4a03      	ldr	r2, [pc, #12]	@ (800a778 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800a76c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a770:	60d3      	str	r3, [r2, #12]
 800a772:	e015      	b.n	800a7a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 800a774:	08011520 	.word	0x08011520
 800a778:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a780:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a784:	d10c      	bne.n	800a7a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	3304      	adds	r3, #4
 800a78a:	2101      	movs	r1, #1
 800a78c:	4618      	mov	r0, r3
 800a78e:	f000 f89f 	bl	800a8d0 <RCCEx_PLLSAI1_Config>
 800a792:	4603      	mov	r3, r0
 800a794:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a796:	7cfb      	ldrb	r3, [r7, #19]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d001      	beq.n	800a7a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 800a79c:	7cfb      	ldrb	r3, [r7, #19]
 800a79e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d047      	beq.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d013      	beq.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a7b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7bc:	d00e      	beq.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a7c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7c6:	d009      	beq.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a7cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a7d0:	d004      	beq.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x888>
 800a7d2:	f240 2186 	movw	r1, #646	@ 0x286
 800a7d6:	483c      	ldr	r0, [pc, #240]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800a7d8:	f7fc f8d2 	bl	8006980 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a7dc:	4b3b      	ldr	r3, [pc, #236]	@ (800a8cc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a7de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a7ea:	4938      	ldr	r1, [pc, #224]	@ (800a8cc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a7f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7fa:	d10d      	bne.n	800a818 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	3304      	adds	r3, #4
 800a800:	2102      	movs	r1, #2
 800a802:	4618      	mov	r0, r3
 800a804:	f000 f864 	bl	800a8d0 <RCCEx_PLLSAI1_Config>
 800a808:	4603      	mov	r3, r0
 800a80a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a80c:	7cfb      	ldrb	r3, [r7, #19]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d014      	beq.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800a812:	7cfb      	ldrb	r3, [r7, #19]
 800a814:	74bb      	strb	r3, [r7, #18]
 800a816:	e011      	b.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a81c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a820:	d10c      	bne.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	3320      	adds	r3, #32
 800a826:	2102      	movs	r1, #2
 800a828:	4618      	mov	r0, r3
 800a82a:	f000 f9d1 	bl	800abd0 <RCCEx_PLLSAI2_Config>
 800a82e:	4603      	mov	r3, r0
 800a830:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a832:	7cfb      	ldrb	r3, [r7, #19]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d001      	beq.n	800a83c <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 800a838:	7cfb      	ldrb	r3, [r7, #19]
 800a83a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a844:	2b00      	cmp	r3, #0
 800a846:	d018      	beq.n	800a87a <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d009      	beq.n	800a864 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a854:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a858:	d004      	beq.n	800a864 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800a85a:	f240 21b6 	movw	r1, #694	@ 0x2b6
 800a85e:	481a      	ldr	r0, [pc, #104]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800a860:	f7fc f88e 	bl	8006980 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a864:	4b19      	ldr	r3, [pc, #100]	@ (800a8cc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a86a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a872:	4916      	ldr	r1, [pc, #88]	@ (800a8cc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a874:	4313      	orrs	r3, r2
 800a876:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a882:	2b00      	cmp	r3, #0
 800a884:	d01b      	beq.n	800a8be <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d00a      	beq.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a896:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a89a:	d004      	beq.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800a89c:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 800a8a0:	4809      	ldr	r0, [pc, #36]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 800a8a2:	f7fc f86d 	bl	8006980 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a8a6:	4b09      	ldr	r3, [pc, #36]	@ (800a8cc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a8a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8b6:	4905      	ldr	r1, [pc, #20]	@ (800a8cc <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800a8b8:	4313      	orrs	r3, r2
 800a8ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a8be:	7cbb      	ldrb	r3, [r7, #18]
}
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	3718      	adds	r7, #24
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bd80      	pop	{r7, pc}
 800a8c8:	08011520 	.word	0x08011520
 800a8cc:	40021000 	.word	0x40021000

0800a8d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b084      	sub	sp, #16
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
 800a8d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d010      	beq.n	800a908 <RCCEx_PLLSAI1_Config+0x38>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	2b01      	cmp	r3, #1
 800a8ec:	d00c      	beq.n	800a908 <RCCEx_PLLSAI1_Config+0x38>
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	2b02      	cmp	r3, #2
 800a8f4:	d008      	beq.n	800a908 <RCCEx_PLLSAI1_Config+0x38>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	2b03      	cmp	r3, #3
 800a8fc:	d004      	beq.n	800a908 <RCCEx_PLLSAI1_Config+0x38>
 800a8fe:	f640 3162 	movw	r1, #2914	@ 0xb62
 800a902:	4887      	ldr	r0, [pc, #540]	@ (800ab20 <RCCEx_PLLSAI1_Config+0x250>)
 800a904:	f7fc f83c 	bl	8006980 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d003      	beq.n	800a918 <RCCEx_PLLSAI1_Config+0x48>
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	685b      	ldr	r3, [r3, #4]
 800a914:	2b08      	cmp	r3, #8
 800a916:	d904      	bls.n	800a922 <RCCEx_PLLSAI1_Config+0x52>
 800a918:	f640 3163 	movw	r1, #2915	@ 0xb63
 800a91c:	4880      	ldr	r0, [pc, #512]	@ (800ab20 <RCCEx_PLLSAI1_Config+0x250>)
 800a91e:	f7fc f82f 	bl	8006980 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	689b      	ldr	r3, [r3, #8]
 800a926:	2b07      	cmp	r3, #7
 800a928:	d903      	bls.n	800a932 <RCCEx_PLLSAI1_Config+0x62>
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	689b      	ldr	r3, [r3, #8]
 800a92e:	2b56      	cmp	r3, #86	@ 0x56
 800a930:	d904      	bls.n	800a93c <RCCEx_PLLSAI1_Config+0x6c>
 800a932:	f640 3164 	movw	r1, #2916	@ 0xb64
 800a936:	487a      	ldr	r0, [pc, #488]	@ (800ab20 <RCCEx_PLLSAI1_Config+0x250>)
 800a938:	f7fc f822 	bl	8006980 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	699b      	ldr	r3, [r3, #24]
 800a940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a944:	2b00      	cmp	r3, #0
 800a946:	d10b      	bne.n	800a960 <RCCEx_PLLSAI1_Config+0x90>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	699b      	ldr	r3, [r3, #24]
 800a94c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a950:	2b00      	cmp	r3, #0
 800a952:	d105      	bne.n	800a960 <RCCEx_PLLSAI1_Config+0x90>
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	699b      	ldr	r3, [r3, #24]
 800a958:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d007      	beq.n	800a970 <RCCEx_PLLSAI1_Config+0xa0>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	699b      	ldr	r3, [r3, #24]
 800a964:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 800a968:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d004      	beq.n	800a97a <RCCEx_PLLSAI1_Config+0xaa>
 800a970:	f640 3165 	movw	r1, #2917	@ 0xb65
 800a974:	486a      	ldr	r0, [pc, #424]	@ (800ab20 <RCCEx_PLLSAI1_Config+0x250>)
 800a976:	f7fc f803 	bl	8006980 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a97a:	4b6a      	ldr	r3, [pc, #424]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800a97c:	68db      	ldr	r3, [r3, #12]
 800a97e:	f003 0303 	and.w	r3, r3, #3
 800a982:	2b00      	cmp	r3, #0
 800a984:	d018      	beq.n	800a9b8 <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a986:	4b67      	ldr	r3, [pc, #412]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800a988:	68db      	ldr	r3, [r3, #12]
 800a98a:	f003 0203 	and.w	r2, r3, #3
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	429a      	cmp	r2, r3
 800a994:	d10d      	bne.n	800a9b2 <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
       ||
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d009      	beq.n	800a9b2 <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a99e:	4b61      	ldr	r3, [pc, #388]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800a9a0:	68db      	ldr	r3, [r3, #12]
 800a9a2:	091b      	lsrs	r3, r3, #4
 800a9a4:	f003 0307 	and.w	r3, r3, #7
 800a9a8:	1c5a      	adds	r2, r3, #1
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	685b      	ldr	r3, [r3, #4]
       ||
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d047      	beq.n	800aa42 <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	73fb      	strb	r3, [r7, #15]
 800a9b6:	e044      	b.n	800aa42 <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	2b03      	cmp	r3, #3
 800a9be:	d018      	beq.n	800a9f2 <RCCEx_PLLSAI1_Config+0x122>
 800a9c0:	2b03      	cmp	r3, #3
 800a9c2:	d825      	bhi.n	800aa10 <RCCEx_PLLSAI1_Config+0x140>
 800a9c4:	2b01      	cmp	r3, #1
 800a9c6:	d002      	beq.n	800a9ce <RCCEx_PLLSAI1_Config+0xfe>
 800a9c8:	2b02      	cmp	r3, #2
 800a9ca:	d009      	beq.n	800a9e0 <RCCEx_PLLSAI1_Config+0x110>
 800a9cc:	e020      	b.n	800aa10 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a9ce:	4b55      	ldr	r3, [pc, #340]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f003 0302 	and.w	r3, r3, #2
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d11d      	bne.n	800aa16 <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 800a9da:	2301      	movs	r3, #1
 800a9dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a9de:	e01a      	b.n	800aa16 <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a9e0:	4b50      	ldr	r3, [pc, #320]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d116      	bne.n	800aa1a <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a9f0:	e013      	b.n	800aa1a <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a9f2:	4b4c      	ldr	r3, [pc, #304]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d10f      	bne.n	800aa1e <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a9fe:	4b49      	ldr	r3, [pc, #292]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d109      	bne.n	800aa1e <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800aa0e:	e006      	b.n	800aa1e <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 800aa10:	2301      	movs	r3, #1
 800aa12:	73fb      	strb	r3, [r7, #15]
      break;
 800aa14:	e004      	b.n	800aa20 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800aa16:	bf00      	nop
 800aa18:	e002      	b.n	800aa20 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800aa1a:	bf00      	nop
 800aa1c:	e000      	b.n	800aa20 <RCCEx_PLLSAI1_Config+0x150>
      break;
 800aa1e:	bf00      	nop
    }

    if(status == HAL_OK)
 800aa20:	7bfb      	ldrb	r3, [r7, #15]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d10d      	bne.n	800aa42 <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800aa26:	4b3f      	ldr	r3, [pc, #252]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800aa28:	68db      	ldr	r3, [r3, #12]
 800aa2a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6819      	ldr	r1, [r3, #0]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	685b      	ldr	r3, [r3, #4]
 800aa36:	3b01      	subs	r3, #1
 800aa38:	011b      	lsls	r3, r3, #4
 800aa3a:	430b      	orrs	r3, r1
 800aa3c:	4939      	ldr	r1, [pc, #228]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800aa3e:	4313      	orrs	r3, r2
 800aa40:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800aa42:	7bfb      	ldrb	r3, [r7, #15]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	f040 80ba 	bne.w	800abbe <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800aa4a:	4b36      	ldr	r3, [pc, #216]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	4a35      	ldr	r2, [pc, #212]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800aa50:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aa54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aa56:	f7fc fdbd 	bl	80075d4 <HAL_GetTick>
 800aa5a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800aa5c:	e009      	b.n	800aa72 <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800aa5e:	f7fc fdb9 	bl	80075d4 <HAL_GetTick>
 800aa62:	4602      	mov	r2, r0
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	1ad3      	subs	r3, r2, r3
 800aa68:	2b02      	cmp	r3, #2
 800aa6a:	d902      	bls.n	800aa72 <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 800aa6c:	2303      	movs	r3, #3
 800aa6e:	73fb      	strb	r3, [r7, #15]
        break;
 800aa70:	e005      	b.n	800aa7e <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800aa72:	4b2c      	ldr	r3, [pc, #176]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d1ef      	bne.n	800aa5e <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 800aa7e:	7bfb      	ldrb	r3, [r7, #15]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	f040 809c 	bne.w	800abbe <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d11e      	bne.n	800aaca <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	68db      	ldr	r3, [r3, #12]
 800aa90:	2b07      	cmp	r3, #7
 800aa92:	d008      	beq.n	800aaa6 <RCCEx_PLLSAI1_Config+0x1d6>
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	68db      	ldr	r3, [r3, #12]
 800aa98:	2b11      	cmp	r3, #17
 800aa9a:	d004      	beq.n	800aaa6 <RCCEx_PLLSAI1_Config+0x1d6>
 800aa9c:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800aaa0:	481f      	ldr	r0, [pc, #124]	@ (800ab20 <RCCEx_PLLSAI1_Config+0x250>)
 800aaa2:	f7fb ff6d 	bl	8006980 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aaa6:	4b1f      	ldr	r3, [pc, #124]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800aaa8:	691b      	ldr	r3, [r3, #16]
 800aaaa:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800aaae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aab2:	687a      	ldr	r2, [r7, #4]
 800aab4:	6892      	ldr	r2, [r2, #8]
 800aab6:	0211      	lsls	r1, r2, #8
 800aab8:	687a      	ldr	r2, [r7, #4]
 800aaba:	68d2      	ldr	r2, [r2, #12]
 800aabc:	0912      	lsrs	r2, r2, #4
 800aabe:	0452      	lsls	r2, r2, #17
 800aac0:	430a      	orrs	r2, r1
 800aac2:	4918      	ldr	r1, [pc, #96]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800aac4:	4313      	orrs	r3, r2
 800aac6:	610b      	str	r3, [r1, #16]
 800aac8:	e055      	b.n	800ab76 <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	2b01      	cmp	r3, #1
 800aace:	d12b      	bne.n	800ab28 <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	691b      	ldr	r3, [r3, #16]
 800aad4:	2b02      	cmp	r3, #2
 800aad6:	d010      	beq.n	800aafa <RCCEx_PLLSAI1_Config+0x22a>
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	691b      	ldr	r3, [r3, #16]
 800aadc:	2b04      	cmp	r3, #4
 800aade:	d00c      	beq.n	800aafa <RCCEx_PLLSAI1_Config+0x22a>
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	691b      	ldr	r3, [r3, #16]
 800aae4:	2b06      	cmp	r3, #6
 800aae6:	d008      	beq.n	800aafa <RCCEx_PLLSAI1_Config+0x22a>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	691b      	ldr	r3, [r3, #16]
 800aaec:	2b08      	cmp	r3, #8
 800aaee:	d004      	beq.n	800aafa <RCCEx_PLLSAI1_Config+0x22a>
 800aaf0:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 800aaf4:	480a      	ldr	r0, [pc, #40]	@ (800ab20 <RCCEx_PLLSAI1_Config+0x250>)
 800aaf6:	f7fb ff43 	bl	8006980 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aafa:	4b0a      	ldr	r3, [pc, #40]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800aafc:	691b      	ldr	r3, [r3, #16]
 800aafe:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800ab02:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800ab06:	687a      	ldr	r2, [r7, #4]
 800ab08:	6892      	ldr	r2, [r2, #8]
 800ab0a:	0211      	lsls	r1, r2, #8
 800ab0c:	687a      	ldr	r2, [r7, #4]
 800ab0e:	6912      	ldr	r2, [r2, #16]
 800ab10:	0852      	lsrs	r2, r2, #1
 800ab12:	3a01      	subs	r2, #1
 800ab14:	0552      	lsls	r2, r2, #21
 800ab16:	430a      	orrs	r2, r1
 800ab18:	4902      	ldr	r1, [pc, #8]	@ (800ab24 <RCCEx_PLLSAI1_Config+0x254>)
 800ab1a:	4313      	orrs	r3, r2
 800ab1c:	610b      	str	r3, [r1, #16]
 800ab1e:	e02a      	b.n	800ab76 <RCCEx_PLLSAI1_Config+0x2a6>
 800ab20:	08011520 	.word	0x08011520
 800ab24:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	695b      	ldr	r3, [r3, #20]
 800ab2c:	2b02      	cmp	r3, #2
 800ab2e:	d010      	beq.n	800ab52 <RCCEx_PLLSAI1_Config+0x282>
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	695b      	ldr	r3, [r3, #20]
 800ab34:	2b04      	cmp	r3, #4
 800ab36:	d00c      	beq.n	800ab52 <RCCEx_PLLSAI1_Config+0x282>
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	695b      	ldr	r3, [r3, #20]
 800ab3c:	2b06      	cmp	r3, #6
 800ab3e:	d008      	beq.n	800ab52 <RCCEx_PLLSAI1_Config+0x282>
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	695b      	ldr	r3, [r3, #20]
 800ab44:	2b08      	cmp	r3, #8
 800ab46:	d004      	beq.n	800ab52 <RCCEx_PLLSAI1_Config+0x282>
 800ab48:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800ab4c:	481e      	ldr	r0, [pc, #120]	@ (800abc8 <RCCEx_PLLSAI1_Config+0x2f8>)
 800ab4e:	f7fb ff17 	bl	8006980 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ab52:	4b1e      	ldr	r3, [pc, #120]	@ (800abcc <RCCEx_PLLSAI1_Config+0x2fc>)
 800ab54:	691b      	ldr	r3, [r3, #16]
 800ab56:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800ab5a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800ab5e:	687a      	ldr	r2, [r7, #4]
 800ab60:	6892      	ldr	r2, [r2, #8]
 800ab62:	0211      	lsls	r1, r2, #8
 800ab64:	687a      	ldr	r2, [r7, #4]
 800ab66:	6952      	ldr	r2, [r2, #20]
 800ab68:	0852      	lsrs	r2, r2, #1
 800ab6a:	3a01      	subs	r2, #1
 800ab6c:	0652      	lsls	r2, r2, #25
 800ab6e:	430a      	orrs	r2, r1
 800ab70:	4916      	ldr	r1, [pc, #88]	@ (800abcc <RCCEx_PLLSAI1_Config+0x2fc>)
 800ab72:	4313      	orrs	r3, r2
 800ab74:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800ab76:	4b15      	ldr	r3, [pc, #84]	@ (800abcc <RCCEx_PLLSAI1_Config+0x2fc>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	4a14      	ldr	r2, [pc, #80]	@ (800abcc <RCCEx_PLLSAI1_Config+0x2fc>)
 800ab7c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ab80:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab82:	f7fc fd27 	bl	80075d4 <HAL_GetTick>
 800ab86:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ab88:	e009      	b.n	800ab9e <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ab8a:	f7fc fd23 	bl	80075d4 <HAL_GetTick>
 800ab8e:	4602      	mov	r2, r0
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	1ad3      	subs	r3, r2, r3
 800ab94:	2b02      	cmp	r3, #2
 800ab96:	d902      	bls.n	800ab9e <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 800ab98:	2303      	movs	r3, #3
 800ab9a:	73fb      	strb	r3, [r7, #15]
          break;
 800ab9c:	e005      	b.n	800abaa <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ab9e:	4b0b      	ldr	r3, [pc, #44]	@ (800abcc <RCCEx_PLLSAI1_Config+0x2fc>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d0ef      	beq.n	800ab8a <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 800abaa:	7bfb      	ldrb	r3, [r7, #15]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d106      	bne.n	800abbe <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800abb0:	4b06      	ldr	r3, [pc, #24]	@ (800abcc <RCCEx_PLLSAI1_Config+0x2fc>)
 800abb2:	691a      	ldr	r2, [r3, #16]
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	699b      	ldr	r3, [r3, #24]
 800abb8:	4904      	ldr	r1, [pc, #16]	@ (800abcc <RCCEx_PLLSAI1_Config+0x2fc>)
 800abba:	4313      	orrs	r3, r2
 800abbc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800abbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3710      	adds	r7, #16
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}
 800abc8:	08011520 	.word	0x08011520
 800abcc:	40021000 	.word	0x40021000

0800abd0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b084      	sub	sp, #16
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
 800abd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800abda:	2300      	movs	r3, #0
 800abdc:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d010      	beq.n	800ac08 <RCCEx_PLLSAI2_Config+0x38>
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	2b01      	cmp	r3, #1
 800abec:	d00c      	beq.n	800ac08 <RCCEx_PLLSAI2_Config+0x38>
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	2b02      	cmp	r3, #2
 800abf4:	d008      	beq.n	800ac08 <RCCEx_PLLSAI2_Config+0x38>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	2b03      	cmp	r3, #3
 800abfc:	d004      	beq.n	800ac08 <RCCEx_PLLSAI2_Config+0x38>
 800abfe:	f640 412f 	movw	r1, #3119	@ 0xc2f
 800ac02:	4896      	ldr	r0, [pc, #600]	@ (800ae5c <RCCEx_PLLSAI2_Config+0x28c>)
 800ac04:	f7fb febc 	bl	8006980 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	685b      	ldr	r3, [r3, #4]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d003      	beq.n	800ac18 <RCCEx_PLLSAI2_Config+0x48>
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	685b      	ldr	r3, [r3, #4]
 800ac14:	2b08      	cmp	r3, #8
 800ac16:	d904      	bls.n	800ac22 <RCCEx_PLLSAI2_Config+0x52>
 800ac18:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 800ac1c:	488f      	ldr	r0, [pc, #572]	@ (800ae5c <RCCEx_PLLSAI2_Config+0x28c>)
 800ac1e:	f7fb feaf 	bl	8006980 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	689b      	ldr	r3, [r3, #8]
 800ac26:	2b07      	cmp	r3, #7
 800ac28:	d903      	bls.n	800ac32 <RCCEx_PLLSAI2_Config+0x62>
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	689b      	ldr	r3, [r3, #8]
 800ac2e:	2b56      	cmp	r3, #86	@ 0x56
 800ac30:	d904      	bls.n	800ac3c <RCCEx_PLLSAI2_Config+0x6c>
 800ac32:	f640 4131 	movw	r1, #3121	@ 0xc31
 800ac36:	4889      	ldr	r0, [pc, #548]	@ (800ae5c <RCCEx_PLLSAI2_Config+0x28c>)
 800ac38:	f7fb fea2 	bl	8006980 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	695b      	ldr	r3, [r3, #20]
 800ac40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d105      	bne.n	800ac54 <RCCEx_PLLSAI2_Config+0x84>
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	695b      	ldr	r3, [r3, #20]
 800ac4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d007      	beq.n	800ac64 <RCCEx_PLLSAI2_Config+0x94>
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	695b      	ldr	r3, [r3, #20]
 800ac58:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ac5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d004      	beq.n	800ac6e <RCCEx_PLLSAI2_Config+0x9e>
 800ac64:	f640 4132 	movw	r1, #3122	@ 0xc32
 800ac68:	487c      	ldr	r0, [pc, #496]	@ (800ae5c <RCCEx_PLLSAI2_Config+0x28c>)
 800ac6a:	f7fb fe89 	bl	8006980 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800ac6e:	4b7c      	ldr	r3, [pc, #496]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ac70:	68db      	ldr	r3, [r3, #12]
 800ac72:	f003 0303 	and.w	r3, r3, #3
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d018      	beq.n	800acac <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800ac7a:	4b79      	ldr	r3, [pc, #484]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ac7c:	68db      	ldr	r3, [r3, #12]
 800ac7e:	f003 0203 	and.w	r2, r3, #3
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d10d      	bne.n	800aca6 <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
       ||
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d009      	beq.n	800aca6 <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800ac92:	4b73      	ldr	r3, [pc, #460]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ac94:	68db      	ldr	r3, [r3, #12]
 800ac96:	091b      	lsrs	r3, r3, #4
 800ac98:	f003 0307 	and.w	r3, r3, #7
 800ac9c:	1c5a      	adds	r2, r3, #1
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	685b      	ldr	r3, [r3, #4]
       ||
 800aca2:	429a      	cmp	r2, r3
 800aca4:	d047      	beq.n	800ad36 <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 800aca6:	2301      	movs	r3, #1
 800aca8:	73fb      	strb	r3, [r7, #15]
 800acaa:	e044      	b.n	800ad36 <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	2b03      	cmp	r3, #3
 800acb2:	d018      	beq.n	800ace6 <RCCEx_PLLSAI2_Config+0x116>
 800acb4:	2b03      	cmp	r3, #3
 800acb6:	d825      	bhi.n	800ad04 <RCCEx_PLLSAI2_Config+0x134>
 800acb8:	2b01      	cmp	r3, #1
 800acba:	d002      	beq.n	800acc2 <RCCEx_PLLSAI2_Config+0xf2>
 800acbc:	2b02      	cmp	r3, #2
 800acbe:	d009      	beq.n	800acd4 <RCCEx_PLLSAI2_Config+0x104>
 800acc0:	e020      	b.n	800ad04 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800acc2:	4b67      	ldr	r3, [pc, #412]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	f003 0302 	and.w	r3, r3, #2
 800acca:	2b00      	cmp	r3, #0
 800accc:	d11d      	bne.n	800ad0a <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 800acce:	2301      	movs	r3, #1
 800acd0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800acd2:	e01a      	b.n	800ad0a <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800acd4:	4b62      	ldr	r3, [pc, #392]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d116      	bne.n	800ad0e <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 800ace0:	2301      	movs	r3, #1
 800ace2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ace4:	e013      	b.n	800ad0e <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ace6:	4b5e      	ldr	r3, [pc, #376]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d10f      	bne.n	800ad12 <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800acf2:	4b5b      	ldr	r3, [pc, #364]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d109      	bne.n	800ad12 <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 800acfe:	2301      	movs	r3, #1
 800ad00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ad02:	e006      	b.n	800ad12 <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 800ad04:	2301      	movs	r3, #1
 800ad06:	73fb      	strb	r3, [r7, #15]
      break;
 800ad08:	e004      	b.n	800ad14 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800ad0a:	bf00      	nop
 800ad0c:	e002      	b.n	800ad14 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800ad0e:	bf00      	nop
 800ad10:	e000      	b.n	800ad14 <RCCEx_PLLSAI2_Config+0x144>
      break;
 800ad12:	bf00      	nop
    }

    if(status == HAL_OK)
 800ad14:	7bfb      	ldrb	r3, [r7, #15]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d10d      	bne.n	800ad36 <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800ad1a:	4b51      	ldr	r3, [pc, #324]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ad1c:	68db      	ldr	r3, [r3, #12]
 800ad1e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6819      	ldr	r1, [r3, #0]
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	685b      	ldr	r3, [r3, #4]
 800ad2a:	3b01      	subs	r3, #1
 800ad2c:	011b      	lsls	r3, r3, #4
 800ad2e:	430b      	orrs	r3, r1
 800ad30:	494b      	ldr	r1, [pc, #300]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ad32:	4313      	orrs	r3, r2
 800ad34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800ad36:	7bfb      	ldrb	r3, [r7, #15]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	f040 808a 	bne.w	800ae52 <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800ad3e:	4b48      	ldr	r3, [pc, #288]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	4a47      	ldr	r2, [pc, #284]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ad44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ad4a:	f7fc fc43 	bl	80075d4 <HAL_GetTick>
 800ad4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ad50:	e009      	b.n	800ad66 <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ad52:	f7fc fc3f 	bl	80075d4 <HAL_GetTick>
 800ad56:	4602      	mov	r2, r0
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	1ad3      	subs	r3, r2, r3
 800ad5c:	2b02      	cmp	r3, #2
 800ad5e:	d902      	bls.n	800ad66 <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 800ad60:	2303      	movs	r3, #3
 800ad62:	73fb      	strb	r3, [r7, #15]
        break;
 800ad64:	e005      	b.n	800ad72 <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ad66:	4b3e      	ldr	r3, [pc, #248]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d1ef      	bne.n	800ad52 <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 800ad72:	7bfb      	ldrb	r3, [r7, #15]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d16c      	bne.n	800ae52 <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d11e      	bne.n	800adbc <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	68db      	ldr	r3, [r3, #12]
 800ad82:	2b07      	cmp	r3, #7
 800ad84:	d008      	beq.n	800ad98 <RCCEx_PLLSAI2_Config+0x1c8>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	68db      	ldr	r3, [r3, #12]
 800ad8a:	2b11      	cmp	r3, #17
 800ad8c:	d004      	beq.n	800ad98 <RCCEx_PLLSAI2_Config+0x1c8>
 800ad8e:	f640 4185 	movw	r1, #3205	@ 0xc85
 800ad92:	4832      	ldr	r0, [pc, #200]	@ (800ae5c <RCCEx_PLLSAI2_Config+0x28c>)
 800ad94:	f7fb fdf4 	bl	8006980 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ad98:	4b31      	ldr	r3, [pc, #196]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ad9a:	695b      	ldr	r3, [r3, #20]
 800ad9c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800ada0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ada4:	687a      	ldr	r2, [r7, #4]
 800ada6:	6892      	ldr	r2, [r2, #8]
 800ada8:	0211      	lsls	r1, r2, #8
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	68d2      	ldr	r2, [r2, #12]
 800adae:	0912      	lsrs	r2, r2, #4
 800adb0:	0452      	lsls	r2, r2, #17
 800adb2:	430a      	orrs	r2, r1
 800adb4:	492a      	ldr	r1, [pc, #168]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800adb6:	4313      	orrs	r3, r2
 800adb8:	614b      	str	r3, [r1, #20]
 800adba:	e026      	b.n	800ae0a <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	691b      	ldr	r3, [r3, #16]
 800adc0:	2b02      	cmp	r3, #2
 800adc2:	d010      	beq.n	800ade6 <RCCEx_PLLSAI2_Config+0x216>
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	691b      	ldr	r3, [r3, #16]
 800adc8:	2b04      	cmp	r3, #4
 800adca:	d00c      	beq.n	800ade6 <RCCEx_PLLSAI2_Config+0x216>
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	691b      	ldr	r3, [r3, #16]
 800add0:	2b06      	cmp	r3, #6
 800add2:	d008      	beq.n	800ade6 <RCCEx_PLLSAI2_Config+0x216>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	691b      	ldr	r3, [r3, #16]
 800add8:	2b08      	cmp	r3, #8
 800adda:	d004      	beq.n	800ade6 <RCCEx_PLLSAI2_Config+0x216>
 800addc:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 800ade0:	481e      	ldr	r0, [pc, #120]	@ (800ae5c <RCCEx_PLLSAI2_Config+0x28c>)
 800ade2:	f7fb fdcd 	bl	8006980 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ade6:	4b1e      	ldr	r3, [pc, #120]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ade8:	695b      	ldr	r3, [r3, #20]
 800adea:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800adee:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800adf2:	687a      	ldr	r2, [r7, #4]
 800adf4:	6892      	ldr	r2, [r2, #8]
 800adf6:	0211      	lsls	r1, r2, #8
 800adf8:	687a      	ldr	r2, [r7, #4]
 800adfa:	6912      	ldr	r2, [r2, #16]
 800adfc:	0852      	lsrs	r2, r2, #1
 800adfe:	3a01      	subs	r2, #1
 800ae00:	0652      	lsls	r2, r2, #25
 800ae02:	430a      	orrs	r2, r1
 800ae04:	4916      	ldr	r1, [pc, #88]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ae06:	4313      	orrs	r3, r2
 800ae08:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800ae0a:	4b15      	ldr	r3, [pc, #84]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	4a14      	ldr	r2, [pc, #80]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ae10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ae14:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ae16:	f7fc fbdd 	bl	80075d4 <HAL_GetTick>
 800ae1a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ae1c:	e009      	b.n	800ae32 <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ae1e:	f7fc fbd9 	bl	80075d4 <HAL_GetTick>
 800ae22:	4602      	mov	r2, r0
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	1ad3      	subs	r3, r2, r3
 800ae28:	2b02      	cmp	r3, #2
 800ae2a:	d902      	bls.n	800ae32 <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 800ae2c:	2303      	movs	r3, #3
 800ae2e:	73fb      	strb	r3, [r7, #15]
          break;
 800ae30:	e005      	b.n	800ae3e <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ae32:	4b0b      	ldr	r3, [pc, #44]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d0ef      	beq.n	800ae1e <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 800ae3e:	7bfb      	ldrb	r3, [r7, #15]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d106      	bne.n	800ae52 <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800ae44:	4b06      	ldr	r3, [pc, #24]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ae46:	695a      	ldr	r2, [r3, #20]
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	695b      	ldr	r3, [r3, #20]
 800ae4c:	4904      	ldr	r1, [pc, #16]	@ (800ae60 <RCCEx_PLLSAI2_Config+0x290>)
 800ae4e:	4313      	orrs	r3, r2
 800ae50:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800ae52:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae54:	4618      	mov	r0, r3
 800ae56:	3710      	adds	r7, #16
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}
 800ae5c:	08011520 	.word	0x08011520
 800ae60:	40021000 	.word	0x40021000

0800ae64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b084      	sub	sp, #16
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d101      	bne.n	800ae76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ae72:	2301      	movs	r3, #1
 800ae74:	e1dd      	b.n	800b232 <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	4a7b      	ldr	r2, [pc, #492]	@ (800b068 <HAL_SPI_Init+0x204>)
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	d00e      	beq.n	800ae9e <HAL_SPI_Init+0x3a>
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	4a79      	ldr	r2, [pc, #484]	@ (800b06c <HAL_SPI_Init+0x208>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d009      	beq.n	800ae9e <HAL_SPI_Init+0x3a>
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	4a78      	ldr	r2, [pc, #480]	@ (800b070 <HAL_SPI_Init+0x20c>)
 800ae90:	4293      	cmp	r3, r2
 800ae92:	d004      	beq.n	800ae9e <HAL_SPI_Init+0x3a>
 800ae94:	f240 1147 	movw	r1, #327	@ 0x147
 800ae98:	4876      	ldr	r0, [pc, #472]	@ (800b074 <HAL_SPI_Init+0x210>)
 800ae9a:	f7fb fd71 	bl	8006980 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	685b      	ldr	r3, [r3, #4]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d009      	beq.n	800aeba <HAL_SPI_Init+0x56>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	685b      	ldr	r3, [r3, #4]
 800aeaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aeae:	d004      	beq.n	800aeba <HAL_SPI_Init+0x56>
 800aeb0:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800aeb4:	486f      	ldr	r0, [pc, #444]	@ (800b074 <HAL_SPI_Init+0x210>)
 800aeb6:	f7fb fd63 	bl	8006980 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	689b      	ldr	r3, [r3, #8]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d00e      	beq.n	800aee0 <HAL_SPI_Init+0x7c>
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	689b      	ldr	r3, [r3, #8]
 800aec6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aeca:	d009      	beq.n	800aee0 <HAL_SPI_Init+0x7c>
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	689b      	ldr	r3, [r3, #8]
 800aed0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aed4:	d004      	beq.n	800aee0 <HAL_SPI_Init+0x7c>
 800aed6:	f240 1149 	movw	r1, #329	@ 0x149
 800aeda:	4866      	ldr	r0, [pc, #408]	@ (800b074 <HAL_SPI_Init+0x210>)
 800aedc:	f7fb fd50 	bl	8006980 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	68db      	ldr	r3, [r3, #12]
 800aee4:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800aee8:	d040      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	68db      	ldr	r3, [r3, #12]
 800aeee:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800aef2:	d03b      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	68db      	ldr	r3, [r3, #12]
 800aef8:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 800aefc:	d036      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	68db      	ldr	r3, [r3, #12]
 800af02:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800af06:	d031      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	68db      	ldr	r3, [r3, #12]
 800af0c:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 800af10:	d02c      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	68db      	ldr	r3, [r3, #12]
 800af16:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800af1a:	d027      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 800af24:	d022      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	68db      	ldr	r3, [r3, #12]
 800af2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af2e:	d01d      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	68db      	ldr	r3, [r3, #12]
 800af34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800af38:	d018      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	68db      	ldr	r3, [r3, #12]
 800af3e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800af42:	d013      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	68db      	ldr	r3, [r3, #12]
 800af48:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800af4c:	d00e      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	68db      	ldr	r3, [r3, #12]
 800af52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af56:	d009      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	68db      	ldr	r3, [r3, #12]
 800af5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800af60:	d004      	beq.n	800af6c <HAL_SPI_Init+0x108>
 800af62:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 800af66:	4843      	ldr	r0, [pc, #268]	@ (800b074 <HAL_SPI_Init+0x210>)
 800af68:	f7fb fd0a 	bl	8006980 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	699b      	ldr	r3, [r3, #24]
 800af70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af74:	d00d      	beq.n	800af92 <HAL_SPI_Init+0x12e>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	699b      	ldr	r3, [r3, #24]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d009      	beq.n	800af92 <HAL_SPI_Init+0x12e>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	699b      	ldr	r3, [r3, #24]
 800af82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800af86:	d004      	beq.n	800af92 <HAL_SPI_Init+0x12e>
 800af88:	f240 114b 	movw	r1, #331	@ 0x14b
 800af8c:	4839      	ldr	r0, [pc, #228]	@ (800b074 <HAL_SPI_Init+0x210>)
 800af8e:	f7fb fcf7 	bl	8006980 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af96:	2b08      	cmp	r3, #8
 800af98:	d008      	beq.n	800afac <HAL_SPI_Init+0x148>
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d004      	beq.n	800afac <HAL_SPI_Init+0x148>
 800afa2:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 800afa6:	4833      	ldr	r0, [pc, #204]	@ (800b074 <HAL_SPI_Init+0x210>)
 800afa8:	f7fb fcea 	bl	8006980 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	69db      	ldr	r3, [r3, #28]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d020      	beq.n	800aff6 <HAL_SPI_Init+0x192>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	69db      	ldr	r3, [r3, #28]
 800afb8:	2b08      	cmp	r3, #8
 800afba:	d01c      	beq.n	800aff6 <HAL_SPI_Init+0x192>
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	69db      	ldr	r3, [r3, #28]
 800afc0:	2b10      	cmp	r3, #16
 800afc2:	d018      	beq.n	800aff6 <HAL_SPI_Init+0x192>
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	69db      	ldr	r3, [r3, #28]
 800afc8:	2b18      	cmp	r3, #24
 800afca:	d014      	beq.n	800aff6 <HAL_SPI_Init+0x192>
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	69db      	ldr	r3, [r3, #28]
 800afd0:	2b20      	cmp	r3, #32
 800afd2:	d010      	beq.n	800aff6 <HAL_SPI_Init+0x192>
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	69db      	ldr	r3, [r3, #28]
 800afd8:	2b28      	cmp	r3, #40	@ 0x28
 800afda:	d00c      	beq.n	800aff6 <HAL_SPI_Init+0x192>
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	69db      	ldr	r3, [r3, #28]
 800afe0:	2b30      	cmp	r3, #48	@ 0x30
 800afe2:	d008      	beq.n	800aff6 <HAL_SPI_Init+0x192>
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	69db      	ldr	r3, [r3, #28]
 800afe8:	2b38      	cmp	r3, #56	@ 0x38
 800afea:	d004      	beq.n	800aff6 <HAL_SPI_Init+0x192>
 800afec:	f240 114d 	movw	r1, #333	@ 0x14d
 800aff0:	4820      	ldr	r0, [pc, #128]	@ (800b074 <HAL_SPI_Init+0x210>)
 800aff2:	f7fb fcc5 	bl	8006980 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6a1b      	ldr	r3, [r3, #32]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d008      	beq.n	800b010 <HAL_SPI_Init+0x1ac>
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	6a1b      	ldr	r3, [r3, #32]
 800b002:	2b80      	cmp	r3, #128	@ 0x80
 800b004:	d004      	beq.n	800b010 <HAL_SPI_Init+0x1ac>
 800b006:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 800b00a:	481a      	ldr	r0, [pc, #104]	@ (800b074 <HAL_SPI_Init+0x210>)
 800b00c:	f7fb fcb8 	bl	8006980 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b014:	2b00      	cmp	r3, #0
 800b016:	d008      	beq.n	800b02a <HAL_SPI_Init+0x1c6>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b01c:	2b10      	cmp	r3, #16
 800b01e:	d004      	beq.n	800b02a <HAL_SPI_Init+0x1c6>
 800b020:	f240 114f 	movw	r1, #335	@ 0x14f
 800b024:	4813      	ldr	r0, [pc, #76]	@ (800b074 <HAL_SPI_Init+0x210>)
 800b026:	f7fb fcab 	bl	8006980 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d151      	bne.n	800b0d6 <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	691b      	ldr	r3, [r3, #16]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d008      	beq.n	800b04c <HAL_SPI_Init+0x1e8>
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	691b      	ldr	r3, [r3, #16]
 800b03e:	2b02      	cmp	r3, #2
 800b040:	d004      	beq.n	800b04c <HAL_SPI_Init+0x1e8>
 800b042:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800b046:	480b      	ldr	r0, [pc, #44]	@ (800b074 <HAL_SPI_Init+0x210>)
 800b048:	f7fb fc9a 	bl	8006980 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	695b      	ldr	r3, [r3, #20]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d011      	beq.n	800b078 <HAL_SPI_Init+0x214>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	695b      	ldr	r3, [r3, #20]
 800b058:	2b01      	cmp	r3, #1
 800b05a:	d00d      	beq.n	800b078 <HAL_SPI_Init+0x214>
 800b05c:	f240 1153 	movw	r1, #339	@ 0x153
 800b060:	4804      	ldr	r0, [pc, #16]	@ (800b074 <HAL_SPI_Init+0x210>)
 800b062:	f7fb fc8d 	bl	8006980 <assert_failed>
 800b066:	e007      	b.n	800b078 <HAL_SPI_Init+0x214>
 800b068:	40013000 	.word	0x40013000
 800b06c:	40003800 	.word	0x40003800
 800b070:	40003c00 	.word	0x40003c00
 800b074:	0801155c 	.word	0x0801155c

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	685b      	ldr	r3, [r3, #4]
 800b07c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b080:	d125      	bne.n	800b0ce <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	69db      	ldr	r3, [r3, #28]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d050      	beq.n	800b12c <HAL_SPI_Init+0x2c8>
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	69db      	ldr	r3, [r3, #28]
 800b08e:	2b08      	cmp	r3, #8
 800b090:	d04c      	beq.n	800b12c <HAL_SPI_Init+0x2c8>
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	69db      	ldr	r3, [r3, #28]
 800b096:	2b10      	cmp	r3, #16
 800b098:	d048      	beq.n	800b12c <HAL_SPI_Init+0x2c8>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	69db      	ldr	r3, [r3, #28]
 800b09e:	2b18      	cmp	r3, #24
 800b0a0:	d044      	beq.n	800b12c <HAL_SPI_Init+0x2c8>
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	69db      	ldr	r3, [r3, #28]
 800b0a6:	2b20      	cmp	r3, #32
 800b0a8:	d040      	beq.n	800b12c <HAL_SPI_Init+0x2c8>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	69db      	ldr	r3, [r3, #28]
 800b0ae:	2b28      	cmp	r3, #40	@ 0x28
 800b0b0:	d03c      	beq.n	800b12c <HAL_SPI_Init+0x2c8>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	69db      	ldr	r3, [r3, #28]
 800b0b6:	2b30      	cmp	r3, #48	@ 0x30
 800b0b8:	d038      	beq.n	800b12c <HAL_SPI_Init+0x2c8>
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	69db      	ldr	r3, [r3, #28]
 800b0be:	2b38      	cmp	r3, #56	@ 0x38
 800b0c0:	d034      	beq.n	800b12c <HAL_SPI_Init+0x2c8>
 800b0c2:	f240 1157 	movw	r1, #343	@ 0x157
 800b0c6:	485d      	ldr	r0, [pc, #372]	@ (800b23c <HAL_SPI_Init+0x3d8>)
 800b0c8:	f7fb fc5a 	bl	8006980 <assert_failed>
 800b0cc:	e02e      	b.n	800b12c <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	61da      	str	r2, [r3, #28]
 800b0d4:	e02a      	b.n	800b12c <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	69db      	ldr	r3, [r3, #28]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d020      	beq.n	800b120 <HAL_SPI_Init+0x2bc>
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	69db      	ldr	r3, [r3, #28]
 800b0e2:	2b08      	cmp	r3, #8
 800b0e4:	d01c      	beq.n	800b120 <HAL_SPI_Init+0x2bc>
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	69db      	ldr	r3, [r3, #28]
 800b0ea:	2b10      	cmp	r3, #16
 800b0ec:	d018      	beq.n	800b120 <HAL_SPI_Init+0x2bc>
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	69db      	ldr	r3, [r3, #28]
 800b0f2:	2b18      	cmp	r3, #24
 800b0f4:	d014      	beq.n	800b120 <HAL_SPI_Init+0x2bc>
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	69db      	ldr	r3, [r3, #28]
 800b0fa:	2b20      	cmp	r3, #32
 800b0fc:	d010      	beq.n	800b120 <HAL_SPI_Init+0x2bc>
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	69db      	ldr	r3, [r3, #28]
 800b102:	2b28      	cmp	r3, #40	@ 0x28
 800b104:	d00c      	beq.n	800b120 <HAL_SPI_Init+0x2bc>
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	69db      	ldr	r3, [r3, #28]
 800b10a:	2b30      	cmp	r3, #48	@ 0x30
 800b10c:	d008      	beq.n	800b120 <HAL_SPI_Init+0x2bc>
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	69db      	ldr	r3, [r3, #28]
 800b112:	2b38      	cmp	r3, #56	@ 0x38
 800b114:	d004      	beq.n	800b120 <HAL_SPI_Init+0x2bc>
 800b116:	f240 1161 	movw	r1, #353	@ 0x161
 800b11a:	4848      	ldr	r0, [pc, #288]	@ (800b23c <HAL_SPI_Init+0x3d8>)
 800b11c:	f7fb fc30 	bl	8006980 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2200      	movs	r2, #0
 800b124:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2200      	movs	r2, #0
 800b12a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2200      	movs	r2, #0
 800b130:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b138:	b2db      	uxtb	r3, r3
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d106      	bne.n	800b14c <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2200      	movs	r2, #0
 800b142:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b146:	6878      	ldr	r0, [r7, #4]
 800b148:	f7fb fc5e 	bl	8006a08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	2202      	movs	r2, #2
 800b150:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	681a      	ldr	r2, [r3, #0]
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b162:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	68db      	ldr	r3, [r3, #12]
 800b168:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b16c:	d902      	bls.n	800b174 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b16e:	2300      	movs	r3, #0
 800b170:	60fb      	str	r3, [r7, #12]
 800b172:	e002      	b.n	800b17a <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b174:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b178:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	68db      	ldr	r3, [r3, #12]
 800b17e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800b182:	d007      	beq.n	800b194 <HAL_SPI_Init+0x330>
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	68db      	ldr	r3, [r3, #12]
 800b188:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b18c:	d002      	beq.n	800b194 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2200      	movs	r2, #0
 800b192:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	685b      	ldr	r3, [r3, #4]
 800b198:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	689b      	ldr	r3, [r3, #8]
 800b1a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b1a4:	431a      	orrs	r2, r3
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	691b      	ldr	r3, [r3, #16]
 800b1aa:	f003 0302 	and.w	r3, r3, #2
 800b1ae:	431a      	orrs	r2, r3
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	695b      	ldr	r3, [r3, #20]
 800b1b4:	f003 0301 	and.w	r3, r3, #1
 800b1b8:	431a      	orrs	r2, r3
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	699b      	ldr	r3, [r3, #24]
 800b1be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b1c2:	431a      	orrs	r2, r3
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	69db      	ldr	r3, [r3, #28]
 800b1c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b1cc:	431a      	orrs	r2, r3
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6a1b      	ldr	r3, [r3, #32]
 800b1d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1d6:	ea42 0103 	orr.w	r1, r2, r3
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1de:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	430a      	orrs	r2, r1
 800b1e8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	699b      	ldr	r3, [r3, #24]
 800b1ee:	0c1b      	lsrs	r3, r3, #16
 800b1f0:	f003 0204 	and.w	r2, r3, #4
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1f8:	f003 0310 	and.w	r3, r3, #16
 800b1fc:	431a      	orrs	r2, r3
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b202:	f003 0308 	and.w	r3, r3, #8
 800b206:	431a      	orrs	r2, r3
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	68db      	ldr	r3, [r3, #12]
 800b20c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800b210:	ea42 0103 	orr.w	r1, r2, r3
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	430a      	orrs	r2, r1
 800b220:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2200      	movs	r2, #0
 800b226:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2201      	movs	r2, #1
 800b22c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800b230:	2300      	movs	r3, #0
}
 800b232:	4618      	mov	r0, r3
 800b234:	3710      	adds	r7, #16
 800b236:	46bd      	mov	sp, r7
 800b238:	bd80      	pop	{r7, pc}
 800b23a:	bf00      	nop
 800b23c:	0801155c 	.word	0x0801155c

0800b240 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b086      	sub	sp, #24
 800b244:	af00      	add	r7, sp, #0
 800b246:	60f8      	str	r0, [r7, #12]
 800b248:	60b9      	str	r1, [r7, #8]
 800b24a:	607a      	str	r2, [r7, #4]
 800b24c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b252:	2b00      	cmp	r3, #0
 800b254:	d104      	bne.n	800b260 <HAL_SPI_TransmitReceive_DMA+0x20>
 800b256:	f640 0172 	movw	r1, #2162	@ 0x872
 800b25a:	487f      	ldr	r0, [pc, #508]	@ (800b458 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800b25c:	f7fb fb90 	bl	8006980 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b264:	2b00      	cmp	r3, #0
 800b266:	d104      	bne.n	800b272 <HAL_SPI_TransmitReceive_DMA+0x32>
 800b268:	f640 0173 	movw	r1, #2163	@ 0x873
 800b26c:	487a      	ldr	r0, [pc, #488]	@ (800b458 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800b26e:	f7fb fb87 	bl	8006980 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	689b      	ldr	r3, [r3, #8]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d004      	beq.n	800b284 <HAL_SPI_TransmitReceive_DMA+0x44>
 800b27a:	f640 0176 	movw	r1, #2166	@ 0x876
 800b27e:	4876      	ldr	r0, [pc, #472]	@ (800b458 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800b280:	f7fb fb7e 	bl	8006980 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b28a:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	685b      	ldr	r3, [r3, #4]
 800b290:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800b292:	7dfb      	ldrb	r3, [r7, #23]
 800b294:	2b01      	cmp	r3, #1
 800b296:	d00c      	beq.n	800b2b2 <HAL_SPI_TransmitReceive_DMA+0x72>
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b29e:	d106      	bne.n	800b2ae <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d102      	bne.n	800b2ae <HAL_SPI_TransmitReceive_DMA+0x6e>
 800b2a8:	7dfb      	ldrb	r3, [r7, #23]
 800b2aa:	2b04      	cmp	r3, #4
 800b2ac:	d001      	beq.n	800b2b2 <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b2ae:	2302      	movs	r3, #2
 800b2b0:	e15f      	b.n	800b572 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d005      	beq.n	800b2c4 <HAL_SPI_TransmitReceive_DMA+0x84>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d002      	beq.n	800b2c4 <HAL_SPI_TransmitReceive_DMA+0x84>
 800b2be:	887b      	ldrh	r3, [r7, #2]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d101      	bne.n	800b2c8 <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 800b2c4:	2301      	movs	r3, #1
 800b2c6:	e154      	b.n	800b572 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b2ce:	2b01      	cmp	r3, #1
 800b2d0:	d101      	bne.n	800b2d6 <HAL_SPI_TransmitReceive_DMA+0x96>
 800b2d2:	2302      	movs	r3, #2
 800b2d4:	e14d      	b.n	800b572 <HAL_SPI_TransmitReceive_DMA+0x332>
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	2201      	movs	r2, #1
 800b2da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b2e4:	b2db      	uxtb	r3, r3
 800b2e6:	2b04      	cmp	r3, #4
 800b2e8:	d003      	beq.n	800b2f2 <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	2205      	movs	r2, #5
 800b2ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	68ba      	ldr	r2, [r7, #8]
 800b2fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	887a      	ldrh	r2, [r7, #2]
 800b302:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	887a      	ldrh	r2, [r7, #2]
 800b308:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	687a      	ldr	r2, [r7, #4]
 800b30e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	887a      	ldrh	r2, [r7, #2]
 800b314:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	887a      	ldrh	r2, [r7, #2]
 800b31c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	2200      	movs	r2, #0
 800b324:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	2200      	movs	r2, #0
 800b32a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	685a      	ldr	r2, [r3, #4]
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800b33a:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	68db      	ldr	r3, [r3, #12]
 800b340:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b344:	d908      	bls.n	800b358 <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	685a      	ldr	r2, [r3, #4]
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b354:	605a      	str	r2, [r3, #4]
 800b356:	e06f      	b.n	800b438 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	685a      	ldr	r2, [r3, #4]
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b366:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b36c:	699b      	ldr	r3, [r3, #24]
 800b36e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b372:	d126      	bne.n	800b3c2 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800b378:	f003 0301 	and.w	r3, r3, #1
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d10f      	bne.n	800b3a0 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	685a      	ldr	r2, [r3, #4]
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b38e:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b394:	b29b      	uxth	r3, r3
 800b396:	085b      	lsrs	r3, r3, #1
 800b398:	b29a      	uxth	r2, r3
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b39e:	e010      	b.n	800b3c2 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	685a      	ldr	r2, [r3, #4]
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b3ae:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b3b4:	b29b      	uxth	r3, r3
 800b3b6:	085b      	lsrs	r3, r3, #1
 800b3b8:	b29b      	uxth	r3, r3
 800b3ba:	3301      	adds	r3, #1
 800b3bc:	b29a      	uxth	r2, r3
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3c6:	699b      	ldr	r3, [r3, #24]
 800b3c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3cc:	d134      	bne.n	800b438 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	685a      	ldr	r2, [r3, #4]
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b3dc:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	f003 0301 	and.w	r3, r3, #1
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d111      	bne.n	800b412 <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	685a      	ldr	r2, [r3, #4]
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b3fc:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b404:	b29b      	uxth	r3, r3
 800b406:	085b      	lsrs	r3, r3, #1
 800b408:	b29a      	uxth	r2, r3
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800b410:	e012      	b.n	800b438 <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	685a      	ldr	r2, [r3, #4]
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b420:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b428:	b29b      	uxth	r3, r3
 800b42a:	085b      	lsrs	r3, r3, #1
 800b42c:	b29b      	uxth	r3, r3
 800b42e:	3301      	adds	r3, #1
 800b430:	b29a      	uxth	r2, r3
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b43e:	b2db      	uxtb	r3, r3
 800b440:	2b04      	cmp	r3, #4
 800b442:	d10f      	bne.n	800b464 <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b448:	4a04      	ldr	r2, [pc, #16]	@ (800b45c <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800b44a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b450:	4a03      	ldr	r2, [pc, #12]	@ (800b460 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800b452:	62da      	str	r2, [r3, #44]	@ 0x2c
 800b454:	e00e      	b.n	800b474 <HAL_SPI_TransmitReceive_DMA+0x234>
 800b456:	bf00      	nop
 800b458:	0801155c 	.word	0x0801155c
 800b45c:	0800b919 	.word	0x0800b919
 800b460:	0800b7e1 	.word	0x0800b7e1
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b468:	4a44      	ldr	r2, [pc, #272]	@ (800b57c <HAL_SPI_TransmitReceive_DMA+0x33c>)
 800b46a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b470:	4a43      	ldr	r2, [pc, #268]	@ (800b580 <HAL_SPI_TransmitReceive_DMA+0x340>)
 800b472:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b478:	4a42      	ldr	r2, [pc, #264]	@ (800b584 <HAL_SPI_TransmitReceive_DMA+0x344>)
 800b47a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b480:	2200      	movs	r2, #0
 800b482:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	330c      	adds	r3, #12
 800b48e:	4619      	mov	r1, r3
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b494:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b49c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800b49e:	f7fc fb9d 	bl	8007bdc <HAL_DMA_Start_IT>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d00b      	beq.n	800b4c0 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b4ac:	f043 0210 	orr.w	r2, r3, #16
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b4bc:	2301      	movs	r3, #1
 800b4be:	e058      	b.n	800b572 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	685a      	ldr	r2, [r3, #4]
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	f042 0201 	orr.w	r2, r2, #1
 800b4ce:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4dc:	2200      	movs	r2, #0
 800b4de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4f8:	4619      	mov	r1, r3
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	330c      	adds	r3, #12
 800b500:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b506:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b508:	f7fc fb68 	bl	8007bdc <HAL_DMA_Start_IT>
 800b50c:	4603      	mov	r3, r0
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d00b      	beq.n	800b52a <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b516:	f043 0210 	orr.w	r2, r3, #16
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	2200      	movs	r2, #0
 800b522:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b526:	2301      	movs	r3, #1
 800b528:	e023      	b.n	800b572 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b534:	2b40      	cmp	r3, #64	@ 0x40
 800b536:	d007      	beq.n	800b548 <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	681a      	ldr	r2, [r3, #0]
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b546:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	2200      	movs	r2, #0
 800b54c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	685a      	ldr	r2, [r3, #4]
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	f042 0220 	orr.w	r2, r2, #32
 800b55e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	685a      	ldr	r2, [r3, #4]
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f042 0202 	orr.w	r2, r2, #2
 800b56e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b570:	2300      	movs	r3, #0
}
 800b572:	4618      	mov	r0, r3
 800b574:	3718      	adds	r7, #24
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}
 800b57a:	bf00      	nop
 800b57c:	0800b935 	.word	0x0800b935
 800b580:	0800b889 	.word	0x0800b889
 800b584:	0800b951 	.word	0x0800b951

0800b588 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b088      	sub	sp, #32
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	685b      	ldr	r3, [r3, #4]
 800b596:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	689b      	ldr	r3, [r3, #8]
 800b59e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b5a0:	69bb      	ldr	r3, [r7, #24]
 800b5a2:	099b      	lsrs	r3, r3, #6
 800b5a4:	f003 0301 	and.w	r3, r3, #1
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d10f      	bne.n	800b5cc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b5ac:	69bb      	ldr	r3, [r7, #24]
 800b5ae:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d00a      	beq.n	800b5cc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b5b6:	69fb      	ldr	r3, [r7, #28]
 800b5b8:	099b      	lsrs	r3, r3, #6
 800b5ba:	f003 0301 	and.w	r3, r3, #1
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d004      	beq.n	800b5cc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b5c6:	6878      	ldr	r0, [r7, #4]
 800b5c8:	4798      	blx	r3
    return;
 800b5ca:	e0d7      	b.n	800b77c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800b5cc:	69bb      	ldr	r3, [r7, #24]
 800b5ce:	085b      	lsrs	r3, r3, #1
 800b5d0:	f003 0301 	and.w	r3, r3, #1
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d00a      	beq.n	800b5ee <HAL_SPI_IRQHandler+0x66>
 800b5d8:	69fb      	ldr	r3, [r7, #28]
 800b5da:	09db      	lsrs	r3, r3, #7
 800b5dc:	f003 0301 	and.w	r3, r3, #1
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d004      	beq.n	800b5ee <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5e8:	6878      	ldr	r0, [r7, #4]
 800b5ea:	4798      	blx	r3
    return;
 800b5ec:	e0c6      	b.n	800b77c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b5ee:	69bb      	ldr	r3, [r7, #24]
 800b5f0:	095b      	lsrs	r3, r3, #5
 800b5f2:	f003 0301 	and.w	r3, r3, #1
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d10c      	bne.n	800b614 <HAL_SPI_IRQHandler+0x8c>
 800b5fa:	69bb      	ldr	r3, [r7, #24]
 800b5fc:	099b      	lsrs	r3, r3, #6
 800b5fe:	f003 0301 	and.w	r3, r3, #1
 800b602:	2b00      	cmp	r3, #0
 800b604:	d106      	bne.n	800b614 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800b606:	69bb      	ldr	r3, [r7, #24]
 800b608:	0a1b      	lsrs	r3, r3, #8
 800b60a:	f003 0301 	and.w	r3, r3, #1
 800b60e:	2b00      	cmp	r3, #0
 800b610:	f000 80b4 	beq.w	800b77c <HAL_SPI_IRQHandler+0x1f4>
 800b614:	69fb      	ldr	r3, [r7, #28]
 800b616:	095b      	lsrs	r3, r3, #5
 800b618:	f003 0301 	and.w	r3, r3, #1
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	f000 80ad 	beq.w	800b77c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b622:	69bb      	ldr	r3, [r7, #24]
 800b624:	099b      	lsrs	r3, r3, #6
 800b626:	f003 0301 	and.w	r3, r3, #1
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d023      	beq.n	800b676 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b634:	b2db      	uxtb	r3, r3
 800b636:	2b03      	cmp	r3, #3
 800b638:	d011      	beq.n	800b65e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b63e:	f043 0204 	orr.w	r2, r3, #4
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b646:	2300      	movs	r3, #0
 800b648:	617b      	str	r3, [r7, #20]
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	68db      	ldr	r3, [r3, #12]
 800b650:	617b      	str	r3, [r7, #20]
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	689b      	ldr	r3, [r3, #8]
 800b658:	617b      	str	r3, [r7, #20]
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	e00b      	b.n	800b676 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b65e:	2300      	movs	r3, #0
 800b660:	613b      	str	r3, [r7, #16]
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	68db      	ldr	r3, [r3, #12]
 800b668:	613b      	str	r3, [r7, #16]
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	689b      	ldr	r3, [r3, #8]
 800b670:	613b      	str	r3, [r7, #16]
 800b672:	693b      	ldr	r3, [r7, #16]
        return;
 800b674:	e082      	b.n	800b77c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800b676:	69bb      	ldr	r3, [r7, #24]
 800b678:	095b      	lsrs	r3, r3, #5
 800b67a:	f003 0301 	and.w	r3, r3, #1
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d014      	beq.n	800b6ac <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b686:	f043 0201 	orr.w	r2, r3, #1
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b68e:	2300      	movs	r3, #0
 800b690:	60fb      	str	r3, [r7, #12]
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	689b      	ldr	r3, [r3, #8]
 800b698:	60fb      	str	r3, [r7, #12]
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	681a      	ldr	r2, [r3, #0]
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b6a8:	601a      	str	r2, [r3, #0]
 800b6aa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b6ac:	69bb      	ldr	r3, [r7, #24]
 800b6ae:	0a1b      	lsrs	r3, r3, #8
 800b6b0:	f003 0301 	and.w	r3, r3, #1
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d00c      	beq.n	800b6d2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6bc:	f043 0208 	orr.w	r2, r3, #8
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	60bb      	str	r3, [r7, #8]
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	60bb      	str	r3, [r7, #8]
 800b6d0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d04f      	beq.n	800b77a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	685a      	ldr	r2, [r3, #4]
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b6e8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b6f2:	69fb      	ldr	r3, [r7, #28]
 800b6f4:	f003 0302 	and.w	r3, r3, #2
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d104      	bne.n	800b706 <HAL_SPI_IRQHandler+0x17e>
 800b6fc:	69fb      	ldr	r3, [r7, #28]
 800b6fe:	f003 0301 	and.w	r3, r3, #1
 800b702:	2b00      	cmp	r3, #0
 800b704:	d034      	beq.n	800b770 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	685a      	ldr	r2, [r3, #4]
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	f022 0203 	bic.w	r2, r2, #3
 800b714:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d011      	beq.n	800b742 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b722:	4a18      	ldr	r2, [pc, #96]	@ (800b784 <HAL_SPI_IRQHandler+0x1fc>)
 800b724:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b72a:	4618      	mov	r0, r3
 800b72c:	f7fc fac4 	bl	8007cb8 <HAL_DMA_Abort_IT>
 800b730:	4603      	mov	r3, r0
 800b732:	2b00      	cmp	r3, #0
 800b734:	d005      	beq.n	800b742 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b73a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b746:	2b00      	cmp	r3, #0
 800b748:	d016      	beq.n	800b778 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b74e:	4a0d      	ldr	r2, [pc, #52]	@ (800b784 <HAL_SPI_IRQHandler+0x1fc>)
 800b750:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b756:	4618      	mov	r0, r3
 800b758:	f7fc faae 	bl	8007cb8 <HAL_DMA_Abort_IT>
 800b75c:	4603      	mov	r3, r0
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d00a      	beq.n	800b778 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b766:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800b76e:	e003      	b.n	800b778 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b770:	6878      	ldr	r0, [r7, #4]
 800b772:	f7fb f871 	bl	8006858 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b776:	e000      	b.n	800b77a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800b778:	bf00      	nop
    return;
 800b77a:	bf00      	nop
  }
}
 800b77c:	3720      	adds	r7, #32
 800b77e:	46bd      	mov	sp, r7
 800b780:	bd80      	pop	{r7, pc}
 800b782:	bf00      	nop
 800b784:	0800b991 	.word	0x0800b991

0800b788 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b788:	b480      	push	{r7}
 800b78a:	b083      	sub	sp, #12
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800b790:	bf00      	nop
 800b792:	370c      	adds	r7, #12
 800b794:	46bd      	mov	sp, r7
 800b796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79a:	4770      	bx	lr

0800b79c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b79c:	b480      	push	{r7}
 800b79e:	b083      	sub	sp, #12
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800b7a4:	bf00      	nop
 800b7a6:	370c      	adds	r7, #12
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ae:	4770      	bx	lr

0800b7b0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	b083      	sub	sp, #12
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800b7b8:	bf00      	nop
 800b7ba:	370c      	adds	r7, #12
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c2:	4770      	bx	lr

0800b7c4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800b7c4:	b480      	push	{r7}
 800b7c6:	b083      	sub	sp, #12
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b7d2:	b2db      	uxtb	r3, r3
}
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	370c      	adds	r7, #12
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr

0800b7e0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b084      	sub	sp, #16
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7ec:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b7ee:	f7fb fef1 	bl	80075d4 <HAL_GetTick>
 800b7f2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	f003 0320 	and.w	r3, r3, #32
 800b7fe:	2b20      	cmp	r3, #32
 800b800:	d03c      	beq.n	800b87c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	685a      	ldr	r2, [r3, #4]
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f022 0220 	bic.w	r2, r2, #32
 800b810:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	689b      	ldr	r3, [r3, #8]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d10d      	bne.n	800b836 <SPI_DMAReceiveCplt+0x56>
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	685b      	ldr	r3, [r3, #4]
 800b81e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b822:	d108      	bne.n	800b836 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	685a      	ldr	r2, [r3, #4]
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	f022 0203 	bic.w	r2, r2, #3
 800b832:	605a      	str	r2, [r3, #4]
 800b834:	e007      	b.n	800b846 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	685a      	ldr	r2, [r3, #4]
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	f022 0201 	bic.w	r2, r2, #1
 800b844:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b846:	68ba      	ldr	r2, [r7, #8]
 800b848:	2164      	movs	r1, #100	@ 0x64
 800b84a:	68f8      	ldr	r0, [r7, #12]
 800b84c:	f000 f9d4 	bl	800bbf8 <SPI_EndRxTransaction>
 800b850:	4603      	mov	r3, r0
 800b852:	2b00      	cmp	r3, #0
 800b854:	d002      	beq.n	800b85c <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	2220      	movs	r2, #32
 800b85a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	2200      	movs	r2, #0
 800b860:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	2201      	movs	r2, #1
 800b868:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b870:	2b00      	cmp	r3, #0
 800b872:	d003      	beq.n	800b87c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b874:	68f8      	ldr	r0, [r7, #12]
 800b876:	f7fa ffef 	bl	8006858 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b87a:	e002      	b.n	800b882 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800b87c:	68f8      	ldr	r0, [r7, #12]
 800b87e:	f7ff ff83 	bl	800b788 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b882:	3710      	adds	r7, #16
 800b884:	46bd      	mov	sp, r7
 800b886:	bd80      	pop	{r7, pc}

0800b888 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b888:	b580      	push	{r7, lr}
 800b88a:	b084      	sub	sp, #16
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b894:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b896:	f7fb fe9d 	bl	80075d4 <HAL_GetTick>
 800b89a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f003 0320 	and.w	r3, r3, #32
 800b8a6:	2b20      	cmp	r3, #32
 800b8a8:	d030      	beq.n	800b90c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	685a      	ldr	r2, [r3, #4]
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f022 0220 	bic.w	r2, r2, #32
 800b8b8:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b8ba:	68ba      	ldr	r2, [r7, #8]
 800b8bc:	2164      	movs	r1, #100	@ 0x64
 800b8be:	68f8      	ldr	r0, [r7, #12]
 800b8c0:	f000 f9f2 	bl	800bca8 <SPI_EndRxTxTransaction>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d005      	beq.n	800b8d6 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b8ce:	f043 0220 	orr.w	r2, r3, #32
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	685a      	ldr	r2, [r3, #4]
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	f022 0203 	bic.w	r2, r2, #3
 800b8e4:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b900:	2b00      	cmp	r3, #0
 800b902:	d003      	beq.n	800b90c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b904:	68f8      	ldr	r0, [r7, #12]
 800b906:	f7fa ffa7 	bl	8006858 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b90a:	e002      	b.n	800b912 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	f7fa ff98 	bl	8006842 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b912:	3710      	adds	r7, #16
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}

0800b918 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b084      	sub	sp, #16
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b924:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800b926:	68f8      	ldr	r0, [r7, #12]
 800b928:	f7ff ff38 	bl	800b79c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b92c:	bf00      	nop
 800b92e:	3710      	adds	r7, #16
 800b930:	46bd      	mov	sp, r7
 800b932:	bd80      	pop	{r7, pc}

0800b934 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b934:	b580      	push	{r7, lr}
 800b936:	b084      	sub	sp, #16
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b940:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800b942:	68f8      	ldr	r0, [r7, #12]
 800b944:	f7ff ff34 	bl	800b7b0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b948:	bf00      	nop
 800b94a:	3710      	adds	r7, #16
 800b94c:	46bd      	mov	sp, r7
 800b94e:	bd80      	pop	{r7, pc}

0800b950 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b084      	sub	sp, #16
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b95c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	685a      	ldr	r2, [r3, #4]
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	f022 0203 	bic.w	r2, r2, #3
 800b96c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b972:	f043 0210 	orr.w	r2, r3, #16
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	2201      	movs	r2, #1
 800b97e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b982:	68f8      	ldr	r0, [r7, #12]
 800b984:	f7fa ff68 	bl	8006858 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b988:	bf00      	nop
 800b98a:	3710      	adds	r7, #16
 800b98c:	46bd      	mov	sp, r7
 800b98e:	bd80      	pop	{r7, pc}

0800b990 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b084      	sub	sp, #16
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b99c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	2200      	movs	r2, #0
 800b9aa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b9ac:	68f8      	ldr	r0, [r7, #12]
 800b9ae:	f7fa ff53 	bl	8006858 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b9b2:	bf00      	nop
 800b9b4:	3710      	adds	r7, #16
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}
	...

0800b9bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b088      	sub	sp, #32
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	60f8      	str	r0, [r7, #12]
 800b9c4:	60b9      	str	r1, [r7, #8]
 800b9c6:	603b      	str	r3, [r7, #0]
 800b9c8:	4613      	mov	r3, r2
 800b9ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b9cc:	f7fb fe02 	bl	80075d4 <HAL_GetTick>
 800b9d0:	4602      	mov	r2, r0
 800b9d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9d4:	1a9b      	subs	r3, r3, r2
 800b9d6:	683a      	ldr	r2, [r7, #0]
 800b9d8:	4413      	add	r3, r2
 800b9da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b9dc:	f7fb fdfa 	bl	80075d4 <HAL_GetTick>
 800b9e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b9e2:	4b39      	ldr	r3, [pc, #228]	@ (800bac8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	015b      	lsls	r3, r3, #5
 800b9e8:	0d1b      	lsrs	r3, r3, #20
 800b9ea:	69fa      	ldr	r2, [r7, #28]
 800b9ec:	fb02 f303 	mul.w	r3, r2, r3
 800b9f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b9f2:	e054      	b.n	800ba9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9fa:	d050      	beq.n	800ba9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b9fc:	f7fb fdea 	bl	80075d4 <HAL_GetTick>
 800ba00:	4602      	mov	r2, r0
 800ba02:	69bb      	ldr	r3, [r7, #24]
 800ba04:	1ad3      	subs	r3, r2, r3
 800ba06:	69fa      	ldr	r2, [r7, #28]
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	d902      	bls.n	800ba12 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ba0c:	69fb      	ldr	r3, [r7, #28]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d13d      	bne.n	800ba8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	685a      	ldr	r2, [r3, #4]
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ba20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	685b      	ldr	r3, [r3, #4]
 800ba26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ba2a:	d111      	bne.n	800ba50 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	689b      	ldr	r3, [r3, #8]
 800ba30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ba34:	d004      	beq.n	800ba40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	689b      	ldr	r3, [r3, #8]
 800ba3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba3e:	d107      	bne.n	800ba50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	681a      	ldr	r2, [r3, #0]
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ba4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ba58:	d10f      	bne.n	800ba7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	681a      	ldr	r2, [r3, #0]
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ba68:	601a      	str	r2, [r3, #0]
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	681a      	ldr	r2, [r3, #0]
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ba78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	2200      	movs	r2, #0
 800ba86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ba8a:	2303      	movs	r3, #3
 800ba8c:	e017      	b.n	800babe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ba8e:	697b      	ldr	r3, [r7, #20]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d101      	bne.n	800ba98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ba94:	2300      	movs	r3, #0
 800ba96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ba98:	697b      	ldr	r3, [r7, #20]
 800ba9a:	3b01      	subs	r3, #1
 800ba9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	689a      	ldr	r2, [r3, #8]
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	4013      	ands	r3, r2
 800baa8:	68ba      	ldr	r2, [r7, #8]
 800baaa:	429a      	cmp	r2, r3
 800baac:	bf0c      	ite	eq
 800baae:	2301      	moveq	r3, #1
 800bab0:	2300      	movne	r3, #0
 800bab2:	b2db      	uxtb	r3, r3
 800bab4:	461a      	mov	r2, r3
 800bab6:	79fb      	ldrb	r3, [r7, #7]
 800bab8:	429a      	cmp	r2, r3
 800baba:	d19b      	bne.n	800b9f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800babc:	2300      	movs	r3, #0
}
 800babe:	4618      	mov	r0, r3
 800bac0:	3720      	adds	r7, #32
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd80      	pop	{r7, pc}
 800bac6:	bf00      	nop
 800bac8:	20000018 	.word	0x20000018

0800bacc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b08a      	sub	sp, #40	@ 0x28
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	60f8      	str	r0, [r7, #12]
 800bad4:	60b9      	str	r1, [r7, #8]
 800bad6:	607a      	str	r2, [r7, #4]
 800bad8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800bada:	2300      	movs	r3, #0
 800badc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800bade:	f7fb fd79 	bl	80075d4 <HAL_GetTick>
 800bae2:	4602      	mov	r2, r0
 800bae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bae6:	1a9b      	subs	r3, r3, r2
 800bae8:	683a      	ldr	r2, [r7, #0]
 800baea:	4413      	add	r3, r2
 800baec:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800baee:	f7fb fd71 	bl	80075d4 <HAL_GetTick>
 800baf2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	330c      	adds	r3, #12
 800bafa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800bafc:	4b3d      	ldr	r3, [pc, #244]	@ (800bbf4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800bafe:	681a      	ldr	r2, [r3, #0]
 800bb00:	4613      	mov	r3, r2
 800bb02:	009b      	lsls	r3, r3, #2
 800bb04:	4413      	add	r3, r2
 800bb06:	00da      	lsls	r2, r3, #3
 800bb08:	1ad3      	subs	r3, r2, r3
 800bb0a:	0d1b      	lsrs	r3, r3, #20
 800bb0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb0e:	fb02 f303 	mul.w	r3, r2, r3
 800bb12:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800bb14:	e060      	b.n	800bbd8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800bb1c:	d107      	bne.n	800bb2e <SPI_WaitFifoStateUntilTimeout+0x62>
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d104      	bne.n	800bb2e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800bb24:	69fb      	ldr	r3, [r7, #28]
 800bb26:	781b      	ldrb	r3, [r3, #0]
 800bb28:	b2db      	uxtb	r3, r3
 800bb2a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800bb2c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb34:	d050      	beq.n	800bbd8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bb36:	f7fb fd4d 	bl	80075d4 <HAL_GetTick>
 800bb3a:	4602      	mov	r2, r0
 800bb3c:	6a3b      	ldr	r3, [r7, #32]
 800bb3e:	1ad3      	subs	r3, r2, r3
 800bb40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bb42:	429a      	cmp	r2, r3
 800bb44:	d902      	bls.n	800bb4c <SPI_WaitFifoStateUntilTimeout+0x80>
 800bb46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d13d      	bne.n	800bbc8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	685a      	ldr	r2, [r3, #4]
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800bb5a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	685b      	ldr	r3, [r3, #4]
 800bb60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bb64:	d111      	bne.n	800bb8a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	689b      	ldr	r3, [r3, #8]
 800bb6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bb6e:	d004      	beq.n	800bb7a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	689b      	ldr	r3, [r3, #8]
 800bb74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bb78:	d107      	bne.n	800bb8a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	681a      	ldr	r2, [r3, #0]
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bb88:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bb92:	d10f      	bne.n	800bbb4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	681a      	ldr	r2, [r3, #0]
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bba2:	601a      	str	r2, [r3, #0]
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	681a      	ldr	r2, [r3, #0]
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800bbb2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	2201      	movs	r2, #1
 800bbb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800bbc4:	2303      	movs	r3, #3
 800bbc6:	e010      	b.n	800bbea <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800bbc8:	69bb      	ldr	r3, [r7, #24]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d101      	bne.n	800bbd2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800bbce:	2300      	movs	r3, #0
 800bbd0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800bbd2:	69bb      	ldr	r3, [r7, #24]
 800bbd4:	3b01      	subs	r3, #1
 800bbd6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	689a      	ldr	r2, [r3, #8]
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	4013      	ands	r3, r2
 800bbe2:	687a      	ldr	r2, [r7, #4]
 800bbe4:	429a      	cmp	r2, r3
 800bbe6:	d196      	bne.n	800bb16 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800bbe8:	2300      	movs	r3, #0
}
 800bbea:	4618      	mov	r0, r3
 800bbec:	3728      	adds	r7, #40	@ 0x28
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}
 800bbf2:	bf00      	nop
 800bbf4:	20000018 	.word	0x20000018

0800bbf8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b086      	sub	sp, #24
 800bbfc:	af02      	add	r7, sp, #8
 800bbfe:	60f8      	str	r0, [r7, #12]
 800bc00:	60b9      	str	r1, [r7, #8]
 800bc02:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	685b      	ldr	r3, [r3, #4]
 800bc08:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bc0c:	d111      	bne.n	800bc32 <SPI_EndRxTransaction+0x3a>
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	689b      	ldr	r3, [r3, #8]
 800bc12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc16:	d004      	beq.n	800bc22 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	689b      	ldr	r3, [r3, #8]
 800bc1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc20:	d107      	bne.n	800bc32 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	681a      	ldr	r2, [r3, #0]
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bc30:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	9300      	str	r3, [sp, #0]
 800bc36:	68bb      	ldr	r3, [r7, #8]
 800bc38:	2200      	movs	r2, #0
 800bc3a:	2180      	movs	r1, #128	@ 0x80
 800bc3c:	68f8      	ldr	r0, [r7, #12]
 800bc3e:	f7ff febd 	bl	800b9bc <SPI_WaitFlagStateUntilTimeout>
 800bc42:	4603      	mov	r3, r0
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d007      	beq.n	800bc58 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc4c:	f043 0220 	orr.w	r2, r3, #32
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bc54:	2303      	movs	r3, #3
 800bc56:	e023      	b.n	800bca0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	685b      	ldr	r3, [r3, #4]
 800bc5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bc60:	d11d      	bne.n	800bc9e <SPI_EndRxTransaction+0xa6>
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	689b      	ldr	r3, [r3, #8]
 800bc66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc6a:	d004      	beq.n	800bc76 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	689b      	ldr	r3, [r3, #8]
 800bc70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc74:	d113      	bne.n	800bc9e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	9300      	str	r3, [sp, #0]
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800bc82:	68f8      	ldr	r0, [r7, #12]
 800bc84:	f7ff ff22 	bl	800bacc <SPI_WaitFifoStateUntilTimeout>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d007      	beq.n	800bc9e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc92:	f043 0220 	orr.w	r2, r3, #32
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800bc9a:	2303      	movs	r3, #3
 800bc9c:	e000      	b.n	800bca0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800bc9e:	2300      	movs	r3, #0
}
 800bca0:	4618      	mov	r0, r3
 800bca2:	3710      	adds	r7, #16
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}

0800bca8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b086      	sub	sp, #24
 800bcac:	af02      	add	r7, sp, #8
 800bcae:	60f8      	str	r0, [r7, #12]
 800bcb0:	60b9      	str	r1, [r7, #8]
 800bcb2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	9300      	str	r3, [sp, #0]
 800bcb8:	68bb      	ldr	r3, [r7, #8]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800bcc0:	68f8      	ldr	r0, [r7, #12]
 800bcc2:	f7ff ff03 	bl	800bacc <SPI_WaitFifoStateUntilTimeout>
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d007      	beq.n	800bcdc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bcd0:	f043 0220 	orr.w	r2, r3, #32
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bcd8:	2303      	movs	r3, #3
 800bcda:	e027      	b.n	800bd2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	9300      	str	r3, [sp, #0]
 800bce0:	68bb      	ldr	r3, [r7, #8]
 800bce2:	2200      	movs	r2, #0
 800bce4:	2180      	movs	r1, #128	@ 0x80
 800bce6:	68f8      	ldr	r0, [r7, #12]
 800bce8:	f7ff fe68 	bl	800b9bc <SPI_WaitFlagStateUntilTimeout>
 800bcec:	4603      	mov	r3, r0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d007      	beq.n	800bd02 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bcf6:	f043 0220 	orr.w	r2, r3, #32
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bcfe:	2303      	movs	r3, #3
 800bd00:	e014      	b.n	800bd2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	9300      	str	r3, [sp, #0]
 800bd06:	68bb      	ldr	r3, [r7, #8]
 800bd08:	2200      	movs	r2, #0
 800bd0a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800bd0e:	68f8      	ldr	r0, [r7, #12]
 800bd10:	f7ff fedc 	bl	800bacc <SPI_WaitFifoStateUntilTimeout>
 800bd14:	4603      	mov	r3, r0
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d007      	beq.n	800bd2a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd1e:	f043 0220 	orr.w	r2, r3, #32
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bd26:	2303      	movs	r3, #3
 800bd28:	e000      	b.n	800bd2c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800bd2a:	2300      	movs	r3, #0
}
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	3710      	adds	r7, #16
 800bd30:	46bd      	mov	sp, r7
 800bd32:	bd80      	pop	{r7, pc}

0800bd34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b082      	sub	sp, #8
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d101      	bne.n	800bd46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bd42:	2301      	movs	r3, #1
 800bd44:	e0e6      	b.n	800bf14 <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	4a74      	ldr	r2, [pc, #464]	@ (800bf1c <HAL_TIM_Base_Init+0x1e8>)
 800bd4c:	4293      	cmp	r3, r2
 800bd4e:	d036      	beq.n	800bdbe <HAL_TIM_Base_Init+0x8a>
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd58:	d031      	beq.n	800bdbe <HAL_TIM_Base_Init+0x8a>
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	4a70      	ldr	r2, [pc, #448]	@ (800bf20 <HAL_TIM_Base_Init+0x1ec>)
 800bd60:	4293      	cmp	r3, r2
 800bd62:	d02c      	beq.n	800bdbe <HAL_TIM_Base_Init+0x8a>
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	4a6e      	ldr	r2, [pc, #440]	@ (800bf24 <HAL_TIM_Base_Init+0x1f0>)
 800bd6a:	4293      	cmp	r3, r2
 800bd6c:	d027      	beq.n	800bdbe <HAL_TIM_Base_Init+0x8a>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	4a6d      	ldr	r2, [pc, #436]	@ (800bf28 <HAL_TIM_Base_Init+0x1f4>)
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d022      	beq.n	800bdbe <HAL_TIM_Base_Init+0x8a>
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	4a6b      	ldr	r2, [pc, #428]	@ (800bf2c <HAL_TIM_Base_Init+0x1f8>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d01d      	beq.n	800bdbe <HAL_TIM_Base_Init+0x8a>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	4a6a      	ldr	r2, [pc, #424]	@ (800bf30 <HAL_TIM_Base_Init+0x1fc>)
 800bd88:	4293      	cmp	r3, r2
 800bd8a:	d018      	beq.n	800bdbe <HAL_TIM_Base_Init+0x8a>
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	4a68      	ldr	r2, [pc, #416]	@ (800bf34 <HAL_TIM_Base_Init+0x200>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	d013      	beq.n	800bdbe <HAL_TIM_Base_Init+0x8a>
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	4a67      	ldr	r2, [pc, #412]	@ (800bf38 <HAL_TIM_Base_Init+0x204>)
 800bd9c:	4293      	cmp	r3, r2
 800bd9e:	d00e      	beq.n	800bdbe <HAL_TIM_Base_Init+0x8a>
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	4a65      	ldr	r2, [pc, #404]	@ (800bf3c <HAL_TIM_Base_Init+0x208>)
 800bda6:	4293      	cmp	r3, r2
 800bda8:	d009      	beq.n	800bdbe <HAL_TIM_Base_Init+0x8a>
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	4a64      	ldr	r2, [pc, #400]	@ (800bf40 <HAL_TIM_Base_Init+0x20c>)
 800bdb0:	4293      	cmp	r3, r2
 800bdb2:	d004      	beq.n	800bdbe <HAL_TIM_Base_Init+0x8a>
 800bdb4:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800bdb8:	4862      	ldr	r0, [pc, #392]	@ (800bf44 <HAL_TIM_Base_Init+0x210>)
 800bdba:	f7fa fde1 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	689b      	ldr	r3, [r3, #8]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d014      	beq.n	800bdf0 <HAL_TIM_Base_Init+0xbc>
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	689b      	ldr	r3, [r3, #8]
 800bdca:	2b10      	cmp	r3, #16
 800bdcc:	d010      	beq.n	800bdf0 <HAL_TIM_Base_Init+0xbc>
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	689b      	ldr	r3, [r3, #8]
 800bdd2:	2b20      	cmp	r3, #32
 800bdd4:	d00c      	beq.n	800bdf0 <HAL_TIM_Base_Init+0xbc>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	689b      	ldr	r3, [r3, #8]
 800bdda:	2b40      	cmp	r3, #64	@ 0x40
 800bddc:	d008      	beq.n	800bdf0 <HAL_TIM_Base_Init+0xbc>
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	689b      	ldr	r3, [r3, #8]
 800bde2:	2b60      	cmp	r3, #96	@ 0x60
 800bde4:	d004      	beq.n	800bdf0 <HAL_TIM_Base_Init+0xbc>
 800bde6:	f240 1117 	movw	r1, #279	@ 0x117
 800bdea:	4856      	ldr	r0, [pc, #344]	@ (800bf44 <HAL_TIM_Base_Init+0x210>)
 800bdec:	f7fa fdc8 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	691b      	ldr	r3, [r3, #16]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d00e      	beq.n	800be16 <HAL_TIM_Base_Init+0xe2>
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	691b      	ldr	r3, [r3, #16]
 800bdfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be00:	d009      	beq.n	800be16 <HAL_TIM_Base_Init+0xe2>
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	691b      	ldr	r3, [r3, #16]
 800be06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be0a:	d004      	beq.n	800be16 <HAL_TIM_Base_Init+0xe2>
 800be0c:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800be10:	484c      	ldr	r0, [pc, #304]	@ (800bf44 <HAL_TIM_Base_Init+0x210>)
 800be12:	f7fa fdb5 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be1e:	d004      	beq.n	800be2a <HAL_TIM_Base_Init+0xf6>
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	4a40      	ldr	r2, [pc, #256]	@ (800bf28 <HAL_TIM_Base_Init+0x1f4>)
 800be26:	4293      	cmp	r3, r2
 800be28:	d107      	bne.n	800be3a <HAL_TIM_Base_Init+0x106>
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	68db      	ldr	r3, [r3, #12]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	bf14      	ite	ne
 800be32:	2301      	movne	r3, #1
 800be34:	2300      	moveq	r3, #0
 800be36:	b2db      	uxtb	r3, r3
 800be38:	e00e      	b.n	800be58 <HAL_TIM_Base_Init+0x124>
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	68db      	ldr	r3, [r3, #12]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d006      	beq.n	800be50 <HAL_TIM_Base_Init+0x11c>
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	68db      	ldr	r3, [r3, #12]
 800be46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be4a:	d201      	bcs.n	800be50 <HAL_TIM_Base_Init+0x11c>
 800be4c:	2301      	movs	r3, #1
 800be4e:	e000      	b.n	800be52 <HAL_TIM_Base_Init+0x11e>
 800be50:	2300      	movs	r3, #0
 800be52:	f003 0301 	and.w	r3, r3, #1
 800be56:	b2db      	uxtb	r3, r3
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d104      	bne.n	800be66 <HAL_TIM_Base_Init+0x132>
 800be5c:	f240 1119 	movw	r1, #281	@ 0x119
 800be60:	4838      	ldr	r0, [pc, #224]	@ (800bf44 <HAL_TIM_Base_Init+0x210>)
 800be62:	f7fa fd8d 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	699b      	ldr	r3, [r3, #24]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d008      	beq.n	800be80 <HAL_TIM_Base_Init+0x14c>
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	699b      	ldr	r3, [r3, #24]
 800be72:	2b80      	cmp	r3, #128	@ 0x80
 800be74:	d004      	beq.n	800be80 <HAL_TIM_Base_Init+0x14c>
 800be76:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800be7a:	4832      	ldr	r0, [pc, #200]	@ (800bf44 <HAL_TIM_Base_Init+0x210>)
 800be7c:	f7fa fd80 	bl	8006980 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800be86:	b2db      	uxtb	r3, r3
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d106      	bne.n	800be9a <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2200      	movs	r2, #0
 800be90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800be94:	6878      	ldr	r0, [r7, #4]
 800be96:	f7fb f9d1 	bl	800723c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	2202      	movs	r2, #2
 800be9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681a      	ldr	r2, [r3, #0]
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	3304      	adds	r3, #4
 800beaa:	4619      	mov	r1, r3
 800beac:	4610      	mov	r0, r2
 800beae:	f001 ff43 	bl	800dd38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2201      	movs	r2, #1
 800beb6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2201      	movs	r2, #1
 800bebe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2201      	movs	r2, #1
 800bec6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2201      	movs	r2, #1
 800bece:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	2201      	movs	r2, #1
 800bed6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2201      	movs	r2, #1
 800bede:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2201      	movs	r2, #1
 800bee6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2201      	movs	r2, #1
 800beee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2201      	movs	r2, #1
 800bef6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2201      	movs	r2, #1
 800befe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	2201      	movs	r2, #1
 800bf06:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2201      	movs	r2, #1
 800bf0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bf12:	2300      	movs	r3, #0
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	3708      	adds	r7, #8
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}
 800bf1c:	40012c00 	.word	0x40012c00
 800bf20:	40000400 	.word	0x40000400
 800bf24:	40000800 	.word	0x40000800
 800bf28:	40000c00 	.word	0x40000c00
 800bf2c:	40001000 	.word	0x40001000
 800bf30:	40001400 	.word	0x40001400
 800bf34:	40013400 	.word	0x40013400
 800bf38:	40014000 	.word	0x40014000
 800bf3c:	40014400 	.word	0x40014400
 800bf40:	40014800 	.word	0x40014800
 800bf44:	08011594 	.word	0x08011594

0800bf48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b084      	sub	sp, #16
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	4a4a      	ldr	r2, [pc, #296]	@ (800c080 <HAL_TIM_Base_Start_IT+0x138>)
 800bf56:	4293      	cmp	r3, r2
 800bf58:	d036      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x80>
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf62:	d031      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x80>
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	4a46      	ldr	r2, [pc, #280]	@ (800c084 <HAL_TIM_Base_Start_IT+0x13c>)
 800bf6a:	4293      	cmp	r3, r2
 800bf6c:	d02c      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x80>
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	4a45      	ldr	r2, [pc, #276]	@ (800c088 <HAL_TIM_Base_Start_IT+0x140>)
 800bf74:	4293      	cmp	r3, r2
 800bf76:	d027      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x80>
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4a43      	ldr	r2, [pc, #268]	@ (800c08c <HAL_TIM_Base_Start_IT+0x144>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d022      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x80>
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	4a42      	ldr	r2, [pc, #264]	@ (800c090 <HAL_TIM_Base_Start_IT+0x148>)
 800bf88:	4293      	cmp	r3, r2
 800bf8a:	d01d      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x80>
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	4a40      	ldr	r2, [pc, #256]	@ (800c094 <HAL_TIM_Base_Start_IT+0x14c>)
 800bf92:	4293      	cmp	r3, r2
 800bf94:	d018      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x80>
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	4a3f      	ldr	r2, [pc, #252]	@ (800c098 <HAL_TIM_Base_Start_IT+0x150>)
 800bf9c:	4293      	cmp	r3, r2
 800bf9e:	d013      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x80>
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	4a3d      	ldr	r2, [pc, #244]	@ (800c09c <HAL_TIM_Base_Start_IT+0x154>)
 800bfa6:	4293      	cmp	r3, r2
 800bfa8:	d00e      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x80>
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	4a3c      	ldr	r2, [pc, #240]	@ (800c0a0 <HAL_TIM_Base_Start_IT+0x158>)
 800bfb0:	4293      	cmp	r3, r2
 800bfb2:	d009      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x80>
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	4a3a      	ldr	r2, [pc, #232]	@ (800c0a4 <HAL_TIM_Base_Start_IT+0x15c>)
 800bfba:	4293      	cmp	r3, r2
 800bfbc:	d004      	beq.n	800bfc8 <HAL_TIM_Base_Start_IT+0x80>
 800bfbe:	f240 11d3 	movw	r1, #467	@ 0x1d3
 800bfc2:	4839      	ldr	r0, [pc, #228]	@ (800c0a8 <HAL_TIM_Base_Start_IT+0x160>)
 800bfc4:	f7fa fcdc 	bl	8006980 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bfce:	b2db      	uxtb	r3, r3
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	d001      	beq.n	800bfd8 <HAL_TIM_Base_Start_IT+0x90>
  {
    return HAL_ERROR;
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	e04f      	b.n	800c078 <HAL_TIM_Base_Start_IT+0x130>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2202      	movs	r2, #2
 800bfdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	68da      	ldr	r2, [r3, #12]
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	f042 0201 	orr.w	r2, r2, #1
 800bfee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	4a22      	ldr	r2, [pc, #136]	@ (800c080 <HAL_TIM_Base_Start_IT+0x138>)
 800bff6:	4293      	cmp	r3, r2
 800bff8:	d01d      	beq.n	800c036 <HAL_TIM_Base_Start_IT+0xee>
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c002:	d018      	beq.n	800c036 <HAL_TIM_Base_Start_IT+0xee>
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	4a1e      	ldr	r2, [pc, #120]	@ (800c084 <HAL_TIM_Base_Start_IT+0x13c>)
 800c00a:	4293      	cmp	r3, r2
 800c00c:	d013      	beq.n	800c036 <HAL_TIM_Base_Start_IT+0xee>
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	4a1d      	ldr	r2, [pc, #116]	@ (800c088 <HAL_TIM_Base_Start_IT+0x140>)
 800c014:	4293      	cmp	r3, r2
 800c016:	d00e      	beq.n	800c036 <HAL_TIM_Base_Start_IT+0xee>
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	4a1b      	ldr	r2, [pc, #108]	@ (800c08c <HAL_TIM_Base_Start_IT+0x144>)
 800c01e:	4293      	cmp	r3, r2
 800c020:	d009      	beq.n	800c036 <HAL_TIM_Base_Start_IT+0xee>
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	4a1c      	ldr	r2, [pc, #112]	@ (800c098 <HAL_TIM_Base_Start_IT+0x150>)
 800c028:	4293      	cmp	r3, r2
 800c02a:	d004      	beq.n	800c036 <HAL_TIM_Base_Start_IT+0xee>
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	4a1a      	ldr	r2, [pc, #104]	@ (800c09c <HAL_TIM_Base_Start_IT+0x154>)
 800c032:	4293      	cmp	r3, r2
 800c034:	d115      	bne.n	800c062 <HAL_TIM_Base_Start_IT+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	689a      	ldr	r2, [r3, #8]
 800c03c:	4b1b      	ldr	r3, [pc, #108]	@ (800c0ac <HAL_TIM_Base_Start_IT+0x164>)
 800c03e:	4013      	ands	r3, r2
 800c040:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	2b06      	cmp	r3, #6
 800c046:	d015      	beq.n	800c074 <HAL_TIM_Base_Start_IT+0x12c>
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c04e:	d011      	beq.n	800c074 <HAL_TIM_Base_Start_IT+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	681a      	ldr	r2, [r3, #0]
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	f042 0201 	orr.w	r2, r2, #1
 800c05e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c060:	e008      	b.n	800c074 <HAL_TIM_Base_Start_IT+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	681a      	ldr	r2, [r3, #0]
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	f042 0201 	orr.w	r2, r2, #1
 800c070:	601a      	str	r2, [r3, #0]
 800c072:	e000      	b.n	800c076 <HAL_TIM_Base_Start_IT+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c074:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c076:	2300      	movs	r3, #0
}
 800c078:	4618      	mov	r0, r3
 800c07a:	3710      	adds	r7, #16
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd80      	pop	{r7, pc}
 800c080:	40012c00 	.word	0x40012c00
 800c084:	40000400 	.word	0x40000400
 800c088:	40000800 	.word	0x40000800
 800c08c:	40000c00 	.word	0x40000c00
 800c090:	40001000 	.word	0x40001000
 800c094:	40001400 	.word	0x40001400
 800c098:	40013400 	.word	0x40013400
 800c09c:	40014000 	.word	0x40014000
 800c0a0:	40014400 	.word	0x40014400
 800c0a4:	40014800 	.word	0x40014800
 800c0a8:	08011594 	.word	0x08011594
 800c0ac:	00010007 	.word	0x00010007

0800c0b0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b082      	sub	sp, #8
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	4a31      	ldr	r2, [pc, #196]	@ (800c184 <HAL_TIM_Base_Stop_IT+0xd4>)
 800c0be:	4293      	cmp	r3, r2
 800c0c0:	d036      	beq.n	800c130 <HAL_TIM_Base_Stop_IT+0x80>
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0ca:	d031      	beq.n	800c130 <HAL_TIM_Base_Stop_IT+0x80>
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	4a2d      	ldr	r2, [pc, #180]	@ (800c188 <HAL_TIM_Base_Stop_IT+0xd8>)
 800c0d2:	4293      	cmp	r3, r2
 800c0d4:	d02c      	beq.n	800c130 <HAL_TIM_Base_Stop_IT+0x80>
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	4a2c      	ldr	r2, [pc, #176]	@ (800c18c <HAL_TIM_Base_Stop_IT+0xdc>)
 800c0dc:	4293      	cmp	r3, r2
 800c0de:	d027      	beq.n	800c130 <HAL_TIM_Base_Stop_IT+0x80>
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	4a2a      	ldr	r2, [pc, #168]	@ (800c190 <HAL_TIM_Base_Stop_IT+0xe0>)
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d022      	beq.n	800c130 <HAL_TIM_Base_Stop_IT+0x80>
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	4a29      	ldr	r2, [pc, #164]	@ (800c194 <HAL_TIM_Base_Stop_IT+0xe4>)
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d01d      	beq.n	800c130 <HAL_TIM_Base_Stop_IT+0x80>
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	4a27      	ldr	r2, [pc, #156]	@ (800c198 <HAL_TIM_Base_Stop_IT+0xe8>)
 800c0fa:	4293      	cmp	r3, r2
 800c0fc:	d018      	beq.n	800c130 <HAL_TIM_Base_Stop_IT+0x80>
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	4a26      	ldr	r2, [pc, #152]	@ (800c19c <HAL_TIM_Base_Stop_IT+0xec>)
 800c104:	4293      	cmp	r3, r2
 800c106:	d013      	beq.n	800c130 <HAL_TIM_Base_Stop_IT+0x80>
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	4a24      	ldr	r2, [pc, #144]	@ (800c1a0 <HAL_TIM_Base_Stop_IT+0xf0>)
 800c10e:	4293      	cmp	r3, r2
 800c110:	d00e      	beq.n	800c130 <HAL_TIM_Base_Stop_IT+0x80>
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	4a23      	ldr	r2, [pc, #140]	@ (800c1a4 <HAL_TIM_Base_Stop_IT+0xf4>)
 800c118:	4293      	cmp	r3, r2
 800c11a:	d009      	beq.n	800c130 <HAL_TIM_Base_Stop_IT+0x80>
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	4a21      	ldr	r2, [pc, #132]	@ (800c1a8 <HAL_TIM_Base_Stop_IT+0xf8>)
 800c122:	4293      	cmp	r3, r2
 800c124:	d004      	beq.n	800c130 <HAL_TIM_Base_Stop_IT+0x80>
 800c126:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800c12a:	4820      	ldr	r0, [pc, #128]	@ (800c1ac <HAL_TIM_Base_Stop_IT+0xfc>)
 800c12c:	f7fa fc28 	bl	8006980 <assert_failed>

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	68da      	ldr	r2, [r3, #12]
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f022 0201 	bic.w	r2, r2, #1
 800c13e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	6a1a      	ldr	r2, [r3, #32]
 800c146:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c14a:	4013      	ands	r3, r2
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d10f      	bne.n	800c170 <HAL_TIM_Base_Stop_IT+0xc0>
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	6a1a      	ldr	r2, [r3, #32]
 800c156:	f240 4344 	movw	r3, #1092	@ 0x444
 800c15a:	4013      	ands	r3, r2
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d107      	bne.n	800c170 <HAL_TIM_Base_Stop_IT+0xc0>
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	681a      	ldr	r2, [r3, #0]
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	f022 0201 	bic.w	r2, r2, #1
 800c16e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	2201      	movs	r2, #1
 800c174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800c178:	2300      	movs	r3, #0
}
 800c17a:	4618      	mov	r0, r3
 800c17c:	3708      	adds	r7, #8
 800c17e:	46bd      	mov	sp, r7
 800c180:	bd80      	pop	{r7, pc}
 800c182:	bf00      	nop
 800c184:	40012c00 	.word	0x40012c00
 800c188:	40000400 	.word	0x40000400
 800c18c:	40000800 	.word	0x40000800
 800c190:	40000c00 	.word	0x40000c00
 800c194:	40001000 	.word	0x40001000
 800c198:	40001400 	.word	0x40001400
 800c19c:	40013400 	.word	0x40013400
 800c1a0:	40014000 	.word	0x40014000
 800c1a4:	40014400 	.word	0x40014400
 800c1a8:	40014800 	.word	0x40014800
 800c1ac:	08011594 	.word	0x08011594

0800c1b0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b082      	sub	sp, #8
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d101      	bne.n	800c1c2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c1be:	2301      	movs	r3, #1
 800c1c0:	e0e6      	b.n	800c390 <HAL_TIM_PWM_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	4a74      	ldr	r2, [pc, #464]	@ (800c398 <HAL_TIM_PWM_Init+0x1e8>)
 800c1c8:	4293      	cmp	r3, r2
 800c1ca:	d036      	beq.n	800c23a <HAL_TIM_PWM_Init+0x8a>
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c1d4:	d031      	beq.n	800c23a <HAL_TIM_PWM_Init+0x8a>
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	4a70      	ldr	r2, [pc, #448]	@ (800c39c <HAL_TIM_PWM_Init+0x1ec>)
 800c1dc:	4293      	cmp	r3, r2
 800c1de:	d02c      	beq.n	800c23a <HAL_TIM_PWM_Init+0x8a>
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	4a6e      	ldr	r2, [pc, #440]	@ (800c3a0 <HAL_TIM_PWM_Init+0x1f0>)
 800c1e6:	4293      	cmp	r3, r2
 800c1e8:	d027      	beq.n	800c23a <HAL_TIM_PWM_Init+0x8a>
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	4a6d      	ldr	r2, [pc, #436]	@ (800c3a4 <HAL_TIM_PWM_Init+0x1f4>)
 800c1f0:	4293      	cmp	r3, r2
 800c1f2:	d022      	beq.n	800c23a <HAL_TIM_PWM_Init+0x8a>
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	4a6b      	ldr	r2, [pc, #428]	@ (800c3a8 <HAL_TIM_PWM_Init+0x1f8>)
 800c1fa:	4293      	cmp	r3, r2
 800c1fc:	d01d      	beq.n	800c23a <HAL_TIM_PWM_Init+0x8a>
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	4a6a      	ldr	r2, [pc, #424]	@ (800c3ac <HAL_TIM_PWM_Init+0x1fc>)
 800c204:	4293      	cmp	r3, r2
 800c206:	d018      	beq.n	800c23a <HAL_TIM_PWM_Init+0x8a>
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	4a68      	ldr	r2, [pc, #416]	@ (800c3b0 <HAL_TIM_PWM_Init+0x200>)
 800c20e:	4293      	cmp	r3, r2
 800c210:	d013      	beq.n	800c23a <HAL_TIM_PWM_Init+0x8a>
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	4a67      	ldr	r2, [pc, #412]	@ (800c3b4 <HAL_TIM_PWM_Init+0x204>)
 800c218:	4293      	cmp	r3, r2
 800c21a:	d00e      	beq.n	800c23a <HAL_TIM_PWM_Init+0x8a>
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	4a65      	ldr	r2, [pc, #404]	@ (800c3b8 <HAL_TIM_PWM_Init+0x208>)
 800c222:	4293      	cmp	r3, r2
 800c224:	d009      	beq.n	800c23a <HAL_TIM_PWM_Init+0x8a>
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	4a64      	ldr	r2, [pc, #400]	@ (800c3bc <HAL_TIM_PWM_Init+0x20c>)
 800c22c:	4293      	cmp	r3, r2
 800c22e:	d004      	beq.n	800c23a <HAL_TIM_PWM_Init+0x8a>
 800c230:	f240 5133 	movw	r1, #1331	@ 0x533
 800c234:	4862      	ldr	r0, [pc, #392]	@ (800c3c0 <HAL_TIM_PWM_Init+0x210>)
 800c236:	f7fa fba3 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	689b      	ldr	r3, [r3, #8]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d014      	beq.n	800c26c <HAL_TIM_PWM_Init+0xbc>
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	689b      	ldr	r3, [r3, #8]
 800c246:	2b10      	cmp	r3, #16
 800c248:	d010      	beq.n	800c26c <HAL_TIM_PWM_Init+0xbc>
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	689b      	ldr	r3, [r3, #8]
 800c24e:	2b20      	cmp	r3, #32
 800c250:	d00c      	beq.n	800c26c <HAL_TIM_PWM_Init+0xbc>
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	689b      	ldr	r3, [r3, #8]
 800c256:	2b40      	cmp	r3, #64	@ 0x40
 800c258:	d008      	beq.n	800c26c <HAL_TIM_PWM_Init+0xbc>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	689b      	ldr	r3, [r3, #8]
 800c25e:	2b60      	cmp	r3, #96	@ 0x60
 800c260:	d004      	beq.n	800c26c <HAL_TIM_PWM_Init+0xbc>
 800c262:	f240 5134 	movw	r1, #1332	@ 0x534
 800c266:	4856      	ldr	r0, [pc, #344]	@ (800c3c0 <HAL_TIM_PWM_Init+0x210>)
 800c268:	f7fa fb8a 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	691b      	ldr	r3, [r3, #16]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d00e      	beq.n	800c292 <HAL_TIM_PWM_Init+0xe2>
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	691b      	ldr	r3, [r3, #16]
 800c278:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c27c:	d009      	beq.n	800c292 <HAL_TIM_PWM_Init+0xe2>
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	691b      	ldr	r3, [r3, #16]
 800c282:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c286:	d004      	beq.n	800c292 <HAL_TIM_PWM_Init+0xe2>
 800c288:	f240 5135 	movw	r1, #1333	@ 0x535
 800c28c:	484c      	ldr	r0, [pc, #304]	@ (800c3c0 <HAL_TIM_PWM_Init+0x210>)
 800c28e:	f7fa fb77 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c29a:	d004      	beq.n	800c2a6 <HAL_TIM_PWM_Init+0xf6>
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	4a40      	ldr	r2, [pc, #256]	@ (800c3a4 <HAL_TIM_PWM_Init+0x1f4>)
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	d107      	bne.n	800c2b6 <HAL_TIM_PWM_Init+0x106>
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	68db      	ldr	r3, [r3, #12]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	bf14      	ite	ne
 800c2ae:	2301      	movne	r3, #1
 800c2b0:	2300      	moveq	r3, #0
 800c2b2:	b2db      	uxtb	r3, r3
 800c2b4:	e00e      	b.n	800c2d4 <HAL_TIM_PWM_Init+0x124>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	68db      	ldr	r3, [r3, #12]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d006      	beq.n	800c2cc <HAL_TIM_PWM_Init+0x11c>
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	68db      	ldr	r3, [r3, #12]
 800c2c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2c6:	d201      	bcs.n	800c2cc <HAL_TIM_PWM_Init+0x11c>
 800c2c8:	2301      	movs	r3, #1
 800c2ca:	e000      	b.n	800c2ce <HAL_TIM_PWM_Init+0x11e>
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	f003 0301 	and.w	r3, r3, #1
 800c2d2:	b2db      	uxtb	r3, r3
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d104      	bne.n	800c2e2 <HAL_TIM_PWM_Init+0x132>
 800c2d8:	f240 5136 	movw	r1, #1334	@ 0x536
 800c2dc:	4838      	ldr	r0, [pc, #224]	@ (800c3c0 <HAL_TIM_PWM_Init+0x210>)
 800c2de:	f7fa fb4f 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	699b      	ldr	r3, [r3, #24]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d008      	beq.n	800c2fc <HAL_TIM_PWM_Init+0x14c>
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	699b      	ldr	r3, [r3, #24]
 800c2ee:	2b80      	cmp	r3, #128	@ 0x80
 800c2f0:	d004      	beq.n	800c2fc <HAL_TIM_PWM_Init+0x14c>
 800c2f2:	f240 5137 	movw	r1, #1335	@ 0x537
 800c2f6:	4832      	ldr	r0, [pc, #200]	@ (800c3c0 <HAL_TIM_PWM_Init+0x210>)
 800c2f8:	f7fa fb42 	bl	8006980 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c302:	b2db      	uxtb	r3, r3
 800c304:	2b00      	cmp	r3, #0
 800c306:	d106      	bne.n	800c316 <HAL_TIM_PWM_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2200      	movs	r2, #0
 800c30c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f000 f857 	bl	800c3c4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	2202      	movs	r2, #2
 800c31a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681a      	ldr	r2, [r3, #0]
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	3304      	adds	r3, #4
 800c326:	4619      	mov	r1, r3
 800c328:	4610      	mov	r0, r2
 800c32a:	f001 fd05 	bl	800dd38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2201      	movs	r2, #1
 800c332:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2201      	movs	r2, #1
 800c33a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2201      	movs	r2, #1
 800c342:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2201      	movs	r2, #1
 800c34a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2201      	movs	r2, #1
 800c352:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2201      	movs	r2, #1
 800c35a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2201      	movs	r2, #1
 800c362:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2201      	movs	r2, #1
 800c36a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	2201      	movs	r2, #1
 800c372:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	2201      	movs	r2, #1
 800c37a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2201      	movs	r2, #1
 800c382:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	2201      	movs	r2, #1
 800c38a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c38e:	2300      	movs	r3, #0
}
 800c390:	4618      	mov	r0, r3
 800c392:	3708      	adds	r7, #8
 800c394:	46bd      	mov	sp, r7
 800c396:	bd80      	pop	{r7, pc}
 800c398:	40012c00 	.word	0x40012c00
 800c39c:	40000400 	.word	0x40000400
 800c3a0:	40000800 	.word	0x40000800
 800c3a4:	40000c00 	.word	0x40000c00
 800c3a8:	40001000 	.word	0x40001000
 800c3ac:	40001400 	.word	0x40001400
 800c3b0:	40013400 	.word	0x40013400
 800c3b4:	40014000 	.word	0x40014000
 800c3b8:	40014400 	.word	0x40014400
 800c3bc:	40014800 	.word	0x40014800
 800c3c0:	08011594 	.word	0x08011594

0800c3c4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c3c4:	b480      	push	{r7}
 800c3c6:	b083      	sub	sp, #12
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c3cc:	bf00      	nop
 800c3ce:	370c      	adds	r7, #12
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d6:	4770      	bx	lr

0800c3d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b084      	sub	sp, #16
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
 800c3e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	4a85      	ldr	r2, [pc, #532]	@ (800c5fc <HAL_TIM_PWM_Start+0x224>)
 800c3e8:	4293      	cmp	r3, r2
 800c3ea:	d115      	bne.n	800c418 <HAL_TIM_PWM_Start+0x40>
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	f000 808d 	beq.w	800c50e <HAL_TIM_PWM_Start+0x136>
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	2b04      	cmp	r3, #4
 800c3f8:	f000 8089 	beq.w	800c50e <HAL_TIM_PWM_Start+0x136>
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	2b08      	cmp	r3, #8
 800c400:	f000 8085 	beq.w	800c50e <HAL_TIM_PWM_Start+0x136>
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	2b0c      	cmp	r3, #12
 800c408:	f000 8081 	beq.w	800c50e <HAL_TIM_PWM_Start+0x136>
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	2b10      	cmp	r3, #16
 800c410:	d07d      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	2b14      	cmp	r3, #20
 800c416:	d07a      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c420:	d10b      	bne.n	800c43a <HAL_TIM_PWM_Start+0x62>
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d072      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	2b04      	cmp	r3, #4
 800c42c:	d06f      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	2b08      	cmp	r3, #8
 800c432:	d06c      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c434:	683b      	ldr	r3, [r7, #0]
 800c436:	2b0c      	cmp	r3, #12
 800c438:	d069      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	4a70      	ldr	r2, [pc, #448]	@ (800c600 <HAL_TIM_PWM_Start+0x228>)
 800c440:	4293      	cmp	r3, r2
 800c442:	d10b      	bne.n	800c45c <HAL_TIM_PWM_Start+0x84>
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d061      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	2b04      	cmp	r3, #4
 800c44e:	d05e      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	2b08      	cmp	r3, #8
 800c454:	d05b      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	2b0c      	cmp	r3, #12
 800c45a:	d058      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	4a68      	ldr	r2, [pc, #416]	@ (800c604 <HAL_TIM_PWM_Start+0x22c>)
 800c462:	4293      	cmp	r3, r2
 800c464:	d10b      	bne.n	800c47e <HAL_TIM_PWM_Start+0xa6>
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d050      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c46c:	683b      	ldr	r3, [r7, #0]
 800c46e:	2b04      	cmp	r3, #4
 800c470:	d04d      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	2b08      	cmp	r3, #8
 800c476:	d04a      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	2b0c      	cmp	r3, #12
 800c47c:	d047      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	4a61      	ldr	r2, [pc, #388]	@ (800c608 <HAL_TIM_PWM_Start+0x230>)
 800c484:	4293      	cmp	r3, r2
 800c486:	d10b      	bne.n	800c4a0 <HAL_TIM_PWM_Start+0xc8>
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d03f      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	2b04      	cmp	r3, #4
 800c492:	d03c      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c494:	683b      	ldr	r3, [r7, #0]
 800c496:	2b08      	cmp	r3, #8
 800c498:	d039      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c49a:	683b      	ldr	r3, [r7, #0]
 800c49c:	2b0c      	cmp	r3, #12
 800c49e:	d036      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	4a59      	ldr	r2, [pc, #356]	@ (800c60c <HAL_TIM_PWM_Start+0x234>)
 800c4a6:	4293      	cmp	r3, r2
 800c4a8:	d111      	bne.n	800c4ce <HAL_TIM_PWM_Start+0xf6>
 800c4aa:	683b      	ldr	r3, [r7, #0]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d02e      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c4b0:	683b      	ldr	r3, [r7, #0]
 800c4b2:	2b04      	cmp	r3, #4
 800c4b4:	d02b      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	2b08      	cmp	r3, #8
 800c4ba:	d028      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	2b0c      	cmp	r3, #12
 800c4c0:	d025      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c4c2:	683b      	ldr	r3, [r7, #0]
 800c4c4:	2b10      	cmp	r3, #16
 800c4c6:	d022      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c4c8:	683b      	ldr	r3, [r7, #0]
 800c4ca:	2b14      	cmp	r3, #20
 800c4cc:	d01f      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	4a4f      	ldr	r2, [pc, #316]	@ (800c610 <HAL_TIM_PWM_Start+0x238>)
 800c4d4:	4293      	cmp	r3, r2
 800c4d6:	d105      	bne.n	800c4e4 <HAL_TIM_PWM_Start+0x10c>
 800c4d8:	683b      	ldr	r3, [r7, #0]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d017      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	2b04      	cmp	r3, #4
 800c4e2:	d014      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	4a4a      	ldr	r2, [pc, #296]	@ (800c614 <HAL_TIM_PWM_Start+0x23c>)
 800c4ea:	4293      	cmp	r3, r2
 800c4ec:	d102      	bne.n	800c4f4 <HAL_TIM_PWM_Start+0x11c>
 800c4ee:	683b      	ldr	r3, [r7, #0]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d00c      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	4a47      	ldr	r2, [pc, #284]	@ (800c618 <HAL_TIM_PWM_Start+0x240>)
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d102      	bne.n	800c504 <HAL_TIM_PWM_Start+0x12c>
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d004      	beq.n	800c50e <HAL_TIM_PWM_Start+0x136>
 800c504:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 800c508:	4844      	ldr	r0, [pc, #272]	@ (800c61c <HAL_TIM_PWM_Start+0x244>)
 800c50a:	f7fa fa39 	bl	8006980 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d109      	bne.n	800c528 <HAL_TIM_PWM_Start+0x150>
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800c51a:	b2db      	uxtb	r3, r3
 800c51c:	2b01      	cmp	r3, #1
 800c51e:	bf14      	ite	ne
 800c520:	2301      	movne	r3, #1
 800c522:	2300      	moveq	r3, #0
 800c524:	b2db      	uxtb	r3, r3
 800c526:	e03c      	b.n	800c5a2 <HAL_TIM_PWM_Start+0x1ca>
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	2b04      	cmp	r3, #4
 800c52c:	d109      	bne.n	800c542 <HAL_TIM_PWM_Start+0x16a>
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800c534:	b2db      	uxtb	r3, r3
 800c536:	2b01      	cmp	r3, #1
 800c538:	bf14      	ite	ne
 800c53a:	2301      	movne	r3, #1
 800c53c:	2300      	moveq	r3, #0
 800c53e:	b2db      	uxtb	r3, r3
 800c540:	e02f      	b.n	800c5a2 <HAL_TIM_PWM_Start+0x1ca>
 800c542:	683b      	ldr	r3, [r7, #0]
 800c544:	2b08      	cmp	r3, #8
 800c546:	d109      	bne.n	800c55c <HAL_TIM_PWM_Start+0x184>
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c54e:	b2db      	uxtb	r3, r3
 800c550:	2b01      	cmp	r3, #1
 800c552:	bf14      	ite	ne
 800c554:	2301      	movne	r3, #1
 800c556:	2300      	moveq	r3, #0
 800c558:	b2db      	uxtb	r3, r3
 800c55a:	e022      	b.n	800c5a2 <HAL_TIM_PWM_Start+0x1ca>
 800c55c:	683b      	ldr	r3, [r7, #0]
 800c55e:	2b0c      	cmp	r3, #12
 800c560:	d109      	bne.n	800c576 <HAL_TIM_PWM_Start+0x19e>
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c568:	b2db      	uxtb	r3, r3
 800c56a:	2b01      	cmp	r3, #1
 800c56c:	bf14      	ite	ne
 800c56e:	2301      	movne	r3, #1
 800c570:	2300      	moveq	r3, #0
 800c572:	b2db      	uxtb	r3, r3
 800c574:	e015      	b.n	800c5a2 <HAL_TIM_PWM_Start+0x1ca>
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	2b10      	cmp	r3, #16
 800c57a:	d109      	bne.n	800c590 <HAL_TIM_PWM_Start+0x1b8>
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c582:	b2db      	uxtb	r3, r3
 800c584:	2b01      	cmp	r3, #1
 800c586:	bf14      	ite	ne
 800c588:	2301      	movne	r3, #1
 800c58a:	2300      	moveq	r3, #0
 800c58c:	b2db      	uxtb	r3, r3
 800c58e:	e008      	b.n	800c5a2 <HAL_TIM_PWM_Start+0x1ca>
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c596:	b2db      	uxtb	r3, r3
 800c598:	2b01      	cmp	r3, #1
 800c59a:	bf14      	ite	ne
 800c59c:	2301      	movne	r3, #1
 800c59e:	2300      	moveq	r3, #0
 800c5a0:	b2db      	uxtb	r3, r3
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d001      	beq.n	800c5aa <HAL_TIM_PWM_Start+0x1d2>
  {
    return HAL_ERROR;
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	e0af      	b.n	800c70a <HAL_TIM_PWM_Start+0x332>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d104      	bne.n	800c5ba <HAL_TIM_PWM_Start+0x1e2>
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	2202      	movs	r2, #2
 800c5b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c5b8:	e036      	b.n	800c628 <HAL_TIM_PWM_Start+0x250>
 800c5ba:	683b      	ldr	r3, [r7, #0]
 800c5bc:	2b04      	cmp	r3, #4
 800c5be:	d104      	bne.n	800c5ca <HAL_TIM_PWM_Start+0x1f2>
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2202      	movs	r2, #2
 800c5c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c5c8:	e02e      	b.n	800c628 <HAL_TIM_PWM_Start+0x250>
 800c5ca:	683b      	ldr	r3, [r7, #0]
 800c5cc:	2b08      	cmp	r3, #8
 800c5ce:	d104      	bne.n	800c5da <HAL_TIM_PWM_Start+0x202>
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2202      	movs	r2, #2
 800c5d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c5d8:	e026      	b.n	800c628 <HAL_TIM_PWM_Start+0x250>
 800c5da:	683b      	ldr	r3, [r7, #0]
 800c5dc:	2b0c      	cmp	r3, #12
 800c5de:	d104      	bne.n	800c5ea <HAL_TIM_PWM_Start+0x212>
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2202      	movs	r2, #2
 800c5e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c5e8:	e01e      	b.n	800c628 <HAL_TIM_PWM_Start+0x250>
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	2b10      	cmp	r3, #16
 800c5ee:	d117      	bne.n	800c620 <HAL_TIM_PWM_Start+0x248>
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	2202      	movs	r2, #2
 800c5f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c5f8:	e016      	b.n	800c628 <HAL_TIM_PWM_Start+0x250>
 800c5fa:	bf00      	nop
 800c5fc:	40012c00 	.word	0x40012c00
 800c600:	40000400 	.word	0x40000400
 800c604:	40000800 	.word	0x40000800
 800c608:	40000c00 	.word	0x40000c00
 800c60c:	40013400 	.word	0x40013400
 800c610:	40014000 	.word	0x40014000
 800c614:	40014400 	.word	0x40014400
 800c618:	40014800 	.word	0x40014800
 800c61c:	08011594 	.word	0x08011594
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2202      	movs	r2, #2
 800c624:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	2201      	movs	r2, #1
 800c62e:	6839      	ldr	r1, [r7, #0]
 800c630:	4618      	mov	r0, r3
 800c632:	f002 f821 	bl	800e678 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	4a36      	ldr	r2, [pc, #216]	@ (800c714 <HAL_TIM_PWM_Start+0x33c>)
 800c63c:	4293      	cmp	r3, r2
 800c63e:	d013      	beq.n	800c668 <HAL_TIM_PWM_Start+0x290>
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	4a34      	ldr	r2, [pc, #208]	@ (800c718 <HAL_TIM_PWM_Start+0x340>)
 800c646:	4293      	cmp	r3, r2
 800c648:	d00e      	beq.n	800c668 <HAL_TIM_PWM_Start+0x290>
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	4a33      	ldr	r2, [pc, #204]	@ (800c71c <HAL_TIM_PWM_Start+0x344>)
 800c650:	4293      	cmp	r3, r2
 800c652:	d009      	beq.n	800c668 <HAL_TIM_PWM_Start+0x290>
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	4a31      	ldr	r2, [pc, #196]	@ (800c720 <HAL_TIM_PWM_Start+0x348>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d004      	beq.n	800c668 <HAL_TIM_PWM_Start+0x290>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	4a30      	ldr	r2, [pc, #192]	@ (800c724 <HAL_TIM_PWM_Start+0x34c>)
 800c664:	4293      	cmp	r3, r2
 800c666:	d101      	bne.n	800c66c <HAL_TIM_PWM_Start+0x294>
 800c668:	2301      	movs	r3, #1
 800c66a:	e000      	b.n	800c66e <HAL_TIM_PWM_Start+0x296>
 800c66c:	2300      	movs	r3, #0
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d007      	beq.n	800c682 <HAL_TIM_PWM_Start+0x2aa>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c680:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	4a23      	ldr	r2, [pc, #140]	@ (800c714 <HAL_TIM_PWM_Start+0x33c>)
 800c688:	4293      	cmp	r3, r2
 800c68a:	d01d      	beq.n	800c6c8 <HAL_TIM_PWM_Start+0x2f0>
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c694:	d018      	beq.n	800c6c8 <HAL_TIM_PWM_Start+0x2f0>
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	4a23      	ldr	r2, [pc, #140]	@ (800c728 <HAL_TIM_PWM_Start+0x350>)
 800c69c:	4293      	cmp	r3, r2
 800c69e:	d013      	beq.n	800c6c8 <HAL_TIM_PWM_Start+0x2f0>
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	4a21      	ldr	r2, [pc, #132]	@ (800c72c <HAL_TIM_PWM_Start+0x354>)
 800c6a6:	4293      	cmp	r3, r2
 800c6a8:	d00e      	beq.n	800c6c8 <HAL_TIM_PWM_Start+0x2f0>
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	4a20      	ldr	r2, [pc, #128]	@ (800c730 <HAL_TIM_PWM_Start+0x358>)
 800c6b0:	4293      	cmp	r3, r2
 800c6b2:	d009      	beq.n	800c6c8 <HAL_TIM_PWM_Start+0x2f0>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	4a17      	ldr	r2, [pc, #92]	@ (800c718 <HAL_TIM_PWM_Start+0x340>)
 800c6ba:	4293      	cmp	r3, r2
 800c6bc:	d004      	beq.n	800c6c8 <HAL_TIM_PWM_Start+0x2f0>
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	4a16      	ldr	r2, [pc, #88]	@ (800c71c <HAL_TIM_PWM_Start+0x344>)
 800c6c4:	4293      	cmp	r3, r2
 800c6c6:	d115      	bne.n	800c6f4 <HAL_TIM_PWM_Start+0x31c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	689a      	ldr	r2, [r3, #8]
 800c6ce:	4b19      	ldr	r3, [pc, #100]	@ (800c734 <HAL_TIM_PWM_Start+0x35c>)
 800c6d0:	4013      	ands	r3, r2
 800c6d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	2b06      	cmp	r3, #6
 800c6d8:	d015      	beq.n	800c706 <HAL_TIM_PWM_Start+0x32e>
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6e0:	d011      	beq.n	800c706 <HAL_TIM_PWM_Start+0x32e>
    {
      __HAL_TIM_ENABLE(htim);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	681a      	ldr	r2, [r3, #0]
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f042 0201 	orr.w	r2, r2, #1
 800c6f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c6f2:	e008      	b.n	800c706 <HAL_TIM_PWM_Start+0x32e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	681a      	ldr	r2, [r3, #0]
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	f042 0201 	orr.w	r2, r2, #1
 800c702:	601a      	str	r2, [r3, #0]
 800c704:	e000      	b.n	800c708 <HAL_TIM_PWM_Start+0x330>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c706:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c708:	2300      	movs	r3, #0
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	3710      	adds	r7, #16
 800c70e:	46bd      	mov	sp, r7
 800c710:	bd80      	pop	{r7, pc}
 800c712:	bf00      	nop
 800c714:	40012c00 	.word	0x40012c00
 800c718:	40013400 	.word	0x40013400
 800c71c:	40014000 	.word	0x40014000
 800c720:	40014400 	.word	0x40014400
 800c724:	40014800 	.word	0x40014800
 800c728:	40000400 	.word	0x40000400
 800c72c:	40000800 	.word	0x40000800
 800c730:	40000c00 	.word	0x40000c00
 800c734:	00010007 	.word	0x00010007

0800c738 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b082      	sub	sp, #8
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
 800c740:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	4a8d      	ldr	r2, [pc, #564]	@ (800c97c <HAL_TIM_PWM_Stop+0x244>)
 800c748:	4293      	cmp	r3, r2
 800c74a:	d115      	bne.n	800c778 <HAL_TIM_PWM_Stop+0x40>
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	f000 808d 	beq.w	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	2b04      	cmp	r3, #4
 800c758:	f000 8089 	beq.w	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	2b08      	cmp	r3, #8
 800c760:	f000 8085 	beq.w	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c764:	683b      	ldr	r3, [r7, #0]
 800c766:	2b0c      	cmp	r3, #12
 800c768:	f000 8081 	beq.w	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c76c:	683b      	ldr	r3, [r7, #0]
 800c76e:	2b10      	cmp	r3, #16
 800c770:	d07d      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c772:	683b      	ldr	r3, [r7, #0]
 800c774:	2b14      	cmp	r3, #20
 800c776:	d07a      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c780:	d10b      	bne.n	800c79a <HAL_TIM_PWM_Stop+0x62>
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d072      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	2b04      	cmp	r3, #4
 800c78c:	d06f      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	2b08      	cmp	r3, #8
 800c792:	d06c      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	2b0c      	cmp	r3, #12
 800c798:	d069      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	4a78      	ldr	r2, [pc, #480]	@ (800c980 <HAL_TIM_PWM_Stop+0x248>)
 800c7a0:	4293      	cmp	r3, r2
 800c7a2:	d10b      	bne.n	800c7bc <HAL_TIM_PWM_Stop+0x84>
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d061      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c7aa:	683b      	ldr	r3, [r7, #0]
 800c7ac:	2b04      	cmp	r3, #4
 800c7ae:	d05e      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	2b08      	cmp	r3, #8
 800c7b4:	d05b      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c7b6:	683b      	ldr	r3, [r7, #0]
 800c7b8:	2b0c      	cmp	r3, #12
 800c7ba:	d058      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	4a70      	ldr	r2, [pc, #448]	@ (800c984 <HAL_TIM_PWM_Stop+0x24c>)
 800c7c2:	4293      	cmp	r3, r2
 800c7c4:	d10b      	bne.n	800c7de <HAL_TIM_PWM_Stop+0xa6>
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d050      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	2b04      	cmp	r3, #4
 800c7d0:	d04d      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	2b08      	cmp	r3, #8
 800c7d6:	d04a      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	2b0c      	cmp	r3, #12
 800c7dc:	d047      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	4a69      	ldr	r2, [pc, #420]	@ (800c988 <HAL_TIM_PWM_Stop+0x250>)
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	d10b      	bne.n	800c800 <HAL_TIM_PWM_Stop+0xc8>
 800c7e8:	683b      	ldr	r3, [r7, #0]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d03f      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	2b04      	cmp	r3, #4
 800c7f2:	d03c      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	2b08      	cmp	r3, #8
 800c7f8:	d039      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	2b0c      	cmp	r3, #12
 800c7fe:	d036      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	4a61      	ldr	r2, [pc, #388]	@ (800c98c <HAL_TIM_PWM_Stop+0x254>)
 800c806:	4293      	cmp	r3, r2
 800c808:	d111      	bne.n	800c82e <HAL_TIM_PWM_Stop+0xf6>
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d02e      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	2b04      	cmp	r3, #4
 800c814:	d02b      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	2b08      	cmp	r3, #8
 800c81a:	d028      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	2b0c      	cmp	r3, #12
 800c820:	d025      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	2b10      	cmp	r3, #16
 800c826:	d022      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c828:	683b      	ldr	r3, [r7, #0]
 800c82a:	2b14      	cmp	r3, #20
 800c82c:	d01f      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	4a57      	ldr	r2, [pc, #348]	@ (800c990 <HAL_TIM_PWM_Stop+0x258>)
 800c834:	4293      	cmp	r3, r2
 800c836:	d105      	bne.n	800c844 <HAL_TIM_PWM_Stop+0x10c>
 800c838:	683b      	ldr	r3, [r7, #0]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d017      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	2b04      	cmp	r3, #4
 800c842:	d014      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	4a52      	ldr	r2, [pc, #328]	@ (800c994 <HAL_TIM_PWM_Stop+0x25c>)
 800c84a:	4293      	cmp	r3, r2
 800c84c:	d102      	bne.n	800c854 <HAL_TIM_PWM_Stop+0x11c>
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	2b00      	cmp	r3, #0
 800c852:	d00c      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	4a4f      	ldr	r2, [pc, #316]	@ (800c998 <HAL_TIM_PWM_Stop+0x260>)
 800c85a:	4293      	cmp	r3, r2
 800c85c:	d102      	bne.n	800c864 <HAL_TIM_PWM_Stop+0x12c>
 800c85e:	683b      	ldr	r3, [r7, #0]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d004      	beq.n	800c86e <HAL_TIM_PWM_Stop+0x136>
 800c864:	f240 51f2 	movw	r1, #1522	@ 0x5f2
 800c868:	484c      	ldr	r0, [pc, #304]	@ (800c99c <HAL_TIM_PWM_Stop+0x264>)
 800c86a:	f7fa f889 	bl	8006980 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	2200      	movs	r2, #0
 800c874:	6839      	ldr	r1, [r7, #0]
 800c876:	4618      	mov	r0, r3
 800c878:	f001 fefe 	bl	800e678 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	4a3e      	ldr	r2, [pc, #248]	@ (800c97c <HAL_TIM_PWM_Stop+0x244>)
 800c882:	4293      	cmp	r3, r2
 800c884:	d013      	beq.n	800c8ae <HAL_TIM_PWM_Stop+0x176>
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	4a40      	ldr	r2, [pc, #256]	@ (800c98c <HAL_TIM_PWM_Stop+0x254>)
 800c88c:	4293      	cmp	r3, r2
 800c88e:	d00e      	beq.n	800c8ae <HAL_TIM_PWM_Stop+0x176>
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	4a3e      	ldr	r2, [pc, #248]	@ (800c990 <HAL_TIM_PWM_Stop+0x258>)
 800c896:	4293      	cmp	r3, r2
 800c898:	d009      	beq.n	800c8ae <HAL_TIM_PWM_Stop+0x176>
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	4a3d      	ldr	r2, [pc, #244]	@ (800c994 <HAL_TIM_PWM_Stop+0x25c>)
 800c8a0:	4293      	cmp	r3, r2
 800c8a2:	d004      	beq.n	800c8ae <HAL_TIM_PWM_Stop+0x176>
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	4a3b      	ldr	r2, [pc, #236]	@ (800c998 <HAL_TIM_PWM_Stop+0x260>)
 800c8aa:	4293      	cmp	r3, r2
 800c8ac:	d101      	bne.n	800c8b2 <HAL_TIM_PWM_Stop+0x17a>
 800c8ae:	2301      	movs	r3, #1
 800c8b0:	e000      	b.n	800c8b4 <HAL_TIM_PWM_Stop+0x17c>
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d017      	beq.n	800c8e8 <HAL_TIM_PWM_Stop+0x1b0>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	6a1a      	ldr	r2, [r3, #32]
 800c8be:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c8c2:	4013      	ands	r3, r2
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d10f      	bne.n	800c8e8 <HAL_TIM_PWM_Stop+0x1b0>
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	6a1a      	ldr	r2, [r3, #32]
 800c8ce:	f240 4344 	movw	r3, #1092	@ 0x444
 800c8d2:	4013      	ands	r3, r2
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d107      	bne.n	800c8e8 <HAL_TIM_PWM_Stop+0x1b0>
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c8e6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	6a1a      	ldr	r2, [r3, #32]
 800c8ee:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c8f2:	4013      	ands	r3, r2
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d10f      	bne.n	800c918 <HAL_TIM_PWM_Stop+0x1e0>
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	6a1a      	ldr	r2, [r3, #32]
 800c8fe:	f240 4344 	movw	r3, #1092	@ 0x444
 800c902:	4013      	ands	r3, r2
 800c904:	2b00      	cmp	r3, #0
 800c906:	d107      	bne.n	800c918 <HAL_TIM_PWM_Stop+0x1e0>
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	681a      	ldr	r2, [r3, #0]
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	f022 0201 	bic.w	r2, r2, #1
 800c916:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c918:	683b      	ldr	r3, [r7, #0]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d104      	bne.n	800c928 <HAL_TIM_PWM_Stop+0x1f0>
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	2201      	movs	r2, #1
 800c922:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c926:	e023      	b.n	800c970 <HAL_TIM_PWM_Stop+0x238>
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	2b04      	cmp	r3, #4
 800c92c:	d104      	bne.n	800c938 <HAL_TIM_PWM_Stop+0x200>
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	2201      	movs	r2, #1
 800c932:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c936:	e01b      	b.n	800c970 <HAL_TIM_PWM_Stop+0x238>
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	2b08      	cmp	r3, #8
 800c93c:	d104      	bne.n	800c948 <HAL_TIM_PWM_Stop+0x210>
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2201      	movs	r2, #1
 800c942:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c946:	e013      	b.n	800c970 <HAL_TIM_PWM_Stop+0x238>
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	2b0c      	cmp	r3, #12
 800c94c:	d104      	bne.n	800c958 <HAL_TIM_PWM_Stop+0x220>
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2201      	movs	r2, #1
 800c952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c956:	e00b      	b.n	800c970 <HAL_TIM_PWM_Stop+0x238>
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	2b10      	cmp	r3, #16
 800c95c:	d104      	bne.n	800c968 <HAL_TIM_PWM_Stop+0x230>
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	2201      	movs	r2, #1
 800c962:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c966:	e003      	b.n	800c970 <HAL_TIM_PWM_Stop+0x238>
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	2201      	movs	r2, #1
 800c96c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800c970:	2300      	movs	r3, #0
}
 800c972:	4618      	mov	r0, r3
 800c974:	3708      	adds	r7, #8
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}
 800c97a:	bf00      	nop
 800c97c:	40012c00 	.word	0x40012c00
 800c980:	40000400 	.word	0x40000400
 800c984:	40000800 	.word	0x40000800
 800c988:	40000c00 	.word	0x40000c00
 800c98c:	40013400 	.word	0x40013400
 800c990:	40014000 	.word	0x40014000
 800c994:	40014400 	.word	0x40014400
 800c998:	40014800 	.word	0x40014800
 800c99c:	08011594 	.word	0x08011594

0800c9a0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b086      	sub	sp, #24
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6078      	str	r0, [r7, #4]
 800c9a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d101      	bne.n	800c9b4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	e1b0      	b.n	800cd16 <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	4a7f      	ldr	r2, [pc, #508]	@ (800cbb8 <HAL_TIM_Encoder_Init+0x218>)
 800c9ba:	4293      	cmp	r3, r2
 800c9bc:	d01d      	beq.n	800c9fa <HAL_TIM_Encoder_Init+0x5a>
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9c6:	d018      	beq.n	800c9fa <HAL_TIM_Encoder_Init+0x5a>
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	4a7b      	ldr	r2, [pc, #492]	@ (800cbbc <HAL_TIM_Encoder_Init+0x21c>)
 800c9ce:	4293      	cmp	r3, r2
 800c9d0:	d013      	beq.n	800c9fa <HAL_TIM_Encoder_Init+0x5a>
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	4a7a      	ldr	r2, [pc, #488]	@ (800cbc0 <HAL_TIM_Encoder_Init+0x220>)
 800c9d8:	4293      	cmp	r3, r2
 800c9da:	d00e      	beq.n	800c9fa <HAL_TIM_Encoder_Init+0x5a>
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	4a78      	ldr	r2, [pc, #480]	@ (800cbc4 <HAL_TIM_Encoder_Init+0x224>)
 800c9e2:	4293      	cmp	r3, r2
 800c9e4:	d009      	beq.n	800c9fa <HAL_TIM_Encoder_Init+0x5a>
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	4a77      	ldr	r2, [pc, #476]	@ (800cbc8 <HAL_TIM_Encoder_Init+0x228>)
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	d004      	beq.n	800c9fa <HAL_TIM_Encoder_Init+0x5a>
 800c9f0:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 800c9f4:	4875      	ldr	r0, [pc, #468]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800c9f6:	f7f9 ffc3 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	689b      	ldr	r3, [r3, #8]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d014      	beq.n	800ca2c <HAL_TIM_Encoder_Init+0x8c>
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	689b      	ldr	r3, [r3, #8]
 800ca06:	2b10      	cmp	r3, #16
 800ca08:	d010      	beq.n	800ca2c <HAL_TIM_Encoder_Init+0x8c>
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	689b      	ldr	r3, [r3, #8]
 800ca0e:	2b20      	cmp	r3, #32
 800ca10:	d00c      	beq.n	800ca2c <HAL_TIM_Encoder_Init+0x8c>
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	689b      	ldr	r3, [r3, #8]
 800ca16:	2b40      	cmp	r3, #64	@ 0x40
 800ca18:	d008      	beq.n	800ca2c <HAL_TIM_Encoder_Init+0x8c>
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	689b      	ldr	r3, [r3, #8]
 800ca1e:	2b60      	cmp	r3, #96	@ 0x60
 800ca20:	d004      	beq.n	800ca2c <HAL_TIM_Encoder_Init+0x8c>
 800ca22:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 800ca26:	4869      	ldr	r0, [pc, #420]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800ca28:	f7f9 ffaa 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	691b      	ldr	r3, [r3, #16]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d00e      	beq.n	800ca52 <HAL_TIM_Encoder_Init+0xb2>
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	691b      	ldr	r3, [r3, #16]
 800ca38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca3c:	d009      	beq.n	800ca52 <HAL_TIM_Encoder_Init+0xb2>
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	691b      	ldr	r3, [r3, #16]
 800ca42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca46:	d004      	beq.n	800ca52 <HAL_TIM_Encoder_Init+0xb2>
 800ca48:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 800ca4c:	485f      	ldr	r0, [pc, #380]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800ca4e:	f7f9 ff97 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	699b      	ldr	r3, [r3, #24]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d008      	beq.n	800ca6c <HAL_TIM_Encoder_Init+0xcc>
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	699b      	ldr	r3, [r3, #24]
 800ca5e:	2b80      	cmp	r3, #128	@ 0x80
 800ca60:	d004      	beq.n	800ca6c <HAL_TIM_Encoder_Init+0xcc>
 800ca62:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800ca66:	4859      	ldr	r0, [pc, #356]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800ca68:	f7f9 ff8a 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 800ca6c:	683b      	ldr	r3, [r7, #0]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	2b01      	cmp	r3, #1
 800ca72:	d00c      	beq.n	800ca8e <HAL_TIM_Encoder_Init+0xee>
 800ca74:	683b      	ldr	r3, [r7, #0]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	2b02      	cmp	r3, #2
 800ca7a:	d008      	beq.n	800ca8e <HAL_TIM_Encoder_Init+0xee>
 800ca7c:	683b      	ldr	r3, [r7, #0]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	2b03      	cmp	r3, #3
 800ca82:	d004      	beq.n	800ca8e <HAL_TIM_Encoder_Init+0xee>
 800ca84:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 800ca88:	4850      	ldr	r0, [pc, #320]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800ca8a:	f7f9 ff79 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 800ca8e:	683b      	ldr	r3, [r7, #0]
 800ca90:	689b      	ldr	r3, [r3, #8]
 800ca92:	2b01      	cmp	r3, #1
 800ca94:	d00c      	beq.n	800cab0 <HAL_TIM_Encoder_Init+0x110>
 800ca96:	683b      	ldr	r3, [r7, #0]
 800ca98:	689b      	ldr	r3, [r3, #8]
 800ca9a:	2b02      	cmp	r3, #2
 800ca9c:	d008      	beq.n	800cab0 <HAL_TIM_Encoder_Init+0x110>
 800ca9e:	683b      	ldr	r3, [r7, #0]
 800caa0:	689b      	ldr	r3, [r3, #8]
 800caa2:	2b03      	cmp	r3, #3
 800caa4:	d004      	beq.n	800cab0 <HAL_TIM_Encoder_Init+0x110>
 800caa6:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 800caaa:	4848      	ldr	r0, [pc, #288]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800caac:	f7f9 ff68 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 800cab0:	683b      	ldr	r3, [r7, #0]
 800cab2:	699b      	ldr	r3, [r3, #24]
 800cab4:	2b01      	cmp	r3, #1
 800cab6:	d00c      	beq.n	800cad2 <HAL_TIM_Encoder_Init+0x132>
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	699b      	ldr	r3, [r3, #24]
 800cabc:	2b02      	cmp	r3, #2
 800cabe:	d008      	beq.n	800cad2 <HAL_TIM_Encoder_Init+0x132>
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	699b      	ldr	r3, [r3, #24]
 800cac4:	2b03      	cmp	r3, #3
 800cac6:	d004      	beq.n	800cad2 <HAL_TIM_Encoder_Init+0x132>
 800cac8:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 800cacc:	483f      	ldr	r0, [pc, #252]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800cace:	f7f9 ff57 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	685b      	ldr	r3, [r3, #4]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d008      	beq.n	800caec <HAL_TIM_Encoder_Init+0x14c>
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	685b      	ldr	r3, [r3, #4]
 800cade:	2b02      	cmp	r3, #2
 800cae0:	d004      	beq.n	800caec <HAL_TIM_Encoder_Init+0x14c>
 800cae2:	f640 31ea 	movw	r1, #3050	@ 0xbea
 800cae6:	4839      	ldr	r0, [pc, #228]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800cae8:	f7f9 ff4a 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	695b      	ldr	r3, [r3, #20]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d008      	beq.n	800cb06 <HAL_TIM_Encoder_Init+0x166>
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	695b      	ldr	r3, [r3, #20]
 800caf8:	2b02      	cmp	r3, #2
 800cafa:	d004      	beq.n	800cb06 <HAL_TIM_Encoder_Init+0x166>
 800cafc:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 800cb00:	4832      	ldr	r0, [pc, #200]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800cb02:	f7f9 ff3d 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	68db      	ldr	r3, [r3, #12]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d010      	beq.n	800cb30 <HAL_TIM_Encoder_Init+0x190>
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	68db      	ldr	r3, [r3, #12]
 800cb12:	2b04      	cmp	r3, #4
 800cb14:	d00c      	beq.n	800cb30 <HAL_TIM_Encoder_Init+0x190>
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	68db      	ldr	r3, [r3, #12]
 800cb1a:	2b08      	cmp	r3, #8
 800cb1c:	d008      	beq.n	800cb30 <HAL_TIM_Encoder_Init+0x190>
 800cb1e:	683b      	ldr	r3, [r7, #0]
 800cb20:	68db      	ldr	r3, [r3, #12]
 800cb22:	2b0c      	cmp	r3, #12
 800cb24:	d004      	beq.n	800cb30 <HAL_TIM_Encoder_Init+0x190>
 800cb26:	f640 31ec 	movw	r1, #3052	@ 0xbec
 800cb2a:	4828      	ldr	r0, [pc, #160]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800cb2c:	f7f9 ff28 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	69db      	ldr	r3, [r3, #28]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d010      	beq.n	800cb5a <HAL_TIM_Encoder_Init+0x1ba>
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	69db      	ldr	r3, [r3, #28]
 800cb3c:	2b04      	cmp	r3, #4
 800cb3e:	d00c      	beq.n	800cb5a <HAL_TIM_Encoder_Init+0x1ba>
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	69db      	ldr	r3, [r3, #28]
 800cb44:	2b08      	cmp	r3, #8
 800cb46:	d008      	beq.n	800cb5a <HAL_TIM_Encoder_Init+0x1ba>
 800cb48:	683b      	ldr	r3, [r7, #0]
 800cb4a:	69db      	ldr	r3, [r3, #28]
 800cb4c:	2b0c      	cmp	r3, #12
 800cb4e:	d004      	beq.n	800cb5a <HAL_TIM_Encoder_Init+0x1ba>
 800cb50:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800cb54:	481d      	ldr	r0, [pc, #116]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800cb56:	f7f9 ff13 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	691b      	ldr	r3, [r3, #16]
 800cb5e:	2b0f      	cmp	r3, #15
 800cb60:	d904      	bls.n	800cb6c <HAL_TIM_Encoder_Init+0x1cc>
 800cb62:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800cb66:	4819      	ldr	r0, [pc, #100]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800cb68:	f7f9 ff0a 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 800cb6c:	683b      	ldr	r3, [r7, #0]
 800cb6e:	6a1b      	ldr	r3, [r3, #32]
 800cb70:	2b0f      	cmp	r3, #15
 800cb72:	d904      	bls.n	800cb7e <HAL_TIM_Encoder_Init+0x1de>
 800cb74:	f640 31ef 	movw	r1, #3055	@ 0xbef
 800cb78:	4814      	ldr	r0, [pc, #80]	@ (800cbcc <HAL_TIM_Encoder_Init+0x22c>)
 800cb7a:	f7f9 ff01 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb86:	d004      	beq.n	800cb92 <HAL_TIM_Encoder_Init+0x1f2>
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	4a0d      	ldr	r2, [pc, #52]	@ (800cbc4 <HAL_TIM_Encoder_Init+0x224>)
 800cb8e:	4293      	cmp	r3, r2
 800cb90:	d107      	bne.n	800cba2 <HAL_TIM_Encoder_Init+0x202>
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	68db      	ldr	r3, [r3, #12]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	bf14      	ite	ne
 800cb9a:	2301      	movne	r3, #1
 800cb9c:	2300      	moveq	r3, #0
 800cb9e:	b2db      	uxtb	r3, r3
 800cba0:	e01a      	b.n	800cbd8 <HAL_TIM_Encoder_Init+0x238>
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	68db      	ldr	r3, [r3, #12]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d012      	beq.n	800cbd0 <HAL_TIM_Encoder_Init+0x230>
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	68db      	ldr	r3, [r3, #12]
 800cbae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cbb2:	d20d      	bcs.n	800cbd0 <HAL_TIM_Encoder_Init+0x230>
 800cbb4:	2301      	movs	r3, #1
 800cbb6:	e00c      	b.n	800cbd2 <HAL_TIM_Encoder_Init+0x232>
 800cbb8:	40012c00 	.word	0x40012c00
 800cbbc:	40000400 	.word	0x40000400
 800cbc0:	40000800 	.word	0x40000800
 800cbc4:	40000c00 	.word	0x40000c00
 800cbc8:	40013400 	.word	0x40013400
 800cbcc:	08011594 	.word	0x08011594
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	f003 0301 	and.w	r3, r3, #1
 800cbd6:	b2db      	uxtb	r3, r3
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d104      	bne.n	800cbe6 <HAL_TIM_Encoder_Init+0x246>
 800cbdc:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 800cbe0:	484f      	ldr	r0, [pc, #316]	@ (800cd20 <HAL_TIM_Encoder_Init+0x380>)
 800cbe2:	f7f9 fecd 	bl	8006980 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cbec:	b2db      	uxtb	r3, r3
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d106      	bne.n	800cc00 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800cbfa:	6878      	ldr	r0, [r7, #4]
 800cbfc:	f7fa faaa 	bl	8007154 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2202      	movs	r2, #2
 800cc04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	689b      	ldr	r3, [r3, #8]
 800cc0e:	687a      	ldr	r2, [r7, #4]
 800cc10:	6812      	ldr	r2, [r2, #0]
 800cc12:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800cc16:	f023 0307 	bic.w	r3, r3, #7
 800cc1a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681a      	ldr	r2, [r3, #0]
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	3304      	adds	r3, #4
 800cc24:	4619      	mov	r1, r3
 800cc26:	4610      	mov	r0, r2
 800cc28:	f001 f886 	bl	800dd38 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	689b      	ldr	r3, [r3, #8]
 800cc32:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	699b      	ldr	r3, [r3, #24]
 800cc3a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	6a1b      	ldr	r3, [r3, #32]
 800cc42:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800cc44:	683b      	ldr	r3, [r7, #0]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	697a      	ldr	r2, [r7, #20]
 800cc4a:	4313      	orrs	r3, r2
 800cc4c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800cc4e:	693b      	ldr	r3, [r7, #16]
 800cc50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cc54:	f023 0303 	bic.w	r3, r3, #3
 800cc58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cc5a:	683b      	ldr	r3, [r7, #0]
 800cc5c:	689a      	ldr	r2, [r3, #8]
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	699b      	ldr	r3, [r3, #24]
 800cc62:	021b      	lsls	r3, r3, #8
 800cc64:	4313      	orrs	r3, r2
 800cc66:	693a      	ldr	r2, [r7, #16]
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800cc6c:	693b      	ldr	r3, [r7, #16]
 800cc6e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800cc72:	f023 030c 	bic.w	r3, r3, #12
 800cc76:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800cc78:	693b      	ldr	r3, [r7, #16]
 800cc7a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cc7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cc82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800cc84:	683b      	ldr	r3, [r7, #0]
 800cc86:	68da      	ldr	r2, [r3, #12]
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	69db      	ldr	r3, [r3, #28]
 800cc8c:	021b      	lsls	r3, r3, #8
 800cc8e:	4313      	orrs	r3, r2
 800cc90:	693a      	ldr	r2, [r7, #16]
 800cc92:	4313      	orrs	r3, r2
 800cc94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	691b      	ldr	r3, [r3, #16]
 800cc9a:	011a      	lsls	r2, r3, #4
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	6a1b      	ldr	r3, [r3, #32]
 800cca0:	031b      	lsls	r3, r3, #12
 800cca2:	4313      	orrs	r3, r2
 800cca4:	693a      	ldr	r2, [r7, #16]
 800cca6:	4313      	orrs	r3, r2
 800cca8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800ccb0:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800ccb8:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	685a      	ldr	r2, [r3, #4]
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	695b      	ldr	r3, [r3, #20]
 800ccc2:	011b      	lsls	r3, r3, #4
 800ccc4:	4313      	orrs	r3, r2
 800ccc6:	68fa      	ldr	r2, [r7, #12]
 800ccc8:	4313      	orrs	r3, r2
 800ccca:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	697a      	ldr	r2, [r7, #20]
 800ccd2:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	693a      	ldr	r2, [r7, #16]
 800ccda:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	68fa      	ldr	r2, [r7, #12]
 800cce2:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2201      	movs	r2, #1
 800cce8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2201      	movs	r2, #1
 800ccf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2201      	movs	r2, #1
 800ccf8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2201      	movs	r2, #1
 800cd00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	2201      	movs	r2, #1
 800cd08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	2201      	movs	r2, #1
 800cd10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cd14:	2300      	movs	r3, #0
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	3718      	adds	r7, #24
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd80      	pop	{r7, pc}
 800cd1e:	bf00      	nop
 800cd20:	08011594 	.word	0x08011594

0800cd24 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b084      	sub	sp, #16
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	6078      	str	r0, [r7, #4]
 800cd2c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800cd34:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800cd3c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cd44:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cd4c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	4a4d      	ldr	r2, [pc, #308]	@ (800ce88 <HAL_TIM_Encoder_Start+0x164>)
 800cd54:	4293      	cmp	r3, r2
 800cd56:	d01d      	beq.n	800cd94 <HAL_TIM_Encoder_Start+0x70>
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd60:	d018      	beq.n	800cd94 <HAL_TIM_Encoder_Start+0x70>
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	4a49      	ldr	r2, [pc, #292]	@ (800ce8c <HAL_TIM_Encoder_Start+0x168>)
 800cd68:	4293      	cmp	r3, r2
 800cd6a:	d013      	beq.n	800cd94 <HAL_TIM_Encoder_Start+0x70>
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	4a47      	ldr	r2, [pc, #284]	@ (800ce90 <HAL_TIM_Encoder_Start+0x16c>)
 800cd72:	4293      	cmp	r3, r2
 800cd74:	d00e      	beq.n	800cd94 <HAL_TIM_Encoder_Start+0x70>
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	4a46      	ldr	r2, [pc, #280]	@ (800ce94 <HAL_TIM_Encoder_Start+0x170>)
 800cd7c:	4293      	cmp	r3, r2
 800cd7e:	d009      	beq.n	800cd94 <HAL_TIM_Encoder_Start+0x70>
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	4a44      	ldr	r2, [pc, #272]	@ (800ce98 <HAL_TIM_Encoder_Start+0x174>)
 800cd86:	4293      	cmp	r3, r2
 800cd88:	d004      	beq.n	800cd94 <HAL_TIM_Encoder_Start+0x70>
 800cd8a:	f640 41a1 	movw	r1, #3233	@ 0xca1
 800cd8e:	4843      	ldr	r0, [pc, #268]	@ (800ce9c <HAL_TIM_Encoder_Start+0x178>)
 800cd90:	f7f9 fdf6 	bl	8006980 <assert_failed>

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d110      	bne.n	800cdbc <HAL_TIM_Encoder_Start+0x98>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800cd9a:	7bfb      	ldrb	r3, [r7, #15]
 800cd9c:	2b01      	cmp	r3, #1
 800cd9e:	d102      	bne.n	800cda6 <HAL_TIM_Encoder_Start+0x82>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800cda0:	7b7b      	ldrb	r3, [r7, #13]
 800cda2:	2b01      	cmp	r3, #1
 800cda4:	d001      	beq.n	800cdaa <HAL_TIM_Encoder_Start+0x86>
    {
      return HAL_ERROR;
 800cda6:	2301      	movs	r3, #1
 800cda8:	e069      	b.n	800ce7e <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	2202      	movs	r2, #2
 800cdae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	2202      	movs	r2, #2
 800cdb6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cdba:	e031      	b.n	800ce20 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	2b04      	cmp	r3, #4
 800cdc0:	d110      	bne.n	800cde4 <HAL_TIM_Encoder_Start+0xc0>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800cdc2:	7bbb      	ldrb	r3, [r7, #14]
 800cdc4:	2b01      	cmp	r3, #1
 800cdc6:	d102      	bne.n	800cdce <HAL_TIM_Encoder_Start+0xaa>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800cdc8:	7b3b      	ldrb	r3, [r7, #12]
 800cdca:	2b01      	cmp	r3, #1
 800cdcc:	d001      	beq.n	800cdd2 <HAL_TIM_Encoder_Start+0xae>
    {
      return HAL_ERROR;
 800cdce:	2301      	movs	r3, #1
 800cdd0:	e055      	b.n	800ce7e <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2202      	movs	r2, #2
 800cdd6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2202      	movs	r2, #2
 800cdde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cde2:	e01d      	b.n	800ce20 <HAL_TIM_Encoder_Start+0xfc>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800cde4:	7bfb      	ldrb	r3, [r7, #15]
 800cde6:	2b01      	cmp	r3, #1
 800cde8:	d108      	bne.n	800cdfc <HAL_TIM_Encoder_Start+0xd8>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800cdea:	7bbb      	ldrb	r3, [r7, #14]
 800cdec:	2b01      	cmp	r3, #1
 800cdee:	d105      	bne.n	800cdfc <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800cdf0:	7b7b      	ldrb	r3, [r7, #13]
 800cdf2:	2b01      	cmp	r3, #1
 800cdf4:	d102      	bne.n	800cdfc <HAL_TIM_Encoder_Start+0xd8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800cdf6:	7b3b      	ldrb	r3, [r7, #12]
 800cdf8:	2b01      	cmp	r3, #1
 800cdfa:	d001      	beq.n	800ce00 <HAL_TIM_Encoder_Start+0xdc>
    {
      return HAL_ERROR;
 800cdfc:	2301      	movs	r3, #1
 800cdfe:	e03e      	b.n	800ce7e <HAL_TIM_Encoder_Start+0x15a>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	2202      	movs	r2, #2
 800ce04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	2202      	movs	r2, #2
 800ce0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2202      	movs	r2, #2
 800ce14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2202      	movs	r2, #2
 800ce1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d003      	beq.n	800ce2e <HAL_TIM_Encoder_Start+0x10a>
 800ce26:	683b      	ldr	r3, [r7, #0]
 800ce28:	2b04      	cmp	r3, #4
 800ce2a:	d008      	beq.n	800ce3e <HAL_TIM_Encoder_Start+0x11a>
 800ce2c:	e00f      	b.n	800ce4e <HAL_TIM_Encoder_Start+0x12a>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	2201      	movs	r2, #1
 800ce34:	2100      	movs	r1, #0
 800ce36:	4618      	mov	r0, r3
 800ce38:	f001 fc1e 	bl	800e678 <TIM_CCxChannelCmd>
      break;
 800ce3c:	e016      	b.n	800ce6c <HAL_TIM_Encoder_Start+0x148>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	2201      	movs	r2, #1
 800ce44:	2104      	movs	r1, #4
 800ce46:	4618      	mov	r0, r3
 800ce48:	f001 fc16 	bl	800e678 <TIM_CCxChannelCmd>
      break;
 800ce4c:	e00e      	b.n	800ce6c <HAL_TIM_Encoder_Start+0x148>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	2201      	movs	r2, #1
 800ce54:	2100      	movs	r1, #0
 800ce56:	4618      	mov	r0, r3
 800ce58:	f001 fc0e 	bl	800e678 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	2201      	movs	r2, #1
 800ce62:	2104      	movs	r1, #4
 800ce64:	4618      	mov	r0, r3
 800ce66:	f001 fc07 	bl	800e678 <TIM_CCxChannelCmd>
      break;
 800ce6a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	681a      	ldr	r2, [r3, #0]
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	f042 0201 	orr.w	r2, r2, #1
 800ce7a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ce7c:	2300      	movs	r3, #0
}
 800ce7e:	4618      	mov	r0, r3
 800ce80:	3710      	adds	r7, #16
 800ce82:	46bd      	mov	sp, r7
 800ce84:	bd80      	pop	{r7, pc}
 800ce86:	bf00      	nop
 800ce88:	40012c00 	.word	0x40012c00
 800ce8c:	40000400 	.word	0x40000400
 800ce90:	40000800 	.word	0x40000800
 800ce94:	40000c00 	.word	0x40000c00
 800ce98:	40013400 	.word	0x40013400
 800ce9c:	08011594 	.word	0x08011594

0800cea0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b084      	sub	sp, #16
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	68db      	ldr	r3, [r3, #12]
 800ceae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	691b      	ldr	r3, [r3, #16]
 800ceb6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ceb8:	68bb      	ldr	r3, [r7, #8]
 800ceba:	f003 0302 	and.w	r3, r3, #2
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d020      	beq.n	800cf04 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	f003 0302 	and.w	r3, r3, #2
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d01b      	beq.n	800cf04 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	f06f 0202 	mvn.w	r2, #2
 800ced4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	2201      	movs	r2, #1
 800ceda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	699b      	ldr	r3, [r3, #24]
 800cee2:	f003 0303 	and.w	r3, r3, #3
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d003      	beq.n	800cef2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ceea:	6878      	ldr	r0, [r7, #4]
 800ceec:	f000 ff06 	bl	800dcfc <HAL_TIM_IC_CaptureCallback>
 800cef0:	e005      	b.n	800cefe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f000 fef8 	bl	800dce8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cef8:	6878      	ldr	r0, [r7, #4]
 800cefa:	f000 ff09 	bl	800dd10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	2200      	movs	r2, #0
 800cf02:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800cf04:	68bb      	ldr	r3, [r7, #8]
 800cf06:	f003 0304 	and.w	r3, r3, #4
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d020      	beq.n	800cf50 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	f003 0304 	and.w	r3, r3, #4
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d01b      	beq.n	800cf50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	f06f 0204 	mvn.w	r2, #4
 800cf20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	2202      	movs	r2, #2
 800cf26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	699b      	ldr	r3, [r3, #24]
 800cf2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d003      	beq.n	800cf3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cf36:	6878      	ldr	r0, [r7, #4]
 800cf38:	f000 fee0 	bl	800dcfc <HAL_TIM_IC_CaptureCallback>
 800cf3c:	e005      	b.n	800cf4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf3e:	6878      	ldr	r0, [r7, #4]
 800cf40:	f000 fed2 	bl	800dce8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf44:	6878      	ldr	r0, [r7, #4]
 800cf46:	f000 fee3 	bl	800dd10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	2200      	movs	r2, #0
 800cf4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	f003 0308 	and.w	r3, r3, #8
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d020      	beq.n	800cf9c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	f003 0308 	and.w	r3, r3, #8
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d01b      	beq.n	800cf9c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	f06f 0208 	mvn.w	r2, #8
 800cf6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2204      	movs	r2, #4
 800cf72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	69db      	ldr	r3, [r3, #28]
 800cf7a:	f003 0303 	and.w	r3, r3, #3
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d003      	beq.n	800cf8a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cf82:	6878      	ldr	r0, [r7, #4]
 800cf84:	f000 feba 	bl	800dcfc <HAL_TIM_IC_CaptureCallback>
 800cf88:	e005      	b.n	800cf96 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f000 feac 	bl	800dce8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf90:	6878      	ldr	r0, [r7, #4]
 800cf92:	f000 febd 	bl	800dd10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	2200      	movs	r2, #0
 800cf9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	f003 0310 	and.w	r3, r3, #16
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d020      	beq.n	800cfe8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	f003 0310 	and.w	r3, r3, #16
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d01b      	beq.n	800cfe8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	f06f 0210 	mvn.w	r2, #16
 800cfb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	2208      	movs	r2, #8
 800cfbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	69db      	ldr	r3, [r3, #28]
 800cfc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d003      	beq.n	800cfd6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cfce:	6878      	ldr	r0, [r7, #4]
 800cfd0:	f000 fe94 	bl	800dcfc <HAL_TIM_IC_CaptureCallback>
 800cfd4:	e005      	b.n	800cfe2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cfd6:	6878      	ldr	r0, [r7, #4]
 800cfd8:	f000 fe86 	bl	800dce8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	f000 fe97 	bl	800dd10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cfe8:	68bb      	ldr	r3, [r7, #8]
 800cfea:	f003 0301 	and.w	r3, r3, #1
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d00c      	beq.n	800d00c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	f003 0301 	and.w	r3, r3, #1
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d007      	beq.n	800d00c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	f06f 0201 	mvn.w	r2, #1
 800d004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f7f8 fcca 	bl	80059a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d00c:	68bb      	ldr	r3, [r7, #8]
 800d00e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d012:	2b00      	cmp	r3, #0
 800d014:	d104      	bne.n	800d020 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d016:	68bb      	ldr	r3, [r7, #8]
 800d018:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d00c      	beq.n	800d03a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d026:	2b00      	cmp	r3, #0
 800d028:	d007      	beq.n	800d03a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d032:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d034:	6878      	ldr	r0, [r7, #4]
 800d036:	f001 fe2f 	bl	800ec98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d03a:	68bb      	ldr	r3, [r7, #8]
 800d03c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d040:	2b00      	cmp	r3, #0
 800d042:	d00c      	beq.n	800d05e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d007      	beq.n	800d05e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d056:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d058:	6878      	ldr	r0, [r7, #4]
 800d05a:	f001 fe27 	bl	800ecac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d05e:	68bb      	ldr	r3, [r7, #8]
 800d060:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d064:	2b00      	cmp	r3, #0
 800d066:	d00c      	beq.n	800d082 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d007      	beq.n	800d082 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d07a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d07c:	6878      	ldr	r0, [r7, #4]
 800d07e:	f000 fe51 	bl	800dd24 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	f003 0320 	and.w	r3, r3, #32
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d00c      	beq.n	800d0a6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	f003 0320 	and.w	r3, r3, #32
 800d092:	2b00      	cmp	r3, #0
 800d094:	d007      	beq.n	800d0a6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	f06f 0220 	mvn.w	r2, #32
 800d09e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d0a0:	6878      	ldr	r0, [r7, #4]
 800d0a2:	f001 fdef 	bl	800ec84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d0a6:	bf00      	nop
 800d0a8:	3710      	adds	r7, #16
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bd80      	pop	{r7, pc}
	...

0800d0b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b086      	sub	sp, #24
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	60f8      	str	r0, [r7, #12]
 800d0b8:	60b9      	str	r1, [r7, #8]
 800d0ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d0bc:	2300      	movs	r3, #0
 800d0be:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d016      	beq.n	800d0f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	2b04      	cmp	r3, #4
 800d0ca:	d013      	beq.n	800d0f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	2b08      	cmp	r3, #8
 800d0d0:	d010      	beq.n	800d0f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	2b0c      	cmp	r3, #12
 800d0d6:	d00d      	beq.n	800d0f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2b10      	cmp	r3, #16
 800d0dc:	d00a      	beq.n	800d0f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	2b14      	cmp	r3, #20
 800d0e2:	d007      	beq.n	800d0f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	2b3c      	cmp	r3, #60	@ 0x3c
 800d0e8:	d004      	beq.n	800d0f4 <HAL_TIM_PWM_ConfigChannel+0x44>
 800d0ea:	f241 01b3 	movw	r1, #4275	@ 0x10b3
 800d0ee:	488b      	ldr	r0, [pc, #556]	@ (800d31c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d0f0:	f7f9 fc46 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	2b60      	cmp	r3, #96	@ 0x60
 800d0fa:	d01c      	beq.n	800d136 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d0fc:	68bb      	ldr	r3, [r7, #8]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	2b70      	cmp	r3, #112	@ 0x70
 800d102:	d018      	beq.n	800d136 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d104:	68bb      	ldr	r3, [r7, #8]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	4a85      	ldr	r2, [pc, #532]	@ (800d320 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800d10a:	4293      	cmp	r3, r2
 800d10c:	d013      	beq.n	800d136 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d10e:	68bb      	ldr	r3, [r7, #8]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	4a84      	ldr	r2, [pc, #528]	@ (800d324 <HAL_TIM_PWM_ConfigChannel+0x274>)
 800d114:	4293      	cmp	r3, r2
 800d116:	d00e      	beq.n	800d136 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	4a82      	ldr	r2, [pc, #520]	@ (800d328 <HAL_TIM_PWM_ConfigChannel+0x278>)
 800d11e:	4293      	cmp	r3, r2
 800d120:	d009      	beq.n	800d136 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d122:	68bb      	ldr	r3, [r7, #8]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	4a81      	ldr	r2, [pc, #516]	@ (800d32c <HAL_TIM_PWM_ConfigChannel+0x27c>)
 800d128:	4293      	cmp	r3, r2
 800d12a:	d004      	beq.n	800d136 <HAL_TIM_PWM_ConfigChannel+0x86>
 800d12c:	f241 01b4 	movw	r1, #4276	@ 0x10b4
 800d130:	487a      	ldr	r0, [pc, #488]	@ (800d31c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d132:	f7f9 fc25 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800d136:	68bb      	ldr	r3, [r7, #8]
 800d138:	689b      	ldr	r3, [r3, #8]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d008      	beq.n	800d150 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	689b      	ldr	r3, [r3, #8]
 800d142:	2b02      	cmp	r3, #2
 800d144:	d004      	beq.n	800d150 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800d146:	f241 01b5 	movw	r1, #4277	@ 0x10b5
 800d14a:	4874      	ldr	r0, [pc, #464]	@ (800d31c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d14c:	f7f9 fc18 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	691b      	ldr	r3, [r3, #16]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d008      	beq.n	800d16a <HAL_TIM_PWM_ConfigChannel+0xba>
 800d158:	68bb      	ldr	r3, [r7, #8]
 800d15a:	691b      	ldr	r3, [r3, #16]
 800d15c:	2b04      	cmp	r3, #4
 800d15e:	d004      	beq.n	800d16a <HAL_TIM_PWM_ConfigChannel+0xba>
 800d160:	f241 01b6 	movw	r1, #4278	@ 0x10b6
 800d164:	486d      	ldr	r0, [pc, #436]	@ (800d31c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d166:	f7f9 fc0b 	bl	8006980 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d170:	2b01      	cmp	r3, #1
 800d172:	d101      	bne.n	800d178 <HAL_TIM_PWM_ConfigChannel+0xc8>
 800d174:	2302      	movs	r3, #2
 800d176:	e1d9      	b.n	800d52c <HAL_TIM_PWM_ConfigChannel+0x47c>
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	2201      	movs	r2, #1
 800d17c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	2b14      	cmp	r3, #20
 800d184:	f200 81ca 	bhi.w	800d51c <HAL_TIM_PWM_ConfigChannel+0x46c>
 800d188:	a201      	add	r2, pc, #4	@ (adr r2, 800d190 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 800d18a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d18e:	bf00      	nop
 800d190:	0800d1e5 	.word	0x0800d1e5
 800d194:	0800d51d 	.word	0x0800d51d
 800d198:	0800d51d 	.word	0x0800d51d
 800d19c:	0800d51d 	.word	0x0800d51d
 800d1a0:	0800d289 	.word	0x0800d289
 800d1a4:	0800d51d 	.word	0x0800d51d
 800d1a8:	0800d51d 	.word	0x0800d51d
 800d1ac:	0800d51d 	.word	0x0800d51d
 800d1b0:	0800d351 	.word	0x0800d351
 800d1b4:	0800d51d 	.word	0x0800d51d
 800d1b8:	0800d51d 	.word	0x0800d51d
 800d1bc:	0800d51d 	.word	0x0800d51d
 800d1c0:	0800d3d7 	.word	0x0800d3d7
 800d1c4:	0800d51d 	.word	0x0800d51d
 800d1c8:	0800d51d 	.word	0x0800d51d
 800d1cc:	0800d51d 	.word	0x0800d51d
 800d1d0:	0800d45f 	.word	0x0800d45f
 800d1d4:	0800d51d 	.word	0x0800d51d
 800d1d8:	0800d51d 	.word	0x0800d51d
 800d1dc:	0800d51d 	.word	0x0800d51d
 800d1e0:	0800d4bd 	.word	0x0800d4bd
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	4a51      	ldr	r2, [pc, #324]	@ (800d330 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	d02c      	beq.n	800d248 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d1f6:	d027      	beq.n	800d248 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	4a4d      	ldr	r2, [pc, #308]	@ (800d334 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d1fe:	4293      	cmp	r3, r2
 800d200:	d022      	beq.n	800d248 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	4a4c      	ldr	r2, [pc, #304]	@ (800d338 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800d208:	4293      	cmp	r3, r2
 800d20a:	d01d      	beq.n	800d248 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	4a4a      	ldr	r2, [pc, #296]	@ (800d33c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800d212:	4293      	cmp	r3, r2
 800d214:	d018      	beq.n	800d248 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	4a49      	ldr	r2, [pc, #292]	@ (800d340 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d21c:	4293      	cmp	r3, r2
 800d21e:	d013      	beq.n	800d248 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	4a47      	ldr	r2, [pc, #284]	@ (800d344 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800d226:	4293      	cmp	r3, r2
 800d228:	d00e      	beq.n	800d248 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	4a46      	ldr	r2, [pc, #280]	@ (800d348 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800d230:	4293      	cmp	r3, r2
 800d232:	d009      	beq.n	800d248 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	4a44      	ldr	r2, [pc, #272]	@ (800d34c <HAL_TIM_PWM_ConfigChannel+0x29c>)
 800d23a:	4293      	cmp	r3, r2
 800d23c:	d004      	beq.n	800d248 <HAL_TIM_PWM_ConfigChannel+0x198>
 800d23e:	f44f 5186 	mov.w	r1, #4288	@ 0x10c0
 800d242:	4836      	ldr	r0, [pc, #216]	@ (800d31c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d244:	f7f9 fb9c 	bl	8006980 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	68b9      	ldr	r1, [r7, #8]
 800d24e:	4618      	mov	r0, r3
 800d250:	f000 fe18 	bl	800de84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	699a      	ldr	r2, [r3, #24]
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	f042 0208 	orr.w	r2, r2, #8
 800d262:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	699a      	ldr	r2, [r3, #24]
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	f022 0204 	bic.w	r2, r2, #4
 800d272:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	6999      	ldr	r1, [r3, #24]
 800d27a:	68bb      	ldr	r3, [r7, #8]
 800d27c:	691a      	ldr	r2, [r3, #16]
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	430a      	orrs	r2, r1
 800d284:	619a      	str	r2, [r3, #24]
      break;
 800d286:	e14c      	b.n	800d522 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	4a28      	ldr	r2, [pc, #160]	@ (800d330 <HAL_TIM_PWM_ConfigChannel+0x280>)
 800d28e:	4293      	cmp	r3, r2
 800d290:	d022      	beq.n	800d2d8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d29a:	d01d      	beq.n	800d2d8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	4a24      	ldr	r2, [pc, #144]	@ (800d334 <HAL_TIM_PWM_ConfigChannel+0x284>)
 800d2a2:	4293      	cmp	r3, r2
 800d2a4:	d018      	beq.n	800d2d8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	4a23      	ldr	r2, [pc, #140]	@ (800d338 <HAL_TIM_PWM_ConfigChannel+0x288>)
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	d013      	beq.n	800d2d8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	4a21      	ldr	r2, [pc, #132]	@ (800d33c <HAL_TIM_PWM_ConfigChannel+0x28c>)
 800d2b6:	4293      	cmp	r3, r2
 800d2b8:	d00e      	beq.n	800d2d8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	4a20      	ldr	r2, [pc, #128]	@ (800d340 <HAL_TIM_PWM_ConfigChannel+0x290>)
 800d2c0:	4293      	cmp	r3, r2
 800d2c2:	d009      	beq.n	800d2d8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	4a1e      	ldr	r2, [pc, #120]	@ (800d344 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800d2ca:	4293      	cmp	r3, r2
 800d2cc:	d004      	beq.n	800d2d8 <HAL_TIM_PWM_ConfigChannel+0x228>
 800d2ce:	f241 01d1 	movw	r1, #4305	@ 0x10d1
 800d2d2:	4812      	ldr	r0, [pc, #72]	@ (800d31c <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800d2d4:	f7f9 fb54 	bl	8006980 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	68b9      	ldr	r1, [r7, #8]
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f000 fe8a 	bl	800dff8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	699a      	ldr	r2, [r3, #24]
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d2f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	699a      	ldr	r2, [r3, #24]
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d302:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	6999      	ldr	r1, [r3, #24]
 800d30a:	68bb      	ldr	r3, [r7, #8]
 800d30c:	691b      	ldr	r3, [r3, #16]
 800d30e:	021a      	lsls	r2, r3, #8
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	430a      	orrs	r2, r1
 800d316:	619a      	str	r2, [r3, #24]
      break;
 800d318:	e103      	b.n	800d522 <HAL_TIM_PWM_ConfigChannel+0x472>
 800d31a:	bf00      	nop
 800d31c:	08011594 	.word	0x08011594
 800d320:	00010040 	.word	0x00010040
 800d324:	00010050 	.word	0x00010050
 800d328:	00010060 	.word	0x00010060
 800d32c:	00010070 	.word	0x00010070
 800d330:	40012c00 	.word	0x40012c00
 800d334:	40000400 	.word	0x40000400
 800d338:	40000800 	.word	0x40000800
 800d33c:	40000c00 	.word	0x40000c00
 800d340:	40013400 	.word	0x40013400
 800d344:	40014000 	.word	0x40014000
 800d348:	40014400 	.word	0x40014400
 800d34c:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4a77      	ldr	r2, [pc, #476]	@ (800d534 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d356:	4293      	cmp	r3, r2
 800d358:	d01d      	beq.n	800d396 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d362:	d018      	beq.n	800d396 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	4a73      	ldr	r2, [pc, #460]	@ (800d538 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800d36a:	4293      	cmp	r3, r2
 800d36c:	d013      	beq.n	800d396 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	4a72      	ldr	r2, [pc, #456]	@ (800d53c <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800d374:	4293      	cmp	r3, r2
 800d376:	d00e      	beq.n	800d396 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	4a70      	ldr	r2, [pc, #448]	@ (800d540 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800d37e:	4293      	cmp	r3, r2
 800d380:	d009      	beq.n	800d396 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	4a6f      	ldr	r2, [pc, #444]	@ (800d544 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d388:	4293      	cmp	r3, r2
 800d38a:	d004      	beq.n	800d396 <HAL_TIM_PWM_ConfigChannel+0x2e6>
 800d38c:	f241 01e2 	movw	r1, #4322	@ 0x10e2
 800d390:	486d      	ldr	r0, [pc, #436]	@ (800d548 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d392:	f7f9 faf5 	bl	8006980 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	68b9      	ldr	r1, [r7, #8]
 800d39c:	4618      	mov	r0, r3
 800d39e:	f000 fedd 	bl	800e15c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	69da      	ldr	r2, [r3, #28]
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	f042 0208 	orr.w	r2, r2, #8
 800d3b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	69da      	ldr	r2, [r3, #28]
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	f022 0204 	bic.w	r2, r2, #4
 800d3c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	69d9      	ldr	r1, [r3, #28]
 800d3c8:	68bb      	ldr	r3, [r7, #8]
 800d3ca:	691a      	ldr	r2, [r3, #16]
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	430a      	orrs	r2, r1
 800d3d2:	61da      	str	r2, [r3, #28]
      break;
 800d3d4:	e0a5      	b.n	800d522 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	4a56      	ldr	r2, [pc, #344]	@ (800d534 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d3dc:	4293      	cmp	r3, r2
 800d3de:	d01d      	beq.n	800d41c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3e8:	d018      	beq.n	800d41c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	4a52      	ldr	r2, [pc, #328]	@ (800d538 <HAL_TIM_PWM_ConfigChannel+0x488>)
 800d3f0:	4293      	cmp	r3, r2
 800d3f2:	d013      	beq.n	800d41c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	4a50      	ldr	r2, [pc, #320]	@ (800d53c <HAL_TIM_PWM_ConfigChannel+0x48c>)
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	d00e      	beq.n	800d41c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	4a4f      	ldr	r2, [pc, #316]	@ (800d540 <HAL_TIM_PWM_ConfigChannel+0x490>)
 800d404:	4293      	cmp	r3, r2
 800d406:	d009      	beq.n	800d41c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	4a4d      	ldr	r2, [pc, #308]	@ (800d544 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d40e:	4293      	cmp	r3, r2
 800d410:	d004      	beq.n	800d41c <HAL_TIM_PWM_ConfigChannel+0x36c>
 800d412:	f241 01f3 	movw	r1, #4339	@ 0x10f3
 800d416:	484c      	ldr	r0, [pc, #304]	@ (800d548 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d418:	f7f9 fab2 	bl	8006980 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	68b9      	ldr	r1, [r7, #8]
 800d422:	4618      	mov	r0, r3
 800d424:	f000 ff4c 	bl	800e2c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	69da      	ldr	r2, [r3, #28]
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d436:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	69da      	ldr	r2, [r3, #28]
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d446:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	69d9      	ldr	r1, [r3, #28]
 800d44e:	68bb      	ldr	r3, [r7, #8]
 800d450:	691b      	ldr	r3, [r3, #16]
 800d452:	021a      	lsls	r2, r3, #8
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	430a      	orrs	r2, r1
 800d45a:	61da      	str	r2, [r3, #28]
      break;
 800d45c:	e061      	b.n	800d522 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	4a34      	ldr	r2, [pc, #208]	@ (800d534 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d464:	4293      	cmp	r3, r2
 800d466:	d009      	beq.n	800d47c <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	4a35      	ldr	r2, [pc, #212]	@ (800d544 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d46e:	4293      	cmp	r3, r2
 800d470:	d004      	beq.n	800d47c <HAL_TIM_PWM_ConfigChannel+0x3cc>
 800d472:	f241 1104 	movw	r1, #4356	@ 0x1104
 800d476:	4834      	ldr	r0, [pc, #208]	@ (800d548 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d478:	f7f9 fa82 	bl	8006980 <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	68b9      	ldr	r1, [r7, #8]
 800d482:	4618      	mov	r0, r3
 800d484:	f000 ff94 	bl	800e3b0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	f042 0208 	orr.w	r2, r2, #8
 800d496:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	f022 0204 	bic.w	r2, r2, #4
 800d4a6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d4ae:	68bb      	ldr	r3, [r7, #8]
 800d4b0:	691a      	ldr	r2, [r3, #16]
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	430a      	orrs	r2, r1
 800d4b8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d4ba:	e032      	b.n	800d522 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	4a1c      	ldr	r2, [pc, #112]	@ (800d534 <HAL_TIM_PWM_ConfigChannel+0x484>)
 800d4c2:	4293      	cmp	r3, r2
 800d4c4:	d009      	beq.n	800d4da <HAL_TIM_PWM_ConfigChannel+0x42a>
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	4a1e      	ldr	r2, [pc, #120]	@ (800d544 <HAL_TIM_PWM_ConfigChannel+0x494>)
 800d4cc:	4293      	cmp	r3, r2
 800d4ce:	d004      	beq.n	800d4da <HAL_TIM_PWM_ConfigChannel+0x42a>
 800d4d0:	f241 1115 	movw	r1, #4373	@ 0x1115
 800d4d4:	481c      	ldr	r0, [pc, #112]	@ (800d548 <HAL_TIM_PWM_ConfigChannel+0x498>)
 800d4d6:	f7f9 fa53 	bl	8006980 <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	68b9      	ldr	r1, [r7, #8]
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	f000 ffc9 	bl	800e478 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d4f4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d504:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	691b      	ldr	r3, [r3, #16]
 800d510:	021a      	lsls	r2, r3, #8
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	430a      	orrs	r2, r1
 800d518:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d51a:	e002      	b.n	800d522 <HAL_TIM_PWM_ConfigChannel+0x472>
    }

    default:
      status = HAL_ERROR;
 800d51c:	2301      	movs	r3, #1
 800d51e:	75fb      	strb	r3, [r7, #23]
      break;
 800d520:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	2200      	movs	r2, #0
 800d526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d52a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d52c:	4618      	mov	r0, r3
 800d52e:	3718      	adds	r7, #24
 800d530:	46bd      	mov	sp, r7
 800d532:	bd80      	pop	{r7, pc}
 800d534:	40012c00 	.word	0x40012c00
 800d538:	40000400 	.word	0x40000400
 800d53c:	40000800 	.word	0x40000800
 800d540:	40000c00 	.word	0x40000c00
 800d544:	40013400 	.word	0x40013400
 800d548:	08011594 	.word	0x08011594

0800d54c <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b082      	sub	sp, #8
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
 800d554:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	4a33      	ldr	r2, [pc, #204]	@ (800d628 <HAL_TIM_GenerateEvent+0xdc>)
 800d55c:	4293      	cmp	r3, r2
 800d55e:	d036      	beq.n	800d5ce <HAL_TIM_GenerateEvent+0x82>
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d568:	d031      	beq.n	800d5ce <HAL_TIM_GenerateEvent+0x82>
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	4a2f      	ldr	r2, [pc, #188]	@ (800d62c <HAL_TIM_GenerateEvent+0xe0>)
 800d570:	4293      	cmp	r3, r2
 800d572:	d02c      	beq.n	800d5ce <HAL_TIM_GenerateEvent+0x82>
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	4a2d      	ldr	r2, [pc, #180]	@ (800d630 <HAL_TIM_GenerateEvent+0xe4>)
 800d57a:	4293      	cmp	r3, r2
 800d57c:	d027      	beq.n	800d5ce <HAL_TIM_GenerateEvent+0x82>
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	4a2c      	ldr	r2, [pc, #176]	@ (800d634 <HAL_TIM_GenerateEvent+0xe8>)
 800d584:	4293      	cmp	r3, r2
 800d586:	d022      	beq.n	800d5ce <HAL_TIM_GenerateEvent+0x82>
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	4a2a      	ldr	r2, [pc, #168]	@ (800d638 <HAL_TIM_GenerateEvent+0xec>)
 800d58e:	4293      	cmp	r3, r2
 800d590:	d01d      	beq.n	800d5ce <HAL_TIM_GenerateEvent+0x82>
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	4a29      	ldr	r2, [pc, #164]	@ (800d63c <HAL_TIM_GenerateEvent+0xf0>)
 800d598:	4293      	cmp	r3, r2
 800d59a:	d018      	beq.n	800d5ce <HAL_TIM_GenerateEvent+0x82>
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	4a27      	ldr	r2, [pc, #156]	@ (800d640 <HAL_TIM_GenerateEvent+0xf4>)
 800d5a2:	4293      	cmp	r3, r2
 800d5a4:	d013      	beq.n	800d5ce <HAL_TIM_GenerateEvent+0x82>
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	4a26      	ldr	r2, [pc, #152]	@ (800d644 <HAL_TIM_GenerateEvent+0xf8>)
 800d5ac:	4293      	cmp	r3, r2
 800d5ae:	d00e      	beq.n	800d5ce <HAL_TIM_GenerateEvent+0x82>
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	4a24      	ldr	r2, [pc, #144]	@ (800d648 <HAL_TIM_GenerateEvent+0xfc>)
 800d5b6:	4293      	cmp	r3, r2
 800d5b8:	d009      	beq.n	800d5ce <HAL_TIM_GenerateEvent+0x82>
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	4a23      	ldr	r2, [pc, #140]	@ (800d64c <HAL_TIM_GenerateEvent+0x100>)
 800d5c0:	4293      	cmp	r3, r2
 800d5c2:	d004      	beq.n	800d5ce <HAL_TIM_GenerateEvent+0x82>
 800d5c4:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 800d5c8:	4821      	ldr	r0, [pc, #132]	@ (800d650 <HAL_TIM_GenerateEvent+0x104>)
 800d5ca:	f7f9 f9d9 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
 800d5ce:	683b      	ldr	r3, [r7, #0]
 800d5d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d5d4:	d202      	bcs.n	800d5dc <HAL_TIM_GenerateEvent+0x90>
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d104      	bne.n	800d5e6 <HAL_TIM_GenerateEvent+0x9a>
 800d5dc:	f241 4181 	movw	r1, #5249	@ 0x1481
 800d5e0:	481b      	ldr	r0, [pc, #108]	@ (800d650 <HAL_TIM_GenerateEvent+0x104>)
 800d5e2:	f7f9 f9cd 	bl	8006980 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d5ec:	2b01      	cmp	r3, #1
 800d5ee:	d101      	bne.n	800d5f4 <HAL_TIM_GenerateEvent+0xa8>
 800d5f0:	2302      	movs	r3, #2
 800d5f2:	e014      	b.n	800d61e <HAL_TIM_GenerateEvent+0xd2>
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2201      	movs	r2, #1
 800d5f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2202      	movs	r2, #2
 800d600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	683a      	ldr	r2, [r7, #0]
 800d60a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2201      	movs	r2, #1
 800d610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	2200      	movs	r2, #0
 800d618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800d61c:	2300      	movs	r3, #0
}
 800d61e:	4618      	mov	r0, r3
 800d620:	3708      	adds	r7, #8
 800d622:	46bd      	mov	sp, r7
 800d624:	bd80      	pop	{r7, pc}
 800d626:	bf00      	nop
 800d628:	40012c00 	.word	0x40012c00
 800d62c:	40000400 	.word	0x40000400
 800d630:	40000800 	.word	0x40000800
 800d634:	40000c00 	.word	0x40000c00
 800d638:	40001000 	.word	0x40001000
 800d63c:	40001400 	.word	0x40001400
 800d640:	40013400 	.word	0x40013400
 800d644:	40014000 	.word	0x40014000
 800d648:	40014400 	.word	0x40014400
 800d64c:	40014800 	.word	0x40014800
 800d650:	08011594 	.word	0x08011594

0800d654 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b084      	sub	sp, #16
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
 800d65c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d65e:	2300      	movs	r3, #0
 800d660:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d668:	2b01      	cmp	r3, #1
 800d66a:	d101      	bne.n	800d670 <HAL_TIM_ConfigClockSource+0x1c>
 800d66c:	2302      	movs	r3, #2
 800d66e:	e329      	b.n	800dcc4 <HAL_TIM_ConfigClockSource+0x670>
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	2201      	movs	r2, #1
 800d674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	2202      	movs	r2, #2
 800d67c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d688:	d029      	beq.n	800d6de <HAL_TIM_ConfigClockSource+0x8a>
 800d68a:	683b      	ldr	r3, [r7, #0]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	2b70      	cmp	r3, #112	@ 0x70
 800d690:	d025      	beq.n	800d6de <HAL_TIM_ConfigClockSource+0x8a>
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d69a:	d020      	beq.n	800d6de <HAL_TIM_ConfigClockSource+0x8a>
 800d69c:	683b      	ldr	r3, [r7, #0]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	2b40      	cmp	r3, #64	@ 0x40
 800d6a2:	d01c      	beq.n	800d6de <HAL_TIM_ConfigClockSource+0x8a>
 800d6a4:	683b      	ldr	r3, [r7, #0]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	2b50      	cmp	r3, #80	@ 0x50
 800d6aa:	d018      	beq.n	800d6de <HAL_TIM_ConfigClockSource+0x8a>
 800d6ac:	683b      	ldr	r3, [r7, #0]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	2b60      	cmp	r3, #96	@ 0x60
 800d6b2:	d014      	beq.n	800d6de <HAL_TIM_ConfigClockSource+0x8a>
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d010      	beq.n	800d6de <HAL_TIM_ConfigClockSource+0x8a>
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2b10      	cmp	r3, #16
 800d6c2:	d00c      	beq.n	800d6de <HAL_TIM_ConfigClockSource+0x8a>
 800d6c4:	683b      	ldr	r3, [r7, #0]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	2b20      	cmp	r3, #32
 800d6ca:	d008      	beq.n	800d6de <HAL_TIM_ConfigClockSource+0x8a>
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	2b30      	cmp	r3, #48	@ 0x30
 800d6d2:	d004      	beq.n	800d6de <HAL_TIM_ConfigClockSource+0x8a>
 800d6d4:	f241 5156 	movw	r1, #5462	@ 0x1556
 800d6d8:	4888      	ldr	r0, [pc, #544]	@ (800d8fc <HAL_TIM_ConfigClockSource+0x2a8>)
 800d6da:	f7f9 f951 	bl	8006980 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	689b      	ldr	r3, [r3, #8]
 800d6e4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d6e6:	68bb      	ldr	r3, [r7, #8]
 800d6e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d6ec:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800d6f0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d6f2:	68bb      	ldr	r3, [r7, #8]
 800d6f4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d6f8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	68ba      	ldr	r2, [r7, #8]
 800d700:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d70a:	f000 810d 	beq.w	800d928 <HAL_TIM_ConfigClockSource+0x2d4>
 800d70e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d712:	f200 82ca 	bhi.w	800dcaa <HAL_TIM_ConfigClockSource+0x656>
 800d716:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d71a:	d02d      	beq.n	800d778 <HAL_TIM_ConfigClockSource+0x124>
 800d71c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d720:	f200 82c3 	bhi.w	800dcaa <HAL_TIM_ConfigClockSource+0x656>
 800d724:	2b70      	cmp	r3, #112	@ 0x70
 800d726:	d06f      	beq.n	800d808 <HAL_TIM_ConfigClockSource+0x1b4>
 800d728:	2b70      	cmp	r3, #112	@ 0x70
 800d72a:	f200 82be 	bhi.w	800dcaa <HAL_TIM_ConfigClockSource+0x656>
 800d72e:	2b60      	cmp	r3, #96	@ 0x60
 800d730:	f000 81d4 	beq.w	800dadc <HAL_TIM_ConfigClockSource+0x488>
 800d734:	2b60      	cmp	r3, #96	@ 0x60
 800d736:	f200 82b8 	bhi.w	800dcaa <HAL_TIM_ConfigClockSource+0x656>
 800d73a:	2b50      	cmp	r3, #80	@ 0x50
 800d73c:	f000 8165 	beq.w	800da0a <HAL_TIM_ConfigClockSource+0x3b6>
 800d740:	2b50      	cmp	r3, #80	@ 0x50
 800d742:	f200 82b2 	bhi.w	800dcaa <HAL_TIM_ConfigClockSource+0x656>
 800d746:	2b40      	cmp	r3, #64	@ 0x40
 800d748:	f000 8223 	beq.w	800db92 <HAL_TIM_ConfigClockSource+0x53e>
 800d74c:	2b40      	cmp	r3, #64	@ 0x40
 800d74e:	f200 82ac 	bhi.w	800dcaa <HAL_TIM_ConfigClockSource+0x656>
 800d752:	2b30      	cmp	r3, #48	@ 0x30
 800d754:	f000 8278 	beq.w	800dc48 <HAL_TIM_ConfigClockSource+0x5f4>
 800d758:	2b30      	cmp	r3, #48	@ 0x30
 800d75a:	f200 82a6 	bhi.w	800dcaa <HAL_TIM_ConfigClockSource+0x656>
 800d75e:	2b20      	cmp	r3, #32
 800d760:	f000 8272 	beq.w	800dc48 <HAL_TIM_ConfigClockSource+0x5f4>
 800d764:	2b20      	cmp	r3, #32
 800d766:	f200 82a0 	bhi.w	800dcaa <HAL_TIM_ConfigClockSource+0x656>
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	f000 826c 	beq.w	800dc48 <HAL_TIM_ConfigClockSource+0x5f4>
 800d770:	2b10      	cmp	r3, #16
 800d772:	f000 8269 	beq.w	800dc48 <HAL_TIM_ConfigClockSource+0x5f4>
 800d776:	e298      	b.n	800dcaa <HAL_TIM_ConfigClockSource+0x656>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	4a60      	ldr	r2, [pc, #384]	@ (800d900 <HAL_TIM_ConfigClockSource+0x2ac>)
 800d77e:	4293      	cmp	r3, r2
 800d780:	f000 8296 	beq.w	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d78c:	f000 8290 	beq.w	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	4a5b      	ldr	r2, [pc, #364]	@ (800d904 <HAL_TIM_ConfigClockSource+0x2b0>)
 800d796:	4293      	cmp	r3, r2
 800d798:	f000 828a 	beq.w	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	4a59      	ldr	r2, [pc, #356]	@ (800d908 <HAL_TIM_ConfigClockSource+0x2b4>)
 800d7a2:	4293      	cmp	r3, r2
 800d7a4:	f000 8284 	beq.w	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	4a57      	ldr	r2, [pc, #348]	@ (800d90c <HAL_TIM_ConfigClockSource+0x2b8>)
 800d7ae:	4293      	cmp	r3, r2
 800d7b0:	f000 827e 	beq.w	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	4a55      	ldr	r2, [pc, #340]	@ (800d910 <HAL_TIM_ConfigClockSource+0x2bc>)
 800d7ba:	4293      	cmp	r3, r2
 800d7bc:	f000 8278 	beq.w	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	4a53      	ldr	r2, [pc, #332]	@ (800d914 <HAL_TIM_ConfigClockSource+0x2c0>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	f000 8272 	beq.w	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	4a51      	ldr	r2, [pc, #324]	@ (800d918 <HAL_TIM_ConfigClockSource+0x2c4>)
 800d7d2:	4293      	cmp	r3, r2
 800d7d4:	f000 826c 	beq.w	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	4a4f      	ldr	r2, [pc, #316]	@ (800d91c <HAL_TIM_ConfigClockSource+0x2c8>)
 800d7de:	4293      	cmp	r3, r2
 800d7e0:	f000 8266 	beq.w	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	4a4d      	ldr	r2, [pc, #308]	@ (800d920 <HAL_TIM_ConfigClockSource+0x2cc>)
 800d7ea:	4293      	cmp	r3, r2
 800d7ec:	f000 8260 	beq.w	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	4a4b      	ldr	r2, [pc, #300]	@ (800d924 <HAL_TIM_ConfigClockSource+0x2d0>)
 800d7f6:	4293      	cmp	r3, r2
 800d7f8:	f000 825a 	beq.w	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
 800d7fc:	f241 5162 	movw	r1, #5474	@ 0x1562
 800d800:	483e      	ldr	r0, [pc, #248]	@ (800d8fc <HAL_TIM_ConfigClockSource+0x2a8>)
 800d802:	f7f9 f8bd 	bl	8006980 <assert_failed>
      break;
 800d806:	e253      	b.n	800dcb0 <HAL_TIM_ConfigClockSource+0x65c>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	4a3c      	ldr	r2, [pc, #240]	@ (800d900 <HAL_TIM_ConfigClockSource+0x2ac>)
 800d80e:	4293      	cmp	r3, r2
 800d810:	d022      	beq.n	800d858 <HAL_TIM_ConfigClockSource+0x204>
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d81a:	d01d      	beq.n	800d858 <HAL_TIM_ConfigClockSource+0x204>
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	4a38      	ldr	r2, [pc, #224]	@ (800d904 <HAL_TIM_ConfigClockSource+0x2b0>)
 800d822:	4293      	cmp	r3, r2
 800d824:	d018      	beq.n	800d858 <HAL_TIM_ConfigClockSource+0x204>
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	4a37      	ldr	r2, [pc, #220]	@ (800d908 <HAL_TIM_ConfigClockSource+0x2b4>)
 800d82c:	4293      	cmp	r3, r2
 800d82e:	d013      	beq.n	800d858 <HAL_TIM_ConfigClockSource+0x204>
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	4a35      	ldr	r2, [pc, #212]	@ (800d90c <HAL_TIM_ConfigClockSource+0x2b8>)
 800d836:	4293      	cmp	r3, r2
 800d838:	d00e      	beq.n	800d858 <HAL_TIM_ConfigClockSource+0x204>
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	4a36      	ldr	r2, [pc, #216]	@ (800d918 <HAL_TIM_ConfigClockSource+0x2c4>)
 800d840:	4293      	cmp	r3, r2
 800d842:	d009      	beq.n	800d858 <HAL_TIM_ConfigClockSource+0x204>
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	4a34      	ldr	r2, [pc, #208]	@ (800d91c <HAL_TIM_ConfigClockSource+0x2c8>)
 800d84a:	4293      	cmp	r3, r2
 800d84c:	d004      	beq.n	800d858 <HAL_TIM_ConfigClockSource+0x204>
 800d84e:	f241 5169 	movw	r1, #5481	@ 0x1569
 800d852:	482a      	ldr	r0, [pc, #168]	@ (800d8fc <HAL_TIM_ConfigClockSource+0x2a8>)
 800d854:	f7f9 f894 	bl	8006980 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	689b      	ldr	r3, [r3, #8]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d013      	beq.n	800d888 <HAL_TIM_ConfigClockSource+0x234>
 800d860:	683b      	ldr	r3, [r7, #0]
 800d862:	689b      	ldr	r3, [r3, #8]
 800d864:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d868:	d00e      	beq.n	800d888 <HAL_TIM_ConfigClockSource+0x234>
 800d86a:	683b      	ldr	r3, [r7, #0]
 800d86c:	689b      	ldr	r3, [r3, #8]
 800d86e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d872:	d009      	beq.n	800d888 <HAL_TIM_ConfigClockSource+0x234>
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	689b      	ldr	r3, [r3, #8]
 800d878:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d87c:	d004      	beq.n	800d888 <HAL_TIM_ConfigClockSource+0x234>
 800d87e:	f241 516c 	movw	r1, #5484	@ 0x156c
 800d882:	481e      	ldr	r0, [pc, #120]	@ (800d8fc <HAL_TIM_ConfigClockSource+0x2a8>)
 800d884:	f7f9 f87c 	bl	8006980 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	685b      	ldr	r3, [r3, #4]
 800d88c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d890:	d014      	beq.n	800d8bc <HAL_TIM_ConfigClockSource+0x268>
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	685b      	ldr	r3, [r3, #4]
 800d896:	2b00      	cmp	r3, #0
 800d898:	d010      	beq.n	800d8bc <HAL_TIM_ConfigClockSource+0x268>
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	685b      	ldr	r3, [r3, #4]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d00c      	beq.n	800d8bc <HAL_TIM_ConfigClockSource+0x268>
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	685b      	ldr	r3, [r3, #4]
 800d8a6:	2b02      	cmp	r3, #2
 800d8a8:	d008      	beq.n	800d8bc <HAL_TIM_ConfigClockSource+0x268>
 800d8aa:	683b      	ldr	r3, [r7, #0]
 800d8ac:	685b      	ldr	r3, [r3, #4]
 800d8ae:	2b0a      	cmp	r3, #10
 800d8b0:	d004      	beq.n	800d8bc <HAL_TIM_ConfigClockSource+0x268>
 800d8b2:	f241 516d 	movw	r1, #5485	@ 0x156d
 800d8b6:	4811      	ldr	r0, [pc, #68]	@ (800d8fc <HAL_TIM_ConfigClockSource+0x2a8>)
 800d8b8:	f7f9 f862 	bl	8006980 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	68db      	ldr	r3, [r3, #12]
 800d8c0:	2b0f      	cmp	r3, #15
 800d8c2:	d904      	bls.n	800d8ce <HAL_TIM_ConfigClockSource+0x27a>
 800d8c4:	f241 516e 	movw	r1, #5486	@ 0x156e
 800d8c8:	480c      	ldr	r0, [pc, #48]	@ (800d8fc <HAL_TIM_ConfigClockSource+0x2a8>)
 800d8ca:	f7f9 f859 	bl	8006980 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d8de:	f000 feab 	bl	800e638 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	689b      	ldr	r3, [r3, #8]
 800d8e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d8ea:	68bb      	ldr	r3, [r7, #8]
 800d8ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800d8f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	68ba      	ldr	r2, [r7, #8]
 800d8f8:	609a      	str	r2, [r3, #8]
      break;
 800d8fa:	e1da      	b.n	800dcb2 <HAL_TIM_ConfigClockSource+0x65e>
 800d8fc:	08011594 	.word	0x08011594
 800d900:	40012c00 	.word	0x40012c00
 800d904:	40000400 	.word	0x40000400
 800d908:	40000800 	.word	0x40000800
 800d90c:	40000c00 	.word	0x40000c00
 800d910:	40001000 	.word	0x40001000
 800d914:	40001400 	.word	0x40001400
 800d918:	40013400 	.word	0x40013400
 800d91c:	40014000 	.word	0x40014000
 800d920:	40014400 	.word	0x40014400
 800d924:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	4a64      	ldr	r2, [pc, #400]	@ (800dac0 <HAL_TIM_ConfigClockSource+0x46c>)
 800d92e:	4293      	cmp	r3, r2
 800d930:	d01d      	beq.n	800d96e <HAL_TIM_ConfigClockSource+0x31a>
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d93a:	d018      	beq.n	800d96e <HAL_TIM_ConfigClockSource+0x31a>
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	4a60      	ldr	r2, [pc, #384]	@ (800dac4 <HAL_TIM_ConfigClockSource+0x470>)
 800d942:	4293      	cmp	r3, r2
 800d944:	d013      	beq.n	800d96e <HAL_TIM_ConfigClockSource+0x31a>
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	4a5f      	ldr	r2, [pc, #380]	@ (800dac8 <HAL_TIM_ConfigClockSource+0x474>)
 800d94c:	4293      	cmp	r3, r2
 800d94e:	d00e      	beq.n	800d96e <HAL_TIM_ConfigClockSource+0x31a>
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	4a5d      	ldr	r2, [pc, #372]	@ (800dacc <HAL_TIM_ConfigClockSource+0x478>)
 800d956:	4293      	cmp	r3, r2
 800d958:	d009      	beq.n	800d96e <HAL_TIM_ConfigClockSource+0x31a>
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	4a5c      	ldr	r2, [pc, #368]	@ (800dad0 <HAL_TIM_ConfigClockSource+0x47c>)
 800d960:	4293      	cmp	r3, r2
 800d962:	d004      	beq.n	800d96e <HAL_TIM_ConfigClockSource+0x31a>
 800d964:	f241 5181 	movw	r1, #5505	@ 0x1581
 800d968:	485a      	ldr	r0, [pc, #360]	@ (800dad4 <HAL_TIM_ConfigClockSource+0x480>)
 800d96a:	f7f9 f809 	bl	8006980 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800d96e:	683b      	ldr	r3, [r7, #0]
 800d970:	689b      	ldr	r3, [r3, #8]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d013      	beq.n	800d99e <HAL_TIM_ConfigClockSource+0x34a>
 800d976:	683b      	ldr	r3, [r7, #0]
 800d978:	689b      	ldr	r3, [r3, #8]
 800d97a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d97e:	d00e      	beq.n	800d99e <HAL_TIM_ConfigClockSource+0x34a>
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	689b      	ldr	r3, [r3, #8]
 800d984:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d988:	d009      	beq.n	800d99e <HAL_TIM_ConfigClockSource+0x34a>
 800d98a:	683b      	ldr	r3, [r7, #0]
 800d98c:	689b      	ldr	r3, [r3, #8]
 800d98e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d992:	d004      	beq.n	800d99e <HAL_TIM_ConfigClockSource+0x34a>
 800d994:	f241 5184 	movw	r1, #5508	@ 0x1584
 800d998:	484e      	ldr	r0, [pc, #312]	@ (800dad4 <HAL_TIM_ConfigClockSource+0x480>)
 800d99a:	f7f8 fff1 	bl	8006980 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	685b      	ldr	r3, [r3, #4]
 800d9a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d9a6:	d014      	beq.n	800d9d2 <HAL_TIM_ConfigClockSource+0x37e>
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	685b      	ldr	r3, [r3, #4]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d010      	beq.n	800d9d2 <HAL_TIM_ConfigClockSource+0x37e>
 800d9b0:	683b      	ldr	r3, [r7, #0]
 800d9b2:	685b      	ldr	r3, [r3, #4]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d00c      	beq.n	800d9d2 <HAL_TIM_ConfigClockSource+0x37e>
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	685b      	ldr	r3, [r3, #4]
 800d9bc:	2b02      	cmp	r3, #2
 800d9be:	d008      	beq.n	800d9d2 <HAL_TIM_ConfigClockSource+0x37e>
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	685b      	ldr	r3, [r3, #4]
 800d9c4:	2b0a      	cmp	r3, #10
 800d9c6:	d004      	beq.n	800d9d2 <HAL_TIM_ConfigClockSource+0x37e>
 800d9c8:	f241 5185 	movw	r1, #5509	@ 0x1585
 800d9cc:	4841      	ldr	r0, [pc, #260]	@ (800dad4 <HAL_TIM_ConfigClockSource+0x480>)
 800d9ce:	f7f8 ffd7 	bl	8006980 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800d9d2:	683b      	ldr	r3, [r7, #0]
 800d9d4:	68db      	ldr	r3, [r3, #12]
 800d9d6:	2b0f      	cmp	r3, #15
 800d9d8:	d904      	bls.n	800d9e4 <HAL_TIM_ConfigClockSource+0x390>
 800d9da:	f241 5186 	movw	r1, #5510	@ 0x1586
 800d9de:	483d      	ldr	r0, [pc, #244]	@ (800dad4 <HAL_TIM_ConfigClockSource+0x480>)
 800d9e0:	f7f8 ffce 	bl	8006980 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d9e8:	683b      	ldr	r3, [r7, #0]
 800d9ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d9f0:	683b      	ldr	r3, [r7, #0]
 800d9f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d9f4:	f000 fe20 	bl	800e638 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	689a      	ldr	r2, [r3, #8]
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800da06:	609a      	str	r2, [r3, #8]
      break;
 800da08:	e153      	b.n	800dcb2 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	4a2c      	ldr	r2, [pc, #176]	@ (800dac0 <HAL_TIM_ConfigClockSource+0x46c>)
 800da10:	4293      	cmp	r3, r2
 800da12:	d022      	beq.n	800da5a <HAL_TIM_ConfigClockSource+0x406>
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da1c:	d01d      	beq.n	800da5a <HAL_TIM_ConfigClockSource+0x406>
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	4a28      	ldr	r2, [pc, #160]	@ (800dac4 <HAL_TIM_ConfigClockSource+0x470>)
 800da24:	4293      	cmp	r3, r2
 800da26:	d018      	beq.n	800da5a <HAL_TIM_ConfigClockSource+0x406>
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	4a26      	ldr	r2, [pc, #152]	@ (800dac8 <HAL_TIM_ConfigClockSource+0x474>)
 800da2e:	4293      	cmp	r3, r2
 800da30:	d013      	beq.n	800da5a <HAL_TIM_ConfigClockSource+0x406>
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	4a25      	ldr	r2, [pc, #148]	@ (800dacc <HAL_TIM_ConfigClockSource+0x478>)
 800da38:	4293      	cmp	r3, r2
 800da3a:	d00e      	beq.n	800da5a <HAL_TIM_ConfigClockSource+0x406>
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	4a23      	ldr	r2, [pc, #140]	@ (800dad0 <HAL_TIM_ConfigClockSource+0x47c>)
 800da42:	4293      	cmp	r3, r2
 800da44:	d009      	beq.n	800da5a <HAL_TIM_ConfigClockSource+0x406>
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	4a23      	ldr	r2, [pc, #140]	@ (800dad8 <HAL_TIM_ConfigClockSource+0x484>)
 800da4c:	4293      	cmp	r3, r2
 800da4e:	d004      	beq.n	800da5a <HAL_TIM_ConfigClockSource+0x406>
 800da50:	f241 5195 	movw	r1, #5525	@ 0x1595
 800da54:	481f      	ldr	r0, [pc, #124]	@ (800dad4 <HAL_TIM_ConfigClockSource+0x480>)
 800da56:	f7f8 ff93 	bl	8006980 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	685b      	ldr	r3, [r3, #4]
 800da5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800da62:	d014      	beq.n	800da8e <HAL_TIM_ConfigClockSource+0x43a>
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	685b      	ldr	r3, [r3, #4]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d010      	beq.n	800da8e <HAL_TIM_ConfigClockSource+0x43a>
 800da6c:	683b      	ldr	r3, [r7, #0]
 800da6e:	685b      	ldr	r3, [r3, #4]
 800da70:	2b00      	cmp	r3, #0
 800da72:	d00c      	beq.n	800da8e <HAL_TIM_ConfigClockSource+0x43a>
 800da74:	683b      	ldr	r3, [r7, #0]
 800da76:	685b      	ldr	r3, [r3, #4]
 800da78:	2b02      	cmp	r3, #2
 800da7a:	d008      	beq.n	800da8e <HAL_TIM_ConfigClockSource+0x43a>
 800da7c:	683b      	ldr	r3, [r7, #0]
 800da7e:	685b      	ldr	r3, [r3, #4]
 800da80:	2b0a      	cmp	r3, #10
 800da82:	d004      	beq.n	800da8e <HAL_TIM_ConfigClockSource+0x43a>
 800da84:	f241 5198 	movw	r1, #5528	@ 0x1598
 800da88:	4812      	ldr	r0, [pc, #72]	@ (800dad4 <HAL_TIM_ConfigClockSource+0x480>)
 800da8a:	f7f8 ff79 	bl	8006980 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	68db      	ldr	r3, [r3, #12]
 800da92:	2b0f      	cmp	r3, #15
 800da94:	d904      	bls.n	800daa0 <HAL_TIM_ConfigClockSource+0x44c>
 800da96:	f241 5199 	movw	r1, #5529	@ 0x1599
 800da9a:	480e      	ldr	r0, [pc, #56]	@ (800dad4 <HAL_TIM_ConfigClockSource+0x480>)
 800da9c:	f7f8 ff70 	bl	8006980 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800daac:	461a      	mov	r2, r3
 800daae:	f000 fd49 	bl	800e544 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	2150      	movs	r1, #80	@ 0x50
 800dab8:	4618      	mov	r0, r3
 800daba:	f000 fda2 	bl	800e602 <TIM_ITRx_SetConfig>
      break;
 800dabe:	e0f8      	b.n	800dcb2 <HAL_TIM_ConfigClockSource+0x65e>
 800dac0:	40012c00 	.word	0x40012c00
 800dac4:	40000400 	.word	0x40000400
 800dac8:	40000800 	.word	0x40000800
 800dacc:	40000c00 	.word	0x40000c00
 800dad0:	40013400 	.word	0x40013400
 800dad4:	08011594 	.word	0x08011594
 800dad8:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	4a7a      	ldr	r2, [pc, #488]	@ (800dccc <HAL_TIM_ConfigClockSource+0x678>)
 800dae2:	4293      	cmp	r3, r2
 800dae4:	d022      	beq.n	800db2c <HAL_TIM_ConfigClockSource+0x4d8>
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800daee:	d01d      	beq.n	800db2c <HAL_TIM_ConfigClockSource+0x4d8>
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	4a76      	ldr	r2, [pc, #472]	@ (800dcd0 <HAL_TIM_ConfigClockSource+0x67c>)
 800daf6:	4293      	cmp	r3, r2
 800daf8:	d018      	beq.n	800db2c <HAL_TIM_ConfigClockSource+0x4d8>
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	4a75      	ldr	r2, [pc, #468]	@ (800dcd4 <HAL_TIM_ConfigClockSource+0x680>)
 800db00:	4293      	cmp	r3, r2
 800db02:	d013      	beq.n	800db2c <HAL_TIM_ConfigClockSource+0x4d8>
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	4a73      	ldr	r2, [pc, #460]	@ (800dcd8 <HAL_TIM_ConfigClockSource+0x684>)
 800db0a:	4293      	cmp	r3, r2
 800db0c:	d00e      	beq.n	800db2c <HAL_TIM_ConfigClockSource+0x4d8>
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	4a72      	ldr	r2, [pc, #456]	@ (800dcdc <HAL_TIM_ConfigClockSource+0x688>)
 800db14:	4293      	cmp	r3, r2
 800db16:	d009      	beq.n	800db2c <HAL_TIM_ConfigClockSource+0x4d8>
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	4a70      	ldr	r2, [pc, #448]	@ (800dce0 <HAL_TIM_ConfigClockSource+0x68c>)
 800db1e:	4293      	cmp	r3, r2
 800db20:	d004      	beq.n	800db2c <HAL_TIM_ConfigClockSource+0x4d8>
 800db22:	f241 51a5 	movw	r1, #5541	@ 0x15a5
 800db26:	486f      	ldr	r0, [pc, #444]	@ (800dce4 <HAL_TIM_ConfigClockSource+0x690>)
 800db28:	f7f8 ff2a 	bl	8006980 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800db2c:	683b      	ldr	r3, [r7, #0]
 800db2e:	685b      	ldr	r3, [r3, #4]
 800db30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800db34:	d014      	beq.n	800db60 <HAL_TIM_ConfigClockSource+0x50c>
 800db36:	683b      	ldr	r3, [r7, #0]
 800db38:	685b      	ldr	r3, [r3, #4]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d010      	beq.n	800db60 <HAL_TIM_ConfigClockSource+0x50c>
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	685b      	ldr	r3, [r3, #4]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d00c      	beq.n	800db60 <HAL_TIM_ConfigClockSource+0x50c>
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	685b      	ldr	r3, [r3, #4]
 800db4a:	2b02      	cmp	r3, #2
 800db4c:	d008      	beq.n	800db60 <HAL_TIM_ConfigClockSource+0x50c>
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	685b      	ldr	r3, [r3, #4]
 800db52:	2b0a      	cmp	r3, #10
 800db54:	d004      	beq.n	800db60 <HAL_TIM_ConfigClockSource+0x50c>
 800db56:	f241 51a8 	movw	r1, #5544	@ 0x15a8
 800db5a:	4862      	ldr	r0, [pc, #392]	@ (800dce4 <HAL_TIM_ConfigClockSource+0x690>)
 800db5c:	f7f8 ff10 	bl	8006980 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800db60:	683b      	ldr	r3, [r7, #0]
 800db62:	68db      	ldr	r3, [r3, #12]
 800db64:	2b0f      	cmp	r3, #15
 800db66:	d904      	bls.n	800db72 <HAL_TIM_ConfigClockSource+0x51e>
 800db68:	f241 51a9 	movw	r1, #5545	@ 0x15a9
 800db6c:	485d      	ldr	r0, [pc, #372]	@ (800dce4 <HAL_TIM_ConfigClockSource+0x690>)
 800db6e:	f7f8 ff07 	bl	8006980 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800db76:	683b      	ldr	r3, [r7, #0]
 800db78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800db7e:	461a      	mov	r2, r3
 800db80:	f000 fd0f 	bl	800e5a2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	2160      	movs	r1, #96	@ 0x60
 800db8a:	4618      	mov	r0, r3
 800db8c:	f000 fd39 	bl	800e602 <TIM_ITRx_SetConfig>
      break;
 800db90:	e08f      	b.n	800dcb2 <HAL_TIM_ConfigClockSource+0x65e>
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	4a4d      	ldr	r2, [pc, #308]	@ (800dccc <HAL_TIM_ConfigClockSource+0x678>)
 800db98:	4293      	cmp	r3, r2
 800db9a:	d022      	beq.n	800dbe2 <HAL_TIM_ConfigClockSource+0x58e>
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dba4:	d01d      	beq.n	800dbe2 <HAL_TIM_ConfigClockSource+0x58e>
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	4a49      	ldr	r2, [pc, #292]	@ (800dcd0 <HAL_TIM_ConfigClockSource+0x67c>)
 800dbac:	4293      	cmp	r3, r2
 800dbae:	d018      	beq.n	800dbe2 <HAL_TIM_ConfigClockSource+0x58e>
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	4a47      	ldr	r2, [pc, #284]	@ (800dcd4 <HAL_TIM_ConfigClockSource+0x680>)
 800dbb6:	4293      	cmp	r3, r2
 800dbb8:	d013      	beq.n	800dbe2 <HAL_TIM_ConfigClockSource+0x58e>
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	4a46      	ldr	r2, [pc, #280]	@ (800dcd8 <HAL_TIM_ConfigClockSource+0x684>)
 800dbc0:	4293      	cmp	r3, r2
 800dbc2:	d00e      	beq.n	800dbe2 <HAL_TIM_ConfigClockSource+0x58e>
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	4a44      	ldr	r2, [pc, #272]	@ (800dcdc <HAL_TIM_ConfigClockSource+0x688>)
 800dbca:	4293      	cmp	r3, r2
 800dbcc:	d009      	beq.n	800dbe2 <HAL_TIM_ConfigClockSource+0x58e>
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	4a43      	ldr	r2, [pc, #268]	@ (800dce0 <HAL_TIM_ConfigClockSource+0x68c>)
 800dbd4:	4293      	cmp	r3, r2
 800dbd6:	d004      	beq.n	800dbe2 <HAL_TIM_ConfigClockSource+0x58e>
 800dbd8:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 800dbdc:	4841      	ldr	r0, [pc, #260]	@ (800dce4 <HAL_TIM_ConfigClockSource+0x690>)
 800dbde:	f7f8 fecf 	bl	8006980 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800dbe2:	683b      	ldr	r3, [r7, #0]
 800dbe4:	685b      	ldr	r3, [r3, #4]
 800dbe6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dbea:	d014      	beq.n	800dc16 <HAL_TIM_ConfigClockSource+0x5c2>
 800dbec:	683b      	ldr	r3, [r7, #0]
 800dbee:	685b      	ldr	r3, [r3, #4]
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d010      	beq.n	800dc16 <HAL_TIM_ConfigClockSource+0x5c2>
 800dbf4:	683b      	ldr	r3, [r7, #0]
 800dbf6:	685b      	ldr	r3, [r3, #4]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d00c      	beq.n	800dc16 <HAL_TIM_ConfigClockSource+0x5c2>
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	685b      	ldr	r3, [r3, #4]
 800dc00:	2b02      	cmp	r3, #2
 800dc02:	d008      	beq.n	800dc16 <HAL_TIM_ConfigClockSource+0x5c2>
 800dc04:	683b      	ldr	r3, [r7, #0]
 800dc06:	685b      	ldr	r3, [r3, #4]
 800dc08:	2b0a      	cmp	r3, #10
 800dc0a:	d004      	beq.n	800dc16 <HAL_TIM_ConfigClockSource+0x5c2>
 800dc0c:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 800dc10:	4834      	ldr	r0, [pc, #208]	@ (800dce4 <HAL_TIM_ConfigClockSource+0x690>)
 800dc12:	f7f8 feb5 	bl	8006980 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800dc16:	683b      	ldr	r3, [r7, #0]
 800dc18:	68db      	ldr	r3, [r3, #12]
 800dc1a:	2b0f      	cmp	r3, #15
 800dc1c:	d904      	bls.n	800dc28 <HAL_TIM_ConfigClockSource+0x5d4>
 800dc1e:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 800dc22:	4830      	ldr	r0, [pc, #192]	@ (800dce4 <HAL_TIM_ConfigClockSource+0x690>)
 800dc24:	f7f8 feac 	bl	8006980 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800dc2c:	683b      	ldr	r3, [r7, #0]
 800dc2e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800dc34:	461a      	mov	r2, r3
 800dc36:	f000 fc85 	bl	800e544 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	2140      	movs	r1, #64	@ 0x40
 800dc40:	4618      	mov	r0, r3
 800dc42:	f000 fcde 	bl	800e602 <TIM_ITRx_SetConfig>
      break;
 800dc46:	e034      	b.n	800dcb2 <HAL_TIM_ConfigClockSource+0x65e>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	4a1f      	ldr	r2, [pc, #124]	@ (800dccc <HAL_TIM_ConfigClockSource+0x678>)
 800dc4e:	4293      	cmp	r3, r2
 800dc50:	d022      	beq.n	800dc98 <HAL_TIM_ConfigClockSource+0x644>
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc5a:	d01d      	beq.n	800dc98 <HAL_TIM_ConfigClockSource+0x644>
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	4a1b      	ldr	r2, [pc, #108]	@ (800dcd0 <HAL_TIM_ConfigClockSource+0x67c>)
 800dc62:	4293      	cmp	r3, r2
 800dc64:	d018      	beq.n	800dc98 <HAL_TIM_ConfigClockSource+0x644>
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	4a1a      	ldr	r2, [pc, #104]	@ (800dcd4 <HAL_TIM_ConfigClockSource+0x680>)
 800dc6c:	4293      	cmp	r3, r2
 800dc6e:	d013      	beq.n	800dc98 <HAL_TIM_ConfigClockSource+0x644>
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	4a18      	ldr	r2, [pc, #96]	@ (800dcd8 <HAL_TIM_ConfigClockSource+0x684>)
 800dc76:	4293      	cmp	r3, r2
 800dc78:	d00e      	beq.n	800dc98 <HAL_TIM_ConfigClockSource+0x644>
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	4a17      	ldr	r2, [pc, #92]	@ (800dcdc <HAL_TIM_ConfigClockSource+0x688>)
 800dc80:	4293      	cmp	r3, r2
 800dc82:	d009      	beq.n	800dc98 <HAL_TIM_ConfigClockSource+0x644>
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	4a15      	ldr	r2, [pc, #84]	@ (800dce0 <HAL_TIM_ConfigClockSource+0x68c>)
 800dc8a:	4293      	cmp	r3, r2
 800dc8c:	d004      	beq.n	800dc98 <HAL_TIM_ConfigClockSource+0x644>
 800dc8e:	f241 51c8 	movw	r1, #5576	@ 0x15c8
 800dc92:	4814      	ldr	r0, [pc, #80]	@ (800dce4 <HAL_TIM_ConfigClockSource+0x690>)
 800dc94:	f7f8 fe74 	bl	8006980 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681a      	ldr	r2, [r3, #0]
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	4619      	mov	r1, r3
 800dca2:	4610      	mov	r0, r2
 800dca4:	f000 fcad 	bl	800e602 <TIM_ITRx_SetConfig>
      break;
 800dca8:	e003      	b.n	800dcb2 <HAL_TIM_ConfigClockSource+0x65e>
    }

    default:
      status = HAL_ERROR;
 800dcaa:	2301      	movs	r3, #1
 800dcac:	73fb      	strb	r3, [r7, #15]
      break;
 800dcae:	e000      	b.n	800dcb2 <HAL_TIM_ConfigClockSource+0x65e>
      break;
 800dcb0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	2201      	movs	r2, #1
 800dcb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800dcc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	3710      	adds	r7, #16
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	bd80      	pop	{r7, pc}
 800dccc:	40012c00 	.word	0x40012c00
 800dcd0:	40000400 	.word	0x40000400
 800dcd4:	40000800 	.word	0x40000800
 800dcd8:	40000c00 	.word	0x40000c00
 800dcdc:	40013400 	.word	0x40013400
 800dce0:	40014000 	.word	0x40014000
 800dce4:	08011594 	.word	0x08011594

0800dce8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800dce8:	b480      	push	{r7}
 800dcea:	b083      	sub	sp, #12
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800dcf0:	bf00      	nop
 800dcf2:	370c      	adds	r7, #12
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfa:	4770      	bx	lr

0800dcfc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800dcfc:	b480      	push	{r7}
 800dcfe:	b083      	sub	sp, #12
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800dd04:	bf00      	nop
 800dd06:	370c      	adds	r7, #12
 800dd08:	46bd      	mov	sp, r7
 800dd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0e:	4770      	bx	lr

0800dd10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800dd10:	b480      	push	{r7}
 800dd12:	b083      	sub	sp, #12
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800dd18:	bf00      	nop
 800dd1a:	370c      	adds	r7, #12
 800dd1c:	46bd      	mov	sp, r7
 800dd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd22:	4770      	bx	lr

0800dd24 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800dd24:	b480      	push	{r7}
 800dd26:	b083      	sub	sp, #12
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800dd2c:	bf00      	nop
 800dd2e:	370c      	adds	r7, #12
 800dd30:	46bd      	mov	sp, r7
 800dd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd36:	4770      	bx	lr

0800dd38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800dd38:	b480      	push	{r7}
 800dd3a:	b085      	sub	sp, #20
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
 800dd40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	4a46      	ldr	r2, [pc, #280]	@ (800de64 <TIM_Base_SetConfig+0x12c>)
 800dd4c:	4293      	cmp	r3, r2
 800dd4e:	d013      	beq.n	800dd78 <TIM_Base_SetConfig+0x40>
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd56:	d00f      	beq.n	800dd78 <TIM_Base_SetConfig+0x40>
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	4a43      	ldr	r2, [pc, #268]	@ (800de68 <TIM_Base_SetConfig+0x130>)
 800dd5c:	4293      	cmp	r3, r2
 800dd5e:	d00b      	beq.n	800dd78 <TIM_Base_SetConfig+0x40>
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	4a42      	ldr	r2, [pc, #264]	@ (800de6c <TIM_Base_SetConfig+0x134>)
 800dd64:	4293      	cmp	r3, r2
 800dd66:	d007      	beq.n	800dd78 <TIM_Base_SetConfig+0x40>
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	4a41      	ldr	r2, [pc, #260]	@ (800de70 <TIM_Base_SetConfig+0x138>)
 800dd6c:	4293      	cmp	r3, r2
 800dd6e:	d003      	beq.n	800dd78 <TIM_Base_SetConfig+0x40>
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	4a40      	ldr	r2, [pc, #256]	@ (800de74 <TIM_Base_SetConfig+0x13c>)
 800dd74:	4293      	cmp	r3, r2
 800dd76:	d108      	bne.n	800dd8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dd7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dd80:	683b      	ldr	r3, [r7, #0]
 800dd82:	685b      	ldr	r3, [r3, #4]
 800dd84:	68fa      	ldr	r2, [r7, #12]
 800dd86:	4313      	orrs	r3, r2
 800dd88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	4a35      	ldr	r2, [pc, #212]	@ (800de64 <TIM_Base_SetConfig+0x12c>)
 800dd8e:	4293      	cmp	r3, r2
 800dd90:	d01f      	beq.n	800ddd2 <TIM_Base_SetConfig+0x9a>
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd98:	d01b      	beq.n	800ddd2 <TIM_Base_SetConfig+0x9a>
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	4a32      	ldr	r2, [pc, #200]	@ (800de68 <TIM_Base_SetConfig+0x130>)
 800dd9e:	4293      	cmp	r3, r2
 800dda0:	d017      	beq.n	800ddd2 <TIM_Base_SetConfig+0x9a>
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	4a31      	ldr	r2, [pc, #196]	@ (800de6c <TIM_Base_SetConfig+0x134>)
 800dda6:	4293      	cmp	r3, r2
 800dda8:	d013      	beq.n	800ddd2 <TIM_Base_SetConfig+0x9a>
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	4a30      	ldr	r2, [pc, #192]	@ (800de70 <TIM_Base_SetConfig+0x138>)
 800ddae:	4293      	cmp	r3, r2
 800ddb0:	d00f      	beq.n	800ddd2 <TIM_Base_SetConfig+0x9a>
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	4a2f      	ldr	r2, [pc, #188]	@ (800de74 <TIM_Base_SetConfig+0x13c>)
 800ddb6:	4293      	cmp	r3, r2
 800ddb8:	d00b      	beq.n	800ddd2 <TIM_Base_SetConfig+0x9a>
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	4a2e      	ldr	r2, [pc, #184]	@ (800de78 <TIM_Base_SetConfig+0x140>)
 800ddbe:	4293      	cmp	r3, r2
 800ddc0:	d007      	beq.n	800ddd2 <TIM_Base_SetConfig+0x9a>
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	4a2d      	ldr	r2, [pc, #180]	@ (800de7c <TIM_Base_SetConfig+0x144>)
 800ddc6:	4293      	cmp	r3, r2
 800ddc8:	d003      	beq.n	800ddd2 <TIM_Base_SetConfig+0x9a>
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	4a2c      	ldr	r2, [pc, #176]	@ (800de80 <TIM_Base_SetConfig+0x148>)
 800ddce:	4293      	cmp	r3, r2
 800ddd0:	d108      	bne.n	800dde4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ddd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ddda:	683b      	ldr	r3, [r7, #0]
 800dddc:	68db      	ldr	r3, [r3, #12]
 800ddde:	68fa      	ldr	r2, [r7, #12]
 800dde0:	4313      	orrs	r3, r2
 800dde2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ddea:	683b      	ldr	r3, [r7, #0]
 800ddec:	695b      	ldr	r3, [r3, #20]
 800ddee:	4313      	orrs	r3, r2
 800ddf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	68fa      	ldr	r2, [r7, #12]
 800ddf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	689a      	ldr	r2, [r3, #8]
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800de00:	683b      	ldr	r3, [r7, #0]
 800de02:	681a      	ldr	r2, [r3, #0]
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	4a16      	ldr	r2, [pc, #88]	@ (800de64 <TIM_Base_SetConfig+0x12c>)
 800de0c:	4293      	cmp	r3, r2
 800de0e:	d00f      	beq.n	800de30 <TIM_Base_SetConfig+0xf8>
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	4a18      	ldr	r2, [pc, #96]	@ (800de74 <TIM_Base_SetConfig+0x13c>)
 800de14:	4293      	cmp	r3, r2
 800de16:	d00b      	beq.n	800de30 <TIM_Base_SetConfig+0xf8>
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	4a17      	ldr	r2, [pc, #92]	@ (800de78 <TIM_Base_SetConfig+0x140>)
 800de1c:	4293      	cmp	r3, r2
 800de1e:	d007      	beq.n	800de30 <TIM_Base_SetConfig+0xf8>
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	4a16      	ldr	r2, [pc, #88]	@ (800de7c <TIM_Base_SetConfig+0x144>)
 800de24:	4293      	cmp	r3, r2
 800de26:	d003      	beq.n	800de30 <TIM_Base_SetConfig+0xf8>
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	4a15      	ldr	r2, [pc, #84]	@ (800de80 <TIM_Base_SetConfig+0x148>)
 800de2c:	4293      	cmp	r3, r2
 800de2e:	d103      	bne.n	800de38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	691a      	ldr	r2, [r3, #16]
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	2201      	movs	r2, #1
 800de3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	691b      	ldr	r3, [r3, #16]
 800de42:	f003 0301 	and.w	r3, r3, #1
 800de46:	2b01      	cmp	r3, #1
 800de48:	d105      	bne.n	800de56 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	691b      	ldr	r3, [r3, #16]
 800de4e:	f023 0201 	bic.w	r2, r3, #1
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	611a      	str	r2, [r3, #16]
  }
}
 800de56:	bf00      	nop
 800de58:	3714      	adds	r7, #20
 800de5a:	46bd      	mov	sp, r7
 800de5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de60:	4770      	bx	lr
 800de62:	bf00      	nop
 800de64:	40012c00 	.word	0x40012c00
 800de68:	40000400 	.word	0x40000400
 800de6c:	40000800 	.word	0x40000800
 800de70:	40000c00 	.word	0x40000c00
 800de74:	40013400 	.word	0x40013400
 800de78:	40014000 	.word	0x40014000
 800de7c:	40014400 	.word	0x40014400
 800de80:	40014800 	.word	0x40014800

0800de84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800de84:	b580      	push	{r7, lr}
 800de86:	b086      	sub	sp, #24
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
 800de8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	6a1b      	ldr	r3, [r3, #32]
 800de92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	6a1b      	ldr	r3, [r3, #32]
 800de98:	f023 0201 	bic.w	r2, r3, #1
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	685b      	ldr	r3, [r3, #4]
 800dea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	699b      	ldr	r3, [r3, #24]
 800deaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800deb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800deb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	f023 0303 	bic.w	r3, r3, #3
 800debe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dec0:	683b      	ldr	r3, [r7, #0]
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	68fa      	ldr	r2, [r7, #12]
 800dec6:	4313      	orrs	r3, r2
 800dec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800deca:	697b      	ldr	r3, [r7, #20]
 800decc:	f023 0302 	bic.w	r3, r3, #2
 800ded0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ded2:	683b      	ldr	r3, [r7, #0]
 800ded4:	689b      	ldr	r3, [r3, #8]
 800ded6:	697a      	ldr	r2, [r7, #20]
 800ded8:	4313      	orrs	r3, r2
 800deda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	4a40      	ldr	r2, [pc, #256]	@ (800dfe0 <TIM_OC1_SetConfig+0x15c>)
 800dee0:	4293      	cmp	r3, r2
 800dee2:	d00f      	beq.n	800df04 <TIM_OC1_SetConfig+0x80>
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	4a3f      	ldr	r2, [pc, #252]	@ (800dfe4 <TIM_OC1_SetConfig+0x160>)
 800dee8:	4293      	cmp	r3, r2
 800deea:	d00b      	beq.n	800df04 <TIM_OC1_SetConfig+0x80>
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	4a3e      	ldr	r2, [pc, #248]	@ (800dfe8 <TIM_OC1_SetConfig+0x164>)
 800def0:	4293      	cmp	r3, r2
 800def2:	d007      	beq.n	800df04 <TIM_OC1_SetConfig+0x80>
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	4a3d      	ldr	r2, [pc, #244]	@ (800dfec <TIM_OC1_SetConfig+0x168>)
 800def8:	4293      	cmp	r3, r2
 800defa:	d003      	beq.n	800df04 <TIM_OC1_SetConfig+0x80>
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	4a3c      	ldr	r2, [pc, #240]	@ (800dff0 <TIM_OC1_SetConfig+0x16c>)
 800df00:	4293      	cmp	r3, r2
 800df02:	d119      	bne.n	800df38 <TIM_OC1_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800df04:	683b      	ldr	r3, [r7, #0]
 800df06:	68db      	ldr	r3, [r3, #12]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d008      	beq.n	800df1e <TIM_OC1_SetConfig+0x9a>
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	68db      	ldr	r3, [r3, #12]
 800df10:	2b08      	cmp	r3, #8
 800df12:	d004      	beq.n	800df1e <TIM_OC1_SetConfig+0x9a>
 800df14:	f641 316e 	movw	r1, #7022	@ 0x1b6e
 800df18:	4836      	ldr	r0, [pc, #216]	@ (800dff4 <TIM_OC1_SetConfig+0x170>)
 800df1a:	f7f8 fd31 	bl	8006980 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800df1e:	697b      	ldr	r3, [r7, #20]
 800df20:	f023 0308 	bic.w	r3, r3, #8
 800df24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800df26:	683b      	ldr	r3, [r7, #0]
 800df28:	68db      	ldr	r3, [r3, #12]
 800df2a:	697a      	ldr	r2, [r7, #20]
 800df2c:	4313      	orrs	r3, r2
 800df2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800df30:	697b      	ldr	r3, [r7, #20]
 800df32:	f023 0304 	bic.w	r3, r3, #4
 800df36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	4a29      	ldr	r2, [pc, #164]	@ (800dfe0 <TIM_OC1_SetConfig+0x15c>)
 800df3c:	4293      	cmp	r3, r2
 800df3e:	d00f      	beq.n	800df60 <TIM_OC1_SetConfig+0xdc>
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	4a28      	ldr	r2, [pc, #160]	@ (800dfe4 <TIM_OC1_SetConfig+0x160>)
 800df44:	4293      	cmp	r3, r2
 800df46:	d00b      	beq.n	800df60 <TIM_OC1_SetConfig+0xdc>
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	4a27      	ldr	r2, [pc, #156]	@ (800dfe8 <TIM_OC1_SetConfig+0x164>)
 800df4c:	4293      	cmp	r3, r2
 800df4e:	d007      	beq.n	800df60 <TIM_OC1_SetConfig+0xdc>
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	4a26      	ldr	r2, [pc, #152]	@ (800dfec <TIM_OC1_SetConfig+0x168>)
 800df54:	4293      	cmp	r3, r2
 800df56:	d003      	beq.n	800df60 <TIM_OC1_SetConfig+0xdc>
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	4a25      	ldr	r2, [pc, #148]	@ (800dff0 <TIM_OC1_SetConfig+0x16c>)
 800df5c:	4293      	cmp	r3, r2
 800df5e:	d12d      	bne.n	800dfbc <TIM_OC1_SetConfig+0x138>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800df60:	683b      	ldr	r3, [r7, #0]
 800df62:	699b      	ldr	r3, [r3, #24]
 800df64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800df68:	d008      	beq.n	800df7c <TIM_OC1_SetConfig+0xf8>
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	699b      	ldr	r3, [r3, #24]
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d004      	beq.n	800df7c <TIM_OC1_SetConfig+0xf8>
 800df72:	f641 317b 	movw	r1, #7035	@ 0x1b7b
 800df76:	481f      	ldr	r0, [pc, #124]	@ (800dff4 <TIM_OC1_SetConfig+0x170>)
 800df78:	f7f8 fd02 	bl	8006980 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800df7c:	683b      	ldr	r3, [r7, #0]
 800df7e:	695b      	ldr	r3, [r3, #20]
 800df80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800df84:	d008      	beq.n	800df98 <TIM_OC1_SetConfig+0x114>
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	695b      	ldr	r3, [r3, #20]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d004      	beq.n	800df98 <TIM_OC1_SetConfig+0x114>
 800df8e:	f641 317c 	movw	r1, #7036	@ 0x1b7c
 800df92:	4818      	ldr	r0, [pc, #96]	@ (800dff4 <TIM_OC1_SetConfig+0x170>)
 800df94:	f7f8 fcf4 	bl	8006980 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800df98:	693b      	ldr	r3, [r7, #16]
 800df9a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dfa0:	693b      	ldr	r3, [r7, #16]
 800dfa2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800dfa6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	695b      	ldr	r3, [r3, #20]
 800dfac:	693a      	ldr	r2, [r7, #16]
 800dfae:	4313      	orrs	r3, r2
 800dfb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dfb2:	683b      	ldr	r3, [r7, #0]
 800dfb4:	699b      	ldr	r3, [r3, #24]
 800dfb6:	693a      	ldr	r2, [r7, #16]
 800dfb8:	4313      	orrs	r3, r2
 800dfba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	693a      	ldr	r2, [r7, #16]
 800dfc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	68fa      	ldr	r2, [r7, #12]
 800dfc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dfc8:	683b      	ldr	r3, [r7, #0]
 800dfca:	685a      	ldr	r2, [r3, #4]
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	697a      	ldr	r2, [r7, #20]
 800dfd4:	621a      	str	r2, [r3, #32]
}
 800dfd6:	bf00      	nop
 800dfd8:	3718      	adds	r7, #24
 800dfda:	46bd      	mov	sp, r7
 800dfdc:	bd80      	pop	{r7, pc}
 800dfde:	bf00      	nop
 800dfe0:	40012c00 	.word	0x40012c00
 800dfe4:	40013400 	.word	0x40013400
 800dfe8:	40014000 	.word	0x40014000
 800dfec:	40014400 	.word	0x40014400
 800dff0:	40014800 	.word	0x40014800
 800dff4:	08011594 	.word	0x08011594

0800dff8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b086      	sub	sp, #24
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
 800e000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	6a1b      	ldr	r3, [r3, #32]
 800e006:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	6a1b      	ldr	r3, [r3, #32]
 800e00c:	f023 0210 	bic.w	r2, r3, #16
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	685b      	ldr	r3, [r3, #4]
 800e018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	699b      	ldr	r3, [r3, #24]
 800e01e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e026:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e02a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e032:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e034:	683b      	ldr	r3, [r7, #0]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	021b      	lsls	r3, r3, #8
 800e03a:	68fa      	ldr	r2, [r7, #12]
 800e03c:	4313      	orrs	r3, r2
 800e03e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e040:	697b      	ldr	r3, [r7, #20]
 800e042:	f023 0320 	bic.w	r3, r3, #32
 800e046:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	689b      	ldr	r3, [r3, #8]
 800e04c:	011b      	lsls	r3, r3, #4
 800e04e:	697a      	ldr	r2, [r7, #20]
 800e050:	4313      	orrs	r3, r2
 800e052:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	4a3b      	ldr	r2, [pc, #236]	@ (800e144 <TIM_OC2_SetConfig+0x14c>)
 800e058:	4293      	cmp	r3, r2
 800e05a:	d003      	beq.n	800e064 <TIM_OC2_SetConfig+0x6c>
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	4a3a      	ldr	r2, [pc, #232]	@ (800e148 <TIM_OC2_SetConfig+0x150>)
 800e060:	4293      	cmp	r3, r2
 800e062:	d11a      	bne.n	800e09a <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800e064:	683b      	ldr	r3, [r7, #0]
 800e066:	68db      	ldr	r3, [r3, #12]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d008      	beq.n	800e07e <TIM_OC2_SetConfig+0x86>
 800e06c:	683b      	ldr	r3, [r7, #0]
 800e06e:	68db      	ldr	r3, [r3, #12]
 800e070:	2b08      	cmp	r3, #8
 800e072:	d004      	beq.n	800e07e <TIM_OC2_SetConfig+0x86>
 800e074:	f641 31ba 	movw	r1, #7098	@ 0x1bba
 800e078:	4834      	ldr	r0, [pc, #208]	@ (800e14c <TIM_OC2_SetConfig+0x154>)
 800e07a:	f7f8 fc81 	bl	8006980 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e07e:	697b      	ldr	r3, [r7, #20]
 800e080:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e084:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	68db      	ldr	r3, [r3, #12]
 800e08a:	011b      	lsls	r3, r3, #4
 800e08c:	697a      	ldr	r2, [r7, #20]
 800e08e:	4313      	orrs	r3, r2
 800e090:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e092:	697b      	ldr	r3, [r7, #20]
 800e094:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e098:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	4a29      	ldr	r2, [pc, #164]	@ (800e144 <TIM_OC2_SetConfig+0x14c>)
 800e09e:	4293      	cmp	r3, r2
 800e0a0:	d00f      	beq.n	800e0c2 <TIM_OC2_SetConfig+0xca>
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	4a28      	ldr	r2, [pc, #160]	@ (800e148 <TIM_OC2_SetConfig+0x150>)
 800e0a6:	4293      	cmp	r3, r2
 800e0a8:	d00b      	beq.n	800e0c2 <TIM_OC2_SetConfig+0xca>
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	4a28      	ldr	r2, [pc, #160]	@ (800e150 <TIM_OC2_SetConfig+0x158>)
 800e0ae:	4293      	cmp	r3, r2
 800e0b0:	d007      	beq.n	800e0c2 <TIM_OC2_SetConfig+0xca>
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	4a27      	ldr	r2, [pc, #156]	@ (800e154 <TIM_OC2_SetConfig+0x15c>)
 800e0b6:	4293      	cmp	r3, r2
 800e0b8:	d003      	beq.n	800e0c2 <TIM_OC2_SetConfig+0xca>
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	4a26      	ldr	r2, [pc, #152]	@ (800e158 <TIM_OC2_SetConfig+0x160>)
 800e0be:	4293      	cmp	r3, r2
 800e0c0:	d12f      	bne.n	800e122 <TIM_OC2_SetConfig+0x12a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	699b      	ldr	r3, [r3, #24]
 800e0c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e0ca:	d008      	beq.n	800e0de <TIM_OC2_SetConfig+0xe6>
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	699b      	ldr	r3, [r3, #24]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d004      	beq.n	800e0de <TIM_OC2_SetConfig+0xe6>
 800e0d4:	f641 31c7 	movw	r1, #7111	@ 0x1bc7
 800e0d8:	481c      	ldr	r0, [pc, #112]	@ (800e14c <TIM_OC2_SetConfig+0x154>)
 800e0da:	f7f8 fc51 	bl	8006980 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e0de:	683b      	ldr	r3, [r7, #0]
 800e0e0:	695b      	ldr	r3, [r3, #20]
 800e0e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e0e6:	d008      	beq.n	800e0fa <TIM_OC2_SetConfig+0x102>
 800e0e8:	683b      	ldr	r3, [r7, #0]
 800e0ea:	695b      	ldr	r3, [r3, #20]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d004      	beq.n	800e0fa <TIM_OC2_SetConfig+0x102>
 800e0f0:	f641 31c8 	movw	r1, #7112	@ 0x1bc8
 800e0f4:	4815      	ldr	r0, [pc, #84]	@ (800e14c <TIM_OC2_SetConfig+0x154>)
 800e0f6:	f7f8 fc43 	bl	8006980 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e0fa:	693b      	ldr	r3, [r7, #16]
 800e0fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e100:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e102:	693b      	ldr	r3, [r7, #16]
 800e104:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e108:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	695b      	ldr	r3, [r3, #20]
 800e10e:	009b      	lsls	r3, r3, #2
 800e110:	693a      	ldr	r2, [r7, #16]
 800e112:	4313      	orrs	r3, r2
 800e114:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	699b      	ldr	r3, [r3, #24]
 800e11a:	009b      	lsls	r3, r3, #2
 800e11c:	693a      	ldr	r2, [r7, #16]
 800e11e:	4313      	orrs	r3, r2
 800e120:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	693a      	ldr	r2, [r7, #16]
 800e126:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	68fa      	ldr	r2, [r7, #12]
 800e12c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e12e:	683b      	ldr	r3, [r7, #0]
 800e130:	685a      	ldr	r2, [r3, #4]
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	697a      	ldr	r2, [r7, #20]
 800e13a:	621a      	str	r2, [r3, #32]
}
 800e13c:	bf00      	nop
 800e13e:	3718      	adds	r7, #24
 800e140:	46bd      	mov	sp, r7
 800e142:	bd80      	pop	{r7, pc}
 800e144:	40012c00 	.word	0x40012c00
 800e148:	40013400 	.word	0x40013400
 800e14c:	08011594 	.word	0x08011594
 800e150:	40014000 	.word	0x40014000
 800e154:	40014400 	.word	0x40014400
 800e158:	40014800 	.word	0x40014800

0800e15c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b086      	sub	sp, #24
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
 800e164:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	6a1b      	ldr	r3, [r3, #32]
 800e16a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	6a1b      	ldr	r3, [r3, #32]
 800e170:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	685b      	ldr	r3, [r3, #4]
 800e17c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	69db      	ldr	r3, [r3, #28]
 800e182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e18a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e18e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	f023 0303 	bic.w	r3, r3, #3
 800e196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	68fa      	ldr	r2, [r7, #12]
 800e19e:	4313      	orrs	r3, r2
 800e1a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e1a2:	697b      	ldr	r3, [r7, #20]
 800e1a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e1a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	689b      	ldr	r3, [r3, #8]
 800e1ae:	021b      	lsls	r3, r3, #8
 800e1b0:	697a      	ldr	r2, [r7, #20]
 800e1b2:	4313      	orrs	r3, r2
 800e1b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	4a3b      	ldr	r2, [pc, #236]	@ (800e2a8 <TIM_OC3_SetConfig+0x14c>)
 800e1ba:	4293      	cmp	r3, r2
 800e1bc:	d003      	beq.n	800e1c6 <TIM_OC3_SetConfig+0x6a>
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	4a3a      	ldr	r2, [pc, #232]	@ (800e2ac <TIM_OC3_SetConfig+0x150>)
 800e1c2:	4293      	cmp	r3, r2
 800e1c4:	d11a      	bne.n	800e1fc <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800e1c6:	683b      	ldr	r3, [r7, #0]
 800e1c8:	68db      	ldr	r3, [r3, #12]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d008      	beq.n	800e1e0 <TIM_OC3_SetConfig+0x84>
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	68db      	ldr	r3, [r3, #12]
 800e1d2:	2b08      	cmp	r3, #8
 800e1d4:	d004      	beq.n	800e1e0 <TIM_OC3_SetConfig+0x84>
 800e1d6:	f641 4105 	movw	r1, #7173	@ 0x1c05
 800e1da:	4835      	ldr	r0, [pc, #212]	@ (800e2b0 <TIM_OC3_SetConfig+0x154>)
 800e1dc:	f7f8 fbd0 	bl	8006980 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e1e0:	697b      	ldr	r3, [r7, #20]
 800e1e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e1e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e1e8:	683b      	ldr	r3, [r7, #0]
 800e1ea:	68db      	ldr	r3, [r3, #12]
 800e1ec:	021b      	lsls	r3, r3, #8
 800e1ee:	697a      	ldr	r2, [r7, #20]
 800e1f0:	4313      	orrs	r3, r2
 800e1f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e1f4:	697b      	ldr	r3, [r7, #20]
 800e1f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e1fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	4a2a      	ldr	r2, [pc, #168]	@ (800e2a8 <TIM_OC3_SetConfig+0x14c>)
 800e200:	4293      	cmp	r3, r2
 800e202:	d00f      	beq.n	800e224 <TIM_OC3_SetConfig+0xc8>
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	4a29      	ldr	r2, [pc, #164]	@ (800e2ac <TIM_OC3_SetConfig+0x150>)
 800e208:	4293      	cmp	r3, r2
 800e20a:	d00b      	beq.n	800e224 <TIM_OC3_SetConfig+0xc8>
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	4a29      	ldr	r2, [pc, #164]	@ (800e2b4 <TIM_OC3_SetConfig+0x158>)
 800e210:	4293      	cmp	r3, r2
 800e212:	d007      	beq.n	800e224 <TIM_OC3_SetConfig+0xc8>
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	4a28      	ldr	r2, [pc, #160]	@ (800e2b8 <TIM_OC3_SetConfig+0x15c>)
 800e218:	4293      	cmp	r3, r2
 800e21a:	d003      	beq.n	800e224 <TIM_OC3_SetConfig+0xc8>
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	4a27      	ldr	r2, [pc, #156]	@ (800e2bc <TIM_OC3_SetConfig+0x160>)
 800e220:	4293      	cmp	r3, r2
 800e222:	d12f      	bne.n	800e284 <TIM_OC3_SetConfig+0x128>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	699b      	ldr	r3, [r3, #24]
 800e228:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e22c:	d008      	beq.n	800e240 <TIM_OC3_SetConfig+0xe4>
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	699b      	ldr	r3, [r3, #24]
 800e232:	2b00      	cmp	r3, #0
 800e234:	d004      	beq.n	800e240 <TIM_OC3_SetConfig+0xe4>
 800e236:	f641 4112 	movw	r1, #7186	@ 0x1c12
 800e23a:	481d      	ldr	r0, [pc, #116]	@ (800e2b0 <TIM_OC3_SetConfig+0x154>)
 800e23c:	f7f8 fba0 	bl	8006980 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e240:	683b      	ldr	r3, [r7, #0]
 800e242:	695b      	ldr	r3, [r3, #20]
 800e244:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e248:	d008      	beq.n	800e25c <TIM_OC3_SetConfig+0x100>
 800e24a:	683b      	ldr	r3, [r7, #0]
 800e24c:	695b      	ldr	r3, [r3, #20]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d004      	beq.n	800e25c <TIM_OC3_SetConfig+0x100>
 800e252:	f641 4113 	movw	r1, #7187	@ 0x1c13
 800e256:	4816      	ldr	r0, [pc, #88]	@ (800e2b0 <TIM_OC3_SetConfig+0x154>)
 800e258:	f7f8 fb92 	bl	8006980 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e25c:	693b      	ldr	r3, [r7, #16]
 800e25e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e262:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e264:	693b      	ldr	r3, [r7, #16]
 800e266:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e26a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e26c:	683b      	ldr	r3, [r7, #0]
 800e26e:	695b      	ldr	r3, [r3, #20]
 800e270:	011b      	lsls	r3, r3, #4
 800e272:	693a      	ldr	r2, [r7, #16]
 800e274:	4313      	orrs	r3, r2
 800e276:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e278:	683b      	ldr	r3, [r7, #0]
 800e27a:	699b      	ldr	r3, [r3, #24]
 800e27c:	011b      	lsls	r3, r3, #4
 800e27e:	693a      	ldr	r2, [r7, #16]
 800e280:	4313      	orrs	r3, r2
 800e282:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	693a      	ldr	r2, [r7, #16]
 800e288:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	68fa      	ldr	r2, [r7, #12]
 800e28e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e290:	683b      	ldr	r3, [r7, #0]
 800e292:	685a      	ldr	r2, [r3, #4]
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	697a      	ldr	r2, [r7, #20]
 800e29c:	621a      	str	r2, [r3, #32]
}
 800e29e:	bf00      	nop
 800e2a0:	3718      	adds	r7, #24
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bd80      	pop	{r7, pc}
 800e2a6:	bf00      	nop
 800e2a8:	40012c00 	.word	0x40012c00
 800e2ac:	40013400 	.word	0x40013400
 800e2b0:	08011594 	.word	0x08011594
 800e2b4:	40014000 	.word	0x40014000
 800e2b8:	40014400 	.word	0x40014400
 800e2bc:	40014800 	.word	0x40014800

0800e2c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b086      	sub	sp, #24
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
 800e2c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	6a1b      	ldr	r3, [r3, #32]
 800e2ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	6a1b      	ldr	r3, [r3, #32]
 800e2d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	685b      	ldr	r3, [r3, #4]
 800e2e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	69db      	ldr	r3, [r3, #28]
 800e2e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e2ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e2f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e2fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	021b      	lsls	r3, r3, #8
 800e302:	68fa      	ldr	r2, [r7, #12]
 800e304:	4313      	orrs	r3, r2
 800e306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e308:	693b      	ldr	r3, [r7, #16]
 800e30a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e30e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	689b      	ldr	r3, [r3, #8]
 800e314:	031b      	lsls	r3, r3, #12
 800e316:	693a      	ldr	r2, [r7, #16]
 800e318:	4313      	orrs	r3, r2
 800e31a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	4a1e      	ldr	r2, [pc, #120]	@ (800e398 <TIM_OC4_SetConfig+0xd8>)
 800e320:	4293      	cmp	r3, r2
 800e322:	d00f      	beq.n	800e344 <TIM_OC4_SetConfig+0x84>
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	4a1d      	ldr	r2, [pc, #116]	@ (800e39c <TIM_OC4_SetConfig+0xdc>)
 800e328:	4293      	cmp	r3, r2
 800e32a:	d00b      	beq.n	800e344 <TIM_OC4_SetConfig+0x84>
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	4a1c      	ldr	r2, [pc, #112]	@ (800e3a0 <TIM_OC4_SetConfig+0xe0>)
 800e330:	4293      	cmp	r3, r2
 800e332:	d007      	beq.n	800e344 <TIM_OC4_SetConfig+0x84>
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	4a1b      	ldr	r2, [pc, #108]	@ (800e3a4 <TIM_OC4_SetConfig+0xe4>)
 800e338:	4293      	cmp	r3, r2
 800e33a:	d003      	beq.n	800e344 <TIM_OC4_SetConfig+0x84>
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	4a1a      	ldr	r2, [pc, #104]	@ (800e3a8 <TIM_OC4_SetConfig+0xe8>)
 800e340:	4293      	cmp	r3, r2
 800e342:	d117      	bne.n	800e374 <TIM_OC4_SetConfig+0xb4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	695b      	ldr	r3, [r3, #20]
 800e348:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e34c:	d008      	beq.n	800e360 <TIM_OC4_SetConfig+0xa0>
 800e34e:	683b      	ldr	r3, [r7, #0]
 800e350:	695b      	ldr	r3, [r3, #20]
 800e352:	2b00      	cmp	r3, #0
 800e354:	d004      	beq.n	800e360 <TIM_OC4_SetConfig+0xa0>
 800e356:	f641 4152 	movw	r1, #7250	@ 0x1c52
 800e35a:	4814      	ldr	r0, [pc, #80]	@ (800e3ac <TIM_OC4_SetConfig+0xec>)
 800e35c:	f7f8 fb10 	bl	8006980 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e360:	697b      	ldr	r3, [r7, #20]
 800e362:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e366:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e368:	683b      	ldr	r3, [r7, #0]
 800e36a:	695b      	ldr	r3, [r3, #20]
 800e36c:	019b      	lsls	r3, r3, #6
 800e36e:	697a      	ldr	r2, [r7, #20]
 800e370:	4313      	orrs	r3, r2
 800e372:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	697a      	ldr	r2, [r7, #20]
 800e378:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	68fa      	ldr	r2, [r7, #12]
 800e37e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e380:	683b      	ldr	r3, [r7, #0]
 800e382:	685a      	ldr	r2, [r3, #4]
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	693a      	ldr	r2, [r7, #16]
 800e38c:	621a      	str	r2, [r3, #32]
}
 800e38e:	bf00      	nop
 800e390:	3718      	adds	r7, #24
 800e392:	46bd      	mov	sp, r7
 800e394:	bd80      	pop	{r7, pc}
 800e396:	bf00      	nop
 800e398:	40012c00 	.word	0x40012c00
 800e39c:	40013400 	.word	0x40013400
 800e3a0:	40014000 	.word	0x40014000
 800e3a4:	40014400 	.word	0x40014400
 800e3a8:	40014800 	.word	0x40014800
 800e3ac:	08011594 	.word	0x08011594

0800e3b0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e3b0:	b480      	push	{r7}
 800e3b2:	b087      	sub	sp, #28
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]
 800e3b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	6a1b      	ldr	r3, [r3, #32]
 800e3be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	6a1b      	ldr	r3, [r3, #32]
 800e3c4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	685b      	ldr	r3, [r3, #4]
 800e3d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e3d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e3de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e3e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e3e4:	683b      	ldr	r3, [r7, #0]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	68fa      	ldr	r2, [r7, #12]
 800e3ea:	4313      	orrs	r3, r2
 800e3ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e3ee:	693b      	ldr	r3, [r7, #16]
 800e3f0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e3f4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e3f6:	683b      	ldr	r3, [r7, #0]
 800e3f8:	689b      	ldr	r3, [r3, #8]
 800e3fa:	041b      	lsls	r3, r3, #16
 800e3fc:	693a      	ldr	r2, [r7, #16]
 800e3fe:	4313      	orrs	r3, r2
 800e400:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	4a17      	ldr	r2, [pc, #92]	@ (800e464 <TIM_OC5_SetConfig+0xb4>)
 800e406:	4293      	cmp	r3, r2
 800e408:	d00f      	beq.n	800e42a <TIM_OC5_SetConfig+0x7a>
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	4a16      	ldr	r2, [pc, #88]	@ (800e468 <TIM_OC5_SetConfig+0xb8>)
 800e40e:	4293      	cmp	r3, r2
 800e410:	d00b      	beq.n	800e42a <TIM_OC5_SetConfig+0x7a>
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	4a15      	ldr	r2, [pc, #84]	@ (800e46c <TIM_OC5_SetConfig+0xbc>)
 800e416:	4293      	cmp	r3, r2
 800e418:	d007      	beq.n	800e42a <TIM_OC5_SetConfig+0x7a>
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	4a14      	ldr	r2, [pc, #80]	@ (800e470 <TIM_OC5_SetConfig+0xc0>)
 800e41e:	4293      	cmp	r3, r2
 800e420:	d003      	beq.n	800e42a <TIM_OC5_SetConfig+0x7a>
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	4a13      	ldr	r2, [pc, #76]	@ (800e474 <TIM_OC5_SetConfig+0xc4>)
 800e426:	4293      	cmp	r3, r2
 800e428:	d109      	bne.n	800e43e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e42a:	697b      	ldr	r3, [r7, #20]
 800e42c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e430:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e432:	683b      	ldr	r3, [r7, #0]
 800e434:	695b      	ldr	r3, [r3, #20]
 800e436:	021b      	lsls	r3, r3, #8
 800e438:	697a      	ldr	r2, [r7, #20]
 800e43a:	4313      	orrs	r3, r2
 800e43c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	697a      	ldr	r2, [r7, #20]
 800e442:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	68fa      	ldr	r2, [r7, #12]
 800e448:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e44a:	683b      	ldr	r3, [r7, #0]
 800e44c:	685a      	ldr	r2, [r3, #4]
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	693a      	ldr	r2, [r7, #16]
 800e456:	621a      	str	r2, [r3, #32]
}
 800e458:	bf00      	nop
 800e45a:	371c      	adds	r7, #28
 800e45c:	46bd      	mov	sp, r7
 800e45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e462:	4770      	bx	lr
 800e464:	40012c00 	.word	0x40012c00
 800e468:	40013400 	.word	0x40013400
 800e46c:	40014000 	.word	0x40014000
 800e470:	40014400 	.word	0x40014400
 800e474:	40014800 	.word	0x40014800

0800e478 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e478:	b480      	push	{r7}
 800e47a:	b087      	sub	sp, #28
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
 800e480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6a1b      	ldr	r3, [r3, #32]
 800e486:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	6a1b      	ldr	r3, [r3, #32]
 800e48c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	685b      	ldr	r3, [r3, #4]
 800e498:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e49e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e4a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e4aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	021b      	lsls	r3, r3, #8
 800e4b2:	68fa      	ldr	r2, [r7, #12]
 800e4b4:	4313      	orrs	r3, r2
 800e4b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e4b8:	693b      	ldr	r3, [r7, #16]
 800e4ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e4be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	689b      	ldr	r3, [r3, #8]
 800e4c4:	051b      	lsls	r3, r3, #20
 800e4c6:	693a      	ldr	r2, [r7, #16]
 800e4c8:	4313      	orrs	r3, r2
 800e4ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	4a18      	ldr	r2, [pc, #96]	@ (800e530 <TIM_OC6_SetConfig+0xb8>)
 800e4d0:	4293      	cmp	r3, r2
 800e4d2:	d00f      	beq.n	800e4f4 <TIM_OC6_SetConfig+0x7c>
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	4a17      	ldr	r2, [pc, #92]	@ (800e534 <TIM_OC6_SetConfig+0xbc>)
 800e4d8:	4293      	cmp	r3, r2
 800e4da:	d00b      	beq.n	800e4f4 <TIM_OC6_SetConfig+0x7c>
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	4a16      	ldr	r2, [pc, #88]	@ (800e538 <TIM_OC6_SetConfig+0xc0>)
 800e4e0:	4293      	cmp	r3, r2
 800e4e2:	d007      	beq.n	800e4f4 <TIM_OC6_SetConfig+0x7c>
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	4a15      	ldr	r2, [pc, #84]	@ (800e53c <TIM_OC6_SetConfig+0xc4>)
 800e4e8:	4293      	cmp	r3, r2
 800e4ea:	d003      	beq.n	800e4f4 <TIM_OC6_SetConfig+0x7c>
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	4a14      	ldr	r2, [pc, #80]	@ (800e540 <TIM_OC6_SetConfig+0xc8>)
 800e4f0:	4293      	cmp	r3, r2
 800e4f2:	d109      	bne.n	800e508 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e4f4:	697b      	ldr	r3, [r7, #20]
 800e4f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e4fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	695b      	ldr	r3, [r3, #20]
 800e500:	029b      	lsls	r3, r3, #10
 800e502:	697a      	ldr	r2, [r7, #20]
 800e504:	4313      	orrs	r3, r2
 800e506:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	697a      	ldr	r2, [r7, #20]
 800e50c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	68fa      	ldr	r2, [r7, #12]
 800e512:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e514:	683b      	ldr	r3, [r7, #0]
 800e516:	685a      	ldr	r2, [r3, #4]
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	693a      	ldr	r2, [r7, #16]
 800e520:	621a      	str	r2, [r3, #32]
}
 800e522:	bf00      	nop
 800e524:	371c      	adds	r7, #28
 800e526:	46bd      	mov	sp, r7
 800e528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e52c:	4770      	bx	lr
 800e52e:	bf00      	nop
 800e530:	40012c00 	.word	0x40012c00
 800e534:	40013400 	.word	0x40013400
 800e538:	40014000 	.word	0x40014000
 800e53c:	40014400 	.word	0x40014400
 800e540:	40014800 	.word	0x40014800

0800e544 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e544:	b480      	push	{r7}
 800e546:	b087      	sub	sp, #28
 800e548:	af00      	add	r7, sp, #0
 800e54a:	60f8      	str	r0, [r7, #12]
 800e54c:	60b9      	str	r1, [r7, #8]
 800e54e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	6a1b      	ldr	r3, [r3, #32]
 800e554:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	6a1b      	ldr	r3, [r3, #32]
 800e55a:	f023 0201 	bic.w	r2, r3, #1
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	699b      	ldr	r3, [r3, #24]
 800e566:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e568:	693b      	ldr	r3, [r7, #16]
 800e56a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e56e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	011b      	lsls	r3, r3, #4
 800e574:	693a      	ldr	r2, [r7, #16]
 800e576:	4313      	orrs	r3, r2
 800e578:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e57a:	697b      	ldr	r3, [r7, #20]
 800e57c:	f023 030a 	bic.w	r3, r3, #10
 800e580:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e582:	697a      	ldr	r2, [r7, #20]
 800e584:	68bb      	ldr	r3, [r7, #8]
 800e586:	4313      	orrs	r3, r2
 800e588:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	693a      	ldr	r2, [r7, #16]
 800e58e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	697a      	ldr	r2, [r7, #20]
 800e594:	621a      	str	r2, [r3, #32]
}
 800e596:	bf00      	nop
 800e598:	371c      	adds	r7, #28
 800e59a:	46bd      	mov	sp, r7
 800e59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5a0:	4770      	bx	lr

0800e5a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e5a2:	b480      	push	{r7}
 800e5a4:	b087      	sub	sp, #28
 800e5a6:	af00      	add	r7, sp, #0
 800e5a8:	60f8      	str	r0, [r7, #12]
 800e5aa:	60b9      	str	r1, [r7, #8]
 800e5ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	6a1b      	ldr	r3, [r3, #32]
 800e5b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	6a1b      	ldr	r3, [r3, #32]
 800e5b8:	f023 0210 	bic.w	r2, r3, #16
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	699b      	ldr	r3, [r3, #24]
 800e5c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e5c6:	693b      	ldr	r3, [r7, #16]
 800e5c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800e5cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	031b      	lsls	r3, r3, #12
 800e5d2:	693a      	ldr	r2, [r7, #16]
 800e5d4:	4313      	orrs	r3, r2
 800e5d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e5d8:	697b      	ldr	r3, [r7, #20]
 800e5da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800e5de:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e5e0:	68bb      	ldr	r3, [r7, #8]
 800e5e2:	011b      	lsls	r3, r3, #4
 800e5e4:	697a      	ldr	r2, [r7, #20]
 800e5e6:	4313      	orrs	r3, r2
 800e5e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	693a      	ldr	r2, [r7, #16]
 800e5ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	697a      	ldr	r2, [r7, #20]
 800e5f4:	621a      	str	r2, [r3, #32]
}
 800e5f6:	bf00      	nop
 800e5f8:	371c      	adds	r7, #28
 800e5fa:	46bd      	mov	sp, r7
 800e5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e600:	4770      	bx	lr

0800e602 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e602:	b480      	push	{r7}
 800e604:	b085      	sub	sp, #20
 800e606:	af00      	add	r7, sp, #0
 800e608:	6078      	str	r0, [r7, #4]
 800e60a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	689b      	ldr	r3, [r3, #8]
 800e610:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e618:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e61a:	683a      	ldr	r2, [r7, #0]
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	4313      	orrs	r3, r2
 800e620:	f043 0307 	orr.w	r3, r3, #7
 800e624:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	68fa      	ldr	r2, [r7, #12]
 800e62a:	609a      	str	r2, [r3, #8]
}
 800e62c:	bf00      	nop
 800e62e:	3714      	adds	r7, #20
 800e630:	46bd      	mov	sp, r7
 800e632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e636:	4770      	bx	lr

0800e638 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e638:	b480      	push	{r7}
 800e63a:	b087      	sub	sp, #28
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	60f8      	str	r0, [r7, #12]
 800e640:	60b9      	str	r1, [r7, #8]
 800e642:	607a      	str	r2, [r7, #4]
 800e644:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	689b      	ldr	r3, [r3, #8]
 800e64a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e64c:	697b      	ldr	r3, [r7, #20]
 800e64e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e652:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e654:	683b      	ldr	r3, [r7, #0]
 800e656:	021a      	lsls	r2, r3, #8
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	431a      	orrs	r2, r3
 800e65c:	68bb      	ldr	r3, [r7, #8]
 800e65e:	4313      	orrs	r3, r2
 800e660:	697a      	ldr	r2, [r7, #20]
 800e662:	4313      	orrs	r3, r2
 800e664:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	697a      	ldr	r2, [r7, #20]
 800e66a:	609a      	str	r2, [r3, #8]
}
 800e66c:	bf00      	nop
 800e66e:	371c      	adds	r7, #28
 800e670:	46bd      	mov	sp, r7
 800e672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e676:	4770      	bx	lr

0800e678 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	b086      	sub	sp, #24
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	60f8      	str	r0, [r7, #12]
 800e680:	60b9      	str	r1, [r7, #8]
 800e682:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	4a2f      	ldr	r2, [pc, #188]	@ (800e744 <TIM_CCxChannelCmd+0xcc>)
 800e688:	4293      	cmp	r3, r2
 800e68a:	d024      	beq.n	800e6d6 <TIM_CCxChannelCmd+0x5e>
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e692:	d020      	beq.n	800e6d6 <TIM_CCxChannelCmd+0x5e>
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	4a2c      	ldr	r2, [pc, #176]	@ (800e748 <TIM_CCxChannelCmd+0xd0>)
 800e698:	4293      	cmp	r3, r2
 800e69a:	d01c      	beq.n	800e6d6 <TIM_CCxChannelCmd+0x5e>
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	4a2b      	ldr	r2, [pc, #172]	@ (800e74c <TIM_CCxChannelCmd+0xd4>)
 800e6a0:	4293      	cmp	r3, r2
 800e6a2:	d018      	beq.n	800e6d6 <TIM_CCxChannelCmd+0x5e>
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	4a2a      	ldr	r2, [pc, #168]	@ (800e750 <TIM_CCxChannelCmd+0xd8>)
 800e6a8:	4293      	cmp	r3, r2
 800e6aa:	d014      	beq.n	800e6d6 <TIM_CCxChannelCmd+0x5e>
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	4a29      	ldr	r2, [pc, #164]	@ (800e754 <TIM_CCxChannelCmd+0xdc>)
 800e6b0:	4293      	cmp	r3, r2
 800e6b2:	d010      	beq.n	800e6d6 <TIM_CCxChannelCmd+0x5e>
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	4a28      	ldr	r2, [pc, #160]	@ (800e758 <TIM_CCxChannelCmd+0xe0>)
 800e6b8:	4293      	cmp	r3, r2
 800e6ba:	d00c      	beq.n	800e6d6 <TIM_CCxChannelCmd+0x5e>
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	4a27      	ldr	r2, [pc, #156]	@ (800e75c <TIM_CCxChannelCmd+0xe4>)
 800e6c0:	4293      	cmp	r3, r2
 800e6c2:	d008      	beq.n	800e6d6 <TIM_CCxChannelCmd+0x5e>
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	4a26      	ldr	r2, [pc, #152]	@ (800e760 <TIM_CCxChannelCmd+0xe8>)
 800e6c8:	4293      	cmp	r3, r2
 800e6ca:	d004      	beq.n	800e6d6 <TIM_CCxChannelCmd+0x5e>
 800e6cc:	f641 61ac 	movw	r1, #7852	@ 0x1eac
 800e6d0:	4824      	ldr	r0, [pc, #144]	@ (800e764 <TIM_CCxChannelCmd+0xec>)
 800e6d2:	f7f8 f955 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800e6d6:	68bb      	ldr	r3, [r7, #8]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d016      	beq.n	800e70a <TIM_CCxChannelCmd+0x92>
 800e6dc:	68bb      	ldr	r3, [r7, #8]
 800e6de:	2b04      	cmp	r3, #4
 800e6e0:	d013      	beq.n	800e70a <TIM_CCxChannelCmd+0x92>
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	2b08      	cmp	r3, #8
 800e6e6:	d010      	beq.n	800e70a <TIM_CCxChannelCmd+0x92>
 800e6e8:	68bb      	ldr	r3, [r7, #8]
 800e6ea:	2b0c      	cmp	r3, #12
 800e6ec:	d00d      	beq.n	800e70a <TIM_CCxChannelCmd+0x92>
 800e6ee:	68bb      	ldr	r3, [r7, #8]
 800e6f0:	2b10      	cmp	r3, #16
 800e6f2:	d00a      	beq.n	800e70a <TIM_CCxChannelCmd+0x92>
 800e6f4:	68bb      	ldr	r3, [r7, #8]
 800e6f6:	2b14      	cmp	r3, #20
 800e6f8:	d007      	beq.n	800e70a <TIM_CCxChannelCmd+0x92>
 800e6fa:	68bb      	ldr	r3, [r7, #8]
 800e6fc:	2b3c      	cmp	r3, #60	@ 0x3c
 800e6fe:	d004      	beq.n	800e70a <TIM_CCxChannelCmd+0x92>
 800e700:	f641 61ad 	movw	r1, #7853	@ 0x1ead
 800e704:	4817      	ldr	r0, [pc, #92]	@ (800e764 <TIM_CCxChannelCmd+0xec>)
 800e706:	f7f8 f93b 	bl	8006980 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e70a:	68bb      	ldr	r3, [r7, #8]
 800e70c:	f003 031f 	and.w	r3, r3, #31
 800e710:	2201      	movs	r2, #1
 800e712:	fa02 f303 	lsl.w	r3, r2, r3
 800e716:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	6a1a      	ldr	r2, [r3, #32]
 800e71c:	697b      	ldr	r3, [r7, #20]
 800e71e:	43db      	mvns	r3, r3
 800e720:	401a      	ands	r2, r3
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	6a1a      	ldr	r2, [r3, #32]
 800e72a:	68bb      	ldr	r3, [r7, #8]
 800e72c:	f003 031f 	and.w	r3, r3, #31
 800e730:	6879      	ldr	r1, [r7, #4]
 800e732:	fa01 f303 	lsl.w	r3, r1, r3
 800e736:	431a      	orrs	r2, r3
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	621a      	str	r2, [r3, #32]
}
 800e73c:	bf00      	nop
 800e73e:	3718      	adds	r7, #24
 800e740:	46bd      	mov	sp, r7
 800e742:	bd80      	pop	{r7, pc}
 800e744:	40012c00 	.word	0x40012c00
 800e748:	40000400 	.word	0x40000400
 800e74c:	40000800 	.word	0x40000800
 800e750:	40000c00 	.word	0x40000c00
 800e754:	40013400 	.word	0x40013400
 800e758:	40014000 	.word	0x40014000
 800e75c:	40014400 	.word	0x40014400
 800e760:	40014800 	.word	0x40014800
 800e764:	08011594 	.word	0x08011594

0800e768 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b084      	sub	sp, #16
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
 800e770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	4a34      	ldr	r2, [pc, #208]	@ (800e848 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e778:	4293      	cmp	r3, r2
 800e77a:	d02c      	beq.n	800e7d6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e784:	d027      	beq.n	800e7d6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	4a30      	ldr	r2, [pc, #192]	@ (800e84c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800e78c:	4293      	cmp	r3, r2
 800e78e:	d022      	beq.n	800e7d6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	4a2e      	ldr	r2, [pc, #184]	@ (800e850 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800e796:	4293      	cmp	r3, r2
 800e798:	d01d      	beq.n	800e7d6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	4a2d      	ldr	r2, [pc, #180]	@ (800e854 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800e7a0:	4293      	cmp	r3, r2
 800e7a2:	d018      	beq.n	800e7d6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	4a2b      	ldr	r2, [pc, #172]	@ (800e858 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e7aa:	4293      	cmp	r3, r2
 800e7ac:	d013      	beq.n	800e7d6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	4a2a      	ldr	r2, [pc, #168]	@ (800e85c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e7b4:	4293      	cmp	r3, r2
 800e7b6:	d00e      	beq.n	800e7d6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	4a28      	ldr	r2, [pc, #160]	@ (800e860 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800e7be:	4293      	cmp	r3, r2
 800e7c0:	d009      	beq.n	800e7d6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	4a27      	ldr	r2, [pc, #156]	@ (800e864 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800e7c8:	4293      	cmp	r3, r2
 800e7ca:	d004      	beq.n	800e7d6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800e7cc:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 800e7d0:	4825      	ldr	r0, [pc, #148]	@ (800e868 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e7d2:	f7f8 f8d5 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800e7d6:	683b      	ldr	r3, [r7, #0]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d020      	beq.n	800e820 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e7de:	683b      	ldr	r3, [r7, #0]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	2b10      	cmp	r3, #16
 800e7e4:	d01c      	beq.n	800e820 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e7e6:	683b      	ldr	r3, [r7, #0]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	2b20      	cmp	r3, #32
 800e7ec:	d018      	beq.n	800e820 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	2b30      	cmp	r3, #48	@ 0x30
 800e7f4:	d014      	beq.n	800e820 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e7f6:	683b      	ldr	r3, [r7, #0]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	2b40      	cmp	r3, #64	@ 0x40
 800e7fc:	d010      	beq.n	800e820 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	2b50      	cmp	r3, #80	@ 0x50
 800e804:	d00c      	beq.n	800e820 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e806:	683b      	ldr	r3, [r7, #0]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	2b60      	cmp	r3, #96	@ 0x60
 800e80c:	d008      	beq.n	800e820 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e80e:	683b      	ldr	r3, [r7, #0]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	2b70      	cmp	r3, #112	@ 0x70
 800e814:	d004      	beq.n	800e820 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e816:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 800e81a:	4813      	ldr	r0, [pc, #76]	@ (800e868 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e81c:	f7f8 f8b0 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	689b      	ldr	r3, [r3, #8]
 800e824:	2b80      	cmp	r3, #128	@ 0x80
 800e826:	d008      	beq.n	800e83a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800e828:	683b      	ldr	r3, [r7, #0]
 800e82a:	689b      	ldr	r3, [r3, #8]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d004      	beq.n	800e83a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 800e830:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 800e834:	480c      	ldr	r0, [pc, #48]	@ (800e868 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800e836:	f7f8 f8a3 	bl	8006980 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e840:	2b01      	cmp	r3, #1
 800e842:	d113      	bne.n	800e86c <HAL_TIMEx_MasterConfigSynchronization+0x104>
 800e844:	2302      	movs	r3, #2
 800e846:	e0d3      	b.n	800e9f0 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 800e848:	40012c00 	.word	0x40012c00
 800e84c:	40000400 	.word	0x40000400
 800e850:	40000800 	.word	0x40000800
 800e854:	40000c00 	.word	0x40000c00
 800e858:	40001000 	.word	0x40001000
 800e85c:	40001400 	.word	0x40001400
 800e860:	40013400 	.word	0x40013400
 800e864:	40014000 	.word	0x40014000
 800e868:	080115cc 	.word	0x080115cc
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	2201      	movs	r2, #1
 800e870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	2202      	movs	r2, #2
 800e878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	685b      	ldr	r3, [r3, #4]
 800e882:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	689b      	ldr	r3, [r3, #8]
 800e88a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	4a59      	ldr	r2, [pc, #356]	@ (800e9f8 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800e892:	4293      	cmp	r3, r2
 800e894:	d004      	beq.n	800e8a0 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	4a58      	ldr	r2, [pc, #352]	@ (800e9fc <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800e89c:	4293      	cmp	r3, r2
 800e89e:	d161      	bne.n	800e964 <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 800e8a0:	683b      	ldr	r3, [r7, #0]
 800e8a2:	685b      	ldr	r3, [r3, #4]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d054      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e8a8:	683b      	ldr	r3, [r7, #0]
 800e8aa:	685b      	ldr	r3, [r3, #4]
 800e8ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e8b0:	d04f      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	685b      	ldr	r3, [r3, #4]
 800e8b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e8ba:	d04a      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e8bc:	683b      	ldr	r3, [r7, #0]
 800e8be:	685b      	ldr	r3, [r3, #4]
 800e8c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e8c4:	d045      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e8c6:	683b      	ldr	r3, [r7, #0]
 800e8c8:	685b      	ldr	r3, [r3, #4]
 800e8ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e8ce:	d040      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	685b      	ldr	r3, [r3, #4]
 800e8d4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800e8d8:	d03b      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e8da:	683b      	ldr	r3, [r7, #0]
 800e8dc:	685b      	ldr	r3, [r3, #4]
 800e8de:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e8e2:	d036      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e8e4:	683b      	ldr	r3, [r7, #0]
 800e8e6:	685b      	ldr	r3, [r3, #4]
 800e8e8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e8ec:	d031      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e8ee:	683b      	ldr	r3, [r7, #0]
 800e8f0:	685b      	ldr	r3, [r3, #4]
 800e8f2:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 800e8f6:	d02c      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e8f8:	683b      	ldr	r3, [r7, #0]
 800e8fa:	685b      	ldr	r3, [r3, #4]
 800e8fc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e900:	d027      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	685b      	ldr	r3, [r3, #4]
 800e906:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 800e90a:	d022      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	685b      	ldr	r3, [r3, #4]
 800e910:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800e914:	d01d      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e916:	683b      	ldr	r3, [r7, #0]
 800e918:	685b      	ldr	r3, [r3, #4]
 800e91a:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 800e91e:	d018      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e920:	683b      	ldr	r3, [r7, #0]
 800e922:	685b      	ldr	r3, [r3, #4]
 800e924:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800e928:	d013      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	685b      	ldr	r3, [r3, #4]
 800e92e:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 800e932:	d00e      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e934:	683b      	ldr	r3, [r7, #0]
 800e936:	685b      	ldr	r3, [r3, #4]
 800e938:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 800e93c:	d009      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e93e:	683b      	ldr	r3, [r7, #0]
 800e940:	685b      	ldr	r3, [r3, #4]
 800e942:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 800e946:	d004      	beq.n	800e952 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 800e948:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800e94c:	482c      	ldr	r0, [pc, #176]	@ (800ea00 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 800e94e:	f7f8 f817 	bl	8006980 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e958:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e95a:	683b      	ldr	r3, [r7, #0]
 800e95c:	685b      	ldr	r3, [r3, #4]
 800e95e:	68fa      	ldr	r2, [r7, #12]
 800e960:	4313      	orrs	r3, r2
 800e962:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e96a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e96c:	683b      	ldr	r3, [r7, #0]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	68fa      	ldr	r2, [r7, #12]
 800e972:	4313      	orrs	r3, r2
 800e974:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	68fa      	ldr	r2, [r7, #12]
 800e97c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	4a1d      	ldr	r2, [pc, #116]	@ (800e9f8 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 800e984:	4293      	cmp	r3, r2
 800e986:	d01d      	beq.n	800e9c4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e990:	d018      	beq.n	800e9c4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	4a1b      	ldr	r2, [pc, #108]	@ (800ea04 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 800e998:	4293      	cmp	r3, r2
 800e99a:	d013      	beq.n	800e9c4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	4a19      	ldr	r2, [pc, #100]	@ (800ea08 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 800e9a2:	4293      	cmp	r3, r2
 800e9a4:	d00e      	beq.n	800e9c4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	4a18      	ldr	r2, [pc, #96]	@ (800ea0c <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 800e9ac:	4293      	cmp	r3, r2
 800e9ae:	d009      	beq.n	800e9c4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	4a11      	ldr	r2, [pc, #68]	@ (800e9fc <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 800e9b6:	4293      	cmp	r3, r2
 800e9b8:	d004      	beq.n	800e9c4 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	4a14      	ldr	r2, [pc, #80]	@ (800ea10 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 800e9c0:	4293      	cmp	r3, r2
 800e9c2:	d10c      	bne.n	800e9de <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e9c4:	68bb      	ldr	r3, [r7, #8]
 800e9c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e9ca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e9cc:	683b      	ldr	r3, [r7, #0]
 800e9ce:	689b      	ldr	r3, [r3, #8]
 800e9d0:	68ba      	ldr	r2, [r7, #8]
 800e9d2:	4313      	orrs	r3, r2
 800e9d4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	68ba      	ldr	r2, [r7, #8]
 800e9dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	2201      	movs	r2, #1
 800e9e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e9ee:	2300      	movs	r3, #0
}
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	3710      	adds	r7, #16
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	bd80      	pop	{r7, pc}
 800e9f8:	40012c00 	.word	0x40012c00
 800e9fc:	40013400 	.word	0x40013400
 800ea00:	080115cc 	.word	0x080115cc
 800ea04:	40000400 	.word	0x40000400
 800ea08:	40000800 	.word	0x40000800
 800ea0c:	40000c00 	.word	0x40000c00
 800ea10:	40014000 	.word	0x40014000

0800ea14 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ea14:	b580      	push	{r7, lr}
 800ea16:	b084      	sub	sp, #16
 800ea18:	af00      	add	r7, sp, #0
 800ea1a:	6078      	str	r0, [r7, #4]
 800ea1c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ea1e:	2300      	movs	r3, #0
 800ea20:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	4a91      	ldr	r2, [pc, #580]	@ (800ec6c <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800ea28:	4293      	cmp	r3, r2
 800ea2a:	d018      	beq.n	800ea5e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	4a8f      	ldr	r2, [pc, #572]	@ (800ec70 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800ea32:	4293      	cmp	r3, r2
 800ea34:	d013      	beq.n	800ea5e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	4a8e      	ldr	r2, [pc, #568]	@ (800ec74 <HAL_TIMEx_ConfigBreakDeadTime+0x260>)
 800ea3c:	4293      	cmp	r3, r2
 800ea3e:	d00e      	beq.n	800ea5e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	4a8c      	ldr	r2, [pc, #560]	@ (800ec78 <HAL_TIMEx_ConfigBreakDeadTime+0x264>)
 800ea46:	4293      	cmp	r3, r2
 800ea48:	d009      	beq.n	800ea5e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	4a8b      	ldr	r2, [pc, #556]	@ (800ec7c <HAL_TIMEx_ConfigBreakDeadTime+0x268>)
 800ea50:	4293      	cmp	r3, r2
 800ea52:	d004      	beq.n	800ea5e <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
 800ea54:	f240 71f5 	movw	r1, #2037	@ 0x7f5
 800ea58:	4889      	ldr	r0, [pc, #548]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ea5a:	f7f7 ff91 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ea66:	d008      	beq.n	800ea7a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800ea68:	683b      	ldr	r3, [r7, #0]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d004      	beq.n	800ea7a <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800ea70:	f240 71f6 	movw	r1, #2038	@ 0x7f6
 800ea74:	4882      	ldr	r0, [pc, #520]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ea76:	f7f7 ff83 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	685b      	ldr	r3, [r3, #4]
 800ea7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ea82:	d008      	beq.n	800ea96 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	685b      	ldr	r3, [r3, #4]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d004      	beq.n	800ea96 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 800ea8c:	f240 71f7 	movw	r1, #2039	@ 0x7f7
 800ea90:	487b      	ldr	r0, [pc, #492]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ea92:	f7f7 ff75 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800ea96:	683b      	ldr	r3, [r7, #0]
 800ea98:	689b      	ldr	r3, [r3, #8]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d013      	beq.n	800eac6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800ea9e:	683b      	ldr	r3, [r7, #0]
 800eaa0:	689b      	ldr	r3, [r3, #8]
 800eaa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eaa6:	d00e      	beq.n	800eac6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	689b      	ldr	r3, [r3, #8]
 800eaac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800eab0:	d009      	beq.n	800eac6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800eab2:	683b      	ldr	r3, [r7, #0]
 800eab4:	689b      	ldr	r3, [r3, #8]
 800eab6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800eaba:	d004      	beq.n	800eac6 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800eabc:	f44f 61ff 	mov.w	r1, #2040	@ 0x7f8
 800eac0:	486f      	ldr	r0, [pc, #444]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800eac2:	f7f7 ff5d 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800eac6:	683b      	ldr	r3, [r7, #0]
 800eac8:	68db      	ldr	r3, [r3, #12]
 800eaca:	2bff      	cmp	r3, #255	@ 0xff
 800eacc:	d904      	bls.n	800ead8 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>
 800eace:	f240 71f9 	movw	r1, #2041	@ 0x7f9
 800ead2:	486b      	ldr	r0, [pc, #428]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ead4:	f7f7 ff54 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800ead8:	683b      	ldr	r3, [r7, #0]
 800eada:	691b      	ldr	r3, [r3, #16]
 800eadc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eae0:	d008      	beq.n	800eaf4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800eae2:	683b      	ldr	r3, [r7, #0]
 800eae4:	691b      	ldr	r3, [r3, #16]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d004      	beq.n	800eaf4 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800eaea:	f240 71fa 	movw	r1, #2042	@ 0x7fa
 800eaee:	4864      	ldr	r0, [pc, #400]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800eaf0:	f7f7 ff46 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	695b      	ldr	r3, [r3, #20]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d009      	beq.n	800eb10 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800eafc:	683b      	ldr	r3, [r7, #0]
 800eafe:	695b      	ldr	r3, [r3, #20]
 800eb00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eb04:	d004      	beq.n	800eb10 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800eb06:	f240 71fb 	movw	r1, #2043	@ 0x7fb
 800eb0a:	485d      	ldr	r0, [pc, #372]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800eb0c:	f7f7 ff38 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
 800eb10:	683b      	ldr	r3, [r7, #0]
 800eb12:	699b      	ldr	r3, [r3, #24]
 800eb14:	2b0f      	cmp	r3, #15
 800eb16:	d904      	bls.n	800eb22 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800eb18:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 800eb1c:	4858      	ldr	r0, [pc, #352]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800eb1e:	f7f7 ff2f 	bl	8006980 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800eb22:	683b      	ldr	r3, [r7, #0]
 800eb24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb26:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800eb2a:	d008      	beq.n	800eb3e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800eb2c:	683b      	ldr	r3, [r7, #0]
 800eb2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d004      	beq.n	800eb3e <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800eb34:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800eb38:	4851      	ldr	r0, [pc, #324]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800eb3a:	f7f7 ff21 	bl	8006980 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eb44:	2b01      	cmp	r3, #1
 800eb46:	d101      	bne.n	800eb4c <HAL_TIMEx_ConfigBreakDeadTime+0x138>
 800eb48:	2302      	movs	r3, #2
 800eb4a:	e08a      	b.n	800ec62 <HAL_TIMEx_ConfigBreakDeadTime+0x24e>
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	2201      	movs	r2, #1
 800eb50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800eb5a:	683b      	ldr	r3, [r7, #0]
 800eb5c:	68db      	ldr	r3, [r3, #12]
 800eb5e:	4313      	orrs	r3, r2
 800eb60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	689b      	ldr	r3, [r3, #8]
 800eb6c:	4313      	orrs	r3, r2
 800eb6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800eb76:	683b      	ldr	r3, [r7, #0]
 800eb78:	685b      	ldr	r3, [r3, #4]
 800eb7a:	4313      	orrs	r3, r2
 800eb7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800eb84:	683b      	ldr	r3, [r7, #0]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	4313      	orrs	r3, r2
 800eb8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800eb92:	683b      	ldr	r3, [r7, #0]
 800eb94:	691b      	ldr	r3, [r3, #16]
 800eb96:	4313      	orrs	r3, r2
 800eb98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800eba0:	683b      	ldr	r3, [r7, #0]
 800eba2:	695b      	ldr	r3, [r3, #20]
 800eba4:	4313      	orrs	r3, r2
 800eba6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ebae:	683b      	ldr	r3, [r7, #0]
 800ebb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebb2:	4313      	orrs	r3, r2
 800ebb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	699b      	ldr	r3, [r3, #24]
 800ebc0:	041b      	lsls	r3, r3, #16
 800ebc2:	4313      	orrs	r3, r2
 800ebc4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	4a28      	ldr	r2, [pc, #160]	@ (800ec6c <HAL_TIMEx_ConfigBreakDeadTime+0x258>)
 800ebcc:	4293      	cmp	r3, r2
 800ebce:	d004      	beq.n	800ebda <HAL_TIMEx_ConfigBreakDeadTime+0x1c6>
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	4a26      	ldr	r2, [pc, #152]	@ (800ec70 <HAL_TIMEx_ConfigBreakDeadTime+0x25c>)
 800ebd6:	4293      	cmp	r3, r2
 800ebd8:	d13a      	bne.n	800ec50 <HAL_TIMEx_ConfigBreakDeadTime+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	69db      	ldr	r3, [r3, #28]
 800ebde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ebe2:	d008      	beq.n	800ebf6 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800ebe4:	683b      	ldr	r3, [r7, #0]
 800ebe6:	69db      	ldr	r3, [r3, #28]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d004      	beq.n	800ebf6 <HAL_TIMEx_ConfigBreakDeadTime+0x1e2>
 800ebec:	f640 0112 	movw	r1, #2066	@ 0x812
 800ebf0:	4823      	ldr	r0, [pc, #140]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ebf2:	f7f7 fec5 	bl	8006980 <assert_failed>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
 800ebf6:	683b      	ldr	r3, [r7, #0]
 800ebf8:	6a1b      	ldr	r3, [r3, #32]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d009      	beq.n	800ec12 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800ebfe:	683b      	ldr	r3, [r7, #0]
 800ec00:	6a1b      	ldr	r3, [r3, #32]
 800ec02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ec06:	d004      	beq.n	800ec12 <HAL_TIMEx_ConfigBreakDeadTime+0x1fe>
 800ec08:	f640 0113 	movw	r1, #2067	@ 0x813
 800ec0c:	481c      	ldr	r0, [pc, #112]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ec0e:	f7f7 feb7 	bl	8006980 <assert_failed>
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec16:	2b0f      	cmp	r3, #15
 800ec18:	d904      	bls.n	800ec24 <HAL_TIMEx_ConfigBreakDeadTime+0x210>
 800ec1a:	f640 0114 	movw	r1, #2068	@ 0x814
 800ec1e:	4818      	ldr	r0, [pc, #96]	@ (800ec80 <HAL_TIMEx_ConfigBreakDeadTime+0x26c>)
 800ec20:	f7f7 feae 	bl	8006980 <assert_failed>

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800ec2a:	683b      	ldr	r3, [r7, #0]
 800ec2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec2e:	051b      	lsls	r3, r3, #20
 800ec30:	4313      	orrs	r3, r2
 800ec32:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ec3a:	683b      	ldr	r3, [r7, #0]
 800ec3c:	69db      	ldr	r3, [r3, #28]
 800ec3e:	4313      	orrs	r3, r2
 800ec40:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ec48:	683b      	ldr	r3, [r7, #0]
 800ec4a:	6a1b      	ldr	r3, [r3, #32]
 800ec4c:	4313      	orrs	r3, r2
 800ec4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	68fa      	ldr	r2, [r7, #12]
 800ec56:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ec60:	2300      	movs	r3, #0
}
 800ec62:	4618      	mov	r0, r3
 800ec64:	3710      	adds	r7, #16
 800ec66:	46bd      	mov	sp, r7
 800ec68:	bd80      	pop	{r7, pc}
 800ec6a:	bf00      	nop
 800ec6c:	40012c00 	.word	0x40012c00
 800ec70:	40013400 	.word	0x40013400
 800ec74:	40014000 	.word	0x40014000
 800ec78:	40014400 	.word	0x40014400
 800ec7c:	40014800 	.word	0x40014800
 800ec80:	080115cc 	.word	0x080115cc

0800ec84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ec84:	b480      	push	{r7}
 800ec86:	b083      	sub	sp, #12
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ec8c:	bf00      	nop
 800ec8e:	370c      	adds	r7, #12
 800ec90:	46bd      	mov	sp, r7
 800ec92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec96:	4770      	bx	lr

0800ec98 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ec98:	b480      	push	{r7}
 800ec9a:	b083      	sub	sp, #12
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800eca0:	bf00      	nop
 800eca2:	370c      	adds	r7, #12
 800eca4:	46bd      	mov	sp, r7
 800eca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecaa:	4770      	bx	lr

0800ecac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ecac:	b480      	push	{r7}
 800ecae:	b083      	sub	sp, #12
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ecb4:	bf00      	nop
 800ecb6:	370c      	adds	r7, #12
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecbe:	4770      	bx	lr

0800ecc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ecc0:	b580      	push	{r7, lr}
 800ecc2:	b082      	sub	sp, #8
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d101      	bne.n	800ecd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ecce:	2301      	movs	r3, #1
 800ecd0:	e08b      	b.n	800edea <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	699b      	ldr	r3, [r3, #24]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d023      	beq.n	800ed22 <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	4a45      	ldr	r2, [pc, #276]	@ (800edf4 <HAL_UART_Init+0x134>)
 800ece0:	4293      	cmp	r3, r2
 800ece2:	d041      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	4a43      	ldr	r2, [pc, #268]	@ (800edf8 <HAL_UART_Init+0x138>)
 800ecea:	4293      	cmp	r3, r2
 800ecec:	d03c      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	4a42      	ldr	r2, [pc, #264]	@ (800edfc <HAL_UART_Init+0x13c>)
 800ecf4:	4293      	cmp	r3, r2
 800ecf6:	d037      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	4a40      	ldr	r2, [pc, #256]	@ (800ee00 <HAL_UART_Init+0x140>)
 800ecfe:	4293      	cmp	r3, r2
 800ed00:	d032      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	4a3f      	ldr	r2, [pc, #252]	@ (800ee04 <HAL_UART_Init+0x144>)
 800ed08:	4293      	cmp	r3, r2
 800ed0a:	d02d      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	4a3d      	ldr	r2, [pc, #244]	@ (800ee08 <HAL_UART_Init+0x148>)
 800ed12:	4293      	cmp	r3, r2
 800ed14:	d028      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ed16:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 800ed1a:	483c      	ldr	r0, [pc, #240]	@ (800ee0c <HAL_UART_Init+0x14c>)
 800ed1c:	f7f7 fe30 	bl	8006980 <assert_failed>
 800ed20:	e022      	b.n	800ed68 <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	4a33      	ldr	r2, [pc, #204]	@ (800edf4 <HAL_UART_Init+0x134>)
 800ed28:	4293      	cmp	r3, r2
 800ed2a:	d01d      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	4a31      	ldr	r2, [pc, #196]	@ (800edf8 <HAL_UART_Init+0x138>)
 800ed32:	4293      	cmp	r3, r2
 800ed34:	d018      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	4a30      	ldr	r2, [pc, #192]	@ (800edfc <HAL_UART_Init+0x13c>)
 800ed3c:	4293      	cmp	r3, r2
 800ed3e:	d013      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	4a2e      	ldr	r2, [pc, #184]	@ (800ee00 <HAL_UART_Init+0x140>)
 800ed46:	4293      	cmp	r3, r2
 800ed48:	d00e      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	4a2d      	ldr	r2, [pc, #180]	@ (800ee04 <HAL_UART_Init+0x144>)
 800ed50:	4293      	cmp	r3, r2
 800ed52:	d009      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	4a2b      	ldr	r2, [pc, #172]	@ (800ee08 <HAL_UART_Init+0x148>)
 800ed5a:	4293      	cmp	r3, r2
 800ed5c:	d004      	beq.n	800ed68 <HAL_UART_Init+0xa8>
 800ed5e:	f240 1157 	movw	r1, #343	@ 0x157
 800ed62:	482a      	ldr	r0, [pc, #168]	@ (800ee0c <HAL_UART_Init+0x14c>)
 800ed64:	f7f7 fe0c 	bl	8006980 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d106      	bne.n	800ed7e <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	2200      	movs	r2, #0
 800ed74:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ed78:	6878      	ldr	r0, [r7, #4]
 800ed7a:	f7f8 fb3b 	bl	80073f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	2224      	movs	r2, #36	@ 0x24
 800ed82:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	681b      	ldr	r3, [r3, #0]
 800ed88:	681a      	ldr	r2, [r3, #0]
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	f022 0201 	bic.w	r2, r2, #1
 800ed92:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d002      	beq.n	800eda2 <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 800ed9c:	6878      	ldr	r0, [r7, #4]
 800ed9e:	f000 fc1f 	bl	800f5e0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eda2:	6878      	ldr	r0, [r7, #4]
 800eda4:	f000 f8be 	bl	800ef24 <UART_SetConfig>
 800eda8:	4603      	mov	r3, r0
 800edaa:	2b01      	cmp	r3, #1
 800edac:	d101      	bne.n	800edb2 <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 800edae:	2301      	movs	r3, #1
 800edb0:	e01b      	b.n	800edea <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	685a      	ldr	r2, [r3, #4]
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800edc0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	689a      	ldr	r2, [r3, #8]
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800edd0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	681a      	ldr	r2, [r3, #0]
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	f042 0201 	orr.w	r2, r2, #1
 800ede0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ede2:	6878      	ldr	r0, [r7, #4]
 800ede4:	f000 fd5c 	bl	800f8a0 <UART_CheckIdleState>
 800ede8:	4603      	mov	r3, r0
}
 800edea:	4618      	mov	r0, r3
 800edec:	3708      	adds	r7, #8
 800edee:	46bd      	mov	sp, r7
 800edf0:	bd80      	pop	{r7, pc}
 800edf2:	bf00      	nop
 800edf4:	40013800 	.word	0x40013800
 800edf8:	40004400 	.word	0x40004400
 800edfc:	40004800 	.word	0x40004800
 800ee00:	40004c00 	.word	0x40004c00
 800ee04:	40005000 	.word	0x40005000
 800ee08:	40008000 	.word	0x40008000
 800ee0c:	08011608 	.word	0x08011608

0800ee10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ee10:	b580      	push	{r7, lr}
 800ee12:	b08a      	sub	sp, #40	@ 0x28
 800ee14:	af02      	add	r7, sp, #8
 800ee16:	60f8      	str	r0, [r7, #12]
 800ee18:	60b9      	str	r1, [r7, #8]
 800ee1a:	603b      	str	r3, [r7, #0]
 800ee1c:	4613      	mov	r3, r2
 800ee1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ee24:	2b20      	cmp	r3, #32
 800ee26:	d177      	bne.n	800ef18 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800ee28:	68bb      	ldr	r3, [r7, #8]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d002      	beq.n	800ee34 <HAL_UART_Transmit+0x24>
 800ee2e:	88fb      	ldrh	r3, [r7, #6]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d101      	bne.n	800ee38 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800ee34:	2301      	movs	r3, #1
 800ee36:	e070      	b.n	800ef1a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	2200      	movs	r2, #0
 800ee3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	2221      	movs	r2, #33	@ 0x21
 800ee44:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ee46:	f7f8 fbc5 	bl	80075d4 <HAL_GetTick>
 800ee4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	88fa      	ldrh	r2, [r7, #6]
 800ee50:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	88fa      	ldrh	r2, [r7, #6]
 800ee58:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	689b      	ldr	r3, [r3, #8]
 800ee60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ee64:	d108      	bne.n	800ee78 <HAL_UART_Transmit+0x68>
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	691b      	ldr	r3, [r3, #16]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d104      	bne.n	800ee78 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800ee6e:	2300      	movs	r3, #0
 800ee70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ee72:	68bb      	ldr	r3, [r7, #8]
 800ee74:	61bb      	str	r3, [r7, #24]
 800ee76:	e003      	b.n	800ee80 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800ee78:	68bb      	ldr	r3, [r7, #8]
 800ee7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ee80:	e02f      	b.n	800eee2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ee82:	683b      	ldr	r3, [r7, #0]
 800ee84:	9300      	str	r3, [sp, #0]
 800ee86:	697b      	ldr	r3, [r7, #20]
 800ee88:	2200      	movs	r2, #0
 800ee8a:	2180      	movs	r1, #128	@ 0x80
 800ee8c:	68f8      	ldr	r0, [r7, #12]
 800ee8e:	f000 fdaf 	bl	800f9f0 <UART_WaitOnFlagUntilTimeout>
 800ee92:	4603      	mov	r3, r0
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d004      	beq.n	800eea2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	2220      	movs	r2, #32
 800ee9c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800ee9e:	2303      	movs	r3, #3
 800eea0:	e03b      	b.n	800ef1a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800eea2:	69fb      	ldr	r3, [r7, #28]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d10b      	bne.n	800eec0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800eea8:	69bb      	ldr	r3, [r7, #24]
 800eeaa:	881a      	ldrh	r2, [r3, #0]
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800eeb4:	b292      	uxth	r2, r2
 800eeb6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800eeb8:	69bb      	ldr	r3, [r7, #24]
 800eeba:	3302      	adds	r3, #2
 800eebc:	61bb      	str	r3, [r7, #24]
 800eebe:	e007      	b.n	800eed0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800eec0:	69fb      	ldr	r3, [r7, #28]
 800eec2:	781a      	ldrb	r2, [r3, #0]
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800eeca:	69fb      	ldr	r3, [r7, #28]
 800eecc:	3301      	adds	r3, #1
 800eece:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800eed6:	b29b      	uxth	r3, r3
 800eed8:	3b01      	subs	r3, #1
 800eeda:	b29a      	uxth	r2, r3
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800eee8:	b29b      	uxth	r3, r3
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d1c9      	bne.n	800ee82 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800eeee:	683b      	ldr	r3, [r7, #0]
 800eef0:	9300      	str	r3, [sp, #0]
 800eef2:	697b      	ldr	r3, [r7, #20]
 800eef4:	2200      	movs	r2, #0
 800eef6:	2140      	movs	r1, #64	@ 0x40
 800eef8:	68f8      	ldr	r0, [r7, #12]
 800eefa:	f000 fd79 	bl	800f9f0 <UART_WaitOnFlagUntilTimeout>
 800eefe:	4603      	mov	r3, r0
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d004      	beq.n	800ef0e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	2220      	movs	r2, #32
 800ef08:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800ef0a:	2303      	movs	r3, #3
 800ef0c:	e005      	b.n	800ef1a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	2220      	movs	r2, #32
 800ef12:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800ef14:	2300      	movs	r3, #0
 800ef16:	e000      	b.n	800ef1a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800ef18:	2302      	movs	r3, #2
  }
}
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	3720      	adds	r7, #32
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	bd80      	pop	{r7, pc}
	...

0800ef24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ef24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ef28:	b08a      	sub	sp, #40	@ 0x28
 800ef2a:	af00      	add	r7, sp, #0
 800ef2c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ef2e:	2300      	movs	r3, #0
 800ef30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	685b      	ldr	r3, [r3, #4]
 800ef38:	4a9e      	ldr	r2, [pc, #632]	@ (800f1b4 <UART_SetConfig+0x290>)
 800ef3a:	4293      	cmp	r3, r2
 800ef3c:	d904      	bls.n	800ef48 <UART_SetConfig+0x24>
 800ef3e:	f640 4158 	movw	r1, #3160	@ 0xc58
 800ef42:	489d      	ldr	r0, [pc, #628]	@ (800f1b8 <UART_SetConfig+0x294>)
 800ef44:	f7f7 fd1c 	bl	8006980 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	689b      	ldr	r3, [r3, #8]
 800ef4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ef50:	d00d      	beq.n	800ef6e <UART_SetConfig+0x4a>
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	689b      	ldr	r3, [r3, #8]
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d009      	beq.n	800ef6e <UART_SetConfig+0x4a>
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	689b      	ldr	r3, [r3, #8]
 800ef5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ef62:	d004      	beq.n	800ef6e <UART_SetConfig+0x4a>
 800ef64:	f640 4159 	movw	r1, #3161	@ 0xc59
 800ef68:	4893      	ldr	r0, [pc, #588]	@ (800f1b8 <UART_SetConfig+0x294>)
 800ef6a:	f7f7 fd09 	bl	8006980 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	4a92      	ldr	r2, [pc, #584]	@ (800f1bc <UART_SetConfig+0x298>)
 800ef74:	4293      	cmp	r3, r2
 800ef76:	d10e      	bne.n	800ef96 <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	68db      	ldr	r3, [r3, #12]
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d030      	beq.n	800efe2 <UART_SetConfig+0xbe>
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	68db      	ldr	r3, [r3, #12]
 800ef84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ef88:	d02b      	beq.n	800efe2 <UART_SetConfig+0xbe>
 800ef8a:	f640 415c 	movw	r1, #3164	@ 0xc5c
 800ef8e:	488a      	ldr	r0, [pc, #552]	@ (800f1b8 <UART_SetConfig+0x294>)
 800ef90:	f7f7 fcf6 	bl	8006980 <assert_failed>
 800ef94:	e025      	b.n	800efe2 <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	68db      	ldr	r3, [r3, #12]
 800ef9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ef9e:	d012      	beq.n	800efc6 <UART_SetConfig+0xa2>
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	68db      	ldr	r3, [r3, #12]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d00e      	beq.n	800efc6 <UART_SetConfig+0xa2>
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	68db      	ldr	r3, [r3, #12]
 800efac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800efb0:	d009      	beq.n	800efc6 <UART_SetConfig+0xa2>
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	68db      	ldr	r3, [r3, #12]
 800efb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800efba:	d004      	beq.n	800efc6 <UART_SetConfig+0xa2>
 800efbc:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 800efc0:	487d      	ldr	r0, [pc, #500]	@ (800f1b8 <UART_SetConfig+0x294>)
 800efc2:	f7f7 fcdd 	bl	8006980 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	6a1b      	ldr	r3, [r3, #32]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d009      	beq.n	800efe2 <UART_SetConfig+0xbe>
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	6a1b      	ldr	r3, [r3, #32]
 800efd2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800efd6:	d004      	beq.n	800efe2 <UART_SetConfig+0xbe>
 800efd8:	f640 4161 	movw	r1, #3169	@ 0xc61
 800efdc:	4876      	ldr	r0, [pc, #472]	@ (800f1b8 <UART_SetConfig+0x294>)
 800efde:	f7f7 fccf 	bl	8006980 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	691b      	ldr	r3, [r3, #16]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d00e      	beq.n	800f008 <UART_SetConfig+0xe4>
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	691b      	ldr	r3, [r3, #16]
 800efee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eff2:	d009      	beq.n	800f008 <UART_SetConfig+0xe4>
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	691b      	ldr	r3, [r3, #16]
 800eff8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800effc:	d004      	beq.n	800f008 <UART_SetConfig+0xe4>
 800effe:	f640 4164 	movw	r1, #3172	@ 0xc64
 800f002:	486d      	ldr	r0, [pc, #436]	@ (800f1b8 <UART_SetConfig+0x294>)
 800f004:	f7f7 fcbc 	bl	8006980 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	695b      	ldr	r3, [r3, #20]
 800f00c:	f023 030c 	bic.w	r3, r3, #12
 800f010:	2b00      	cmp	r3, #0
 800f012:	d103      	bne.n	800f01c <UART_SetConfig+0xf8>
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	695b      	ldr	r3, [r3, #20]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d104      	bne.n	800f026 <UART_SetConfig+0x102>
 800f01c:	f640 4165 	movw	r1, #3173	@ 0xc65
 800f020:	4865      	ldr	r0, [pc, #404]	@ (800f1b8 <UART_SetConfig+0x294>)
 800f022:	f7f7 fcad 	bl	8006980 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	699b      	ldr	r3, [r3, #24]
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d013      	beq.n	800f056 <UART_SetConfig+0x132>
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	699b      	ldr	r3, [r3, #24]
 800f032:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f036:	d00e      	beq.n	800f056 <UART_SetConfig+0x132>
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	699b      	ldr	r3, [r3, #24]
 800f03c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f040:	d009      	beq.n	800f056 <UART_SetConfig+0x132>
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	699b      	ldr	r3, [r3, #24]
 800f046:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f04a:	d004      	beq.n	800f056 <UART_SetConfig+0x132>
 800f04c:	f640 4166 	movw	r1, #3174	@ 0xc66
 800f050:	4859      	ldr	r0, [pc, #356]	@ (800f1b8 <UART_SetConfig+0x294>)
 800f052:	f7f7 fc95 	bl	8006980 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	69db      	ldr	r3, [r3, #28]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d009      	beq.n	800f072 <UART_SetConfig+0x14e>
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	69db      	ldr	r3, [r3, #28]
 800f062:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f066:	d004      	beq.n	800f072 <UART_SetConfig+0x14e>
 800f068:	f640 4167 	movw	r1, #3175	@ 0xc67
 800f06c:	4852      	ldr	r0, [pc, #328]	@ (800f1b8 <UART_SetConfig+0x294>)
 800f06e:	f7f7 fc87 	bl	8006980 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	689a      	ldr	r2, [r3, #8]
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	691b      	ldr	r3, [r3, #16]
 800f07a:	431a      	orrs	r2, r3
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	695b      	ldr	r3, [r3, #20]
 800f080:	431a      	orrs	r2, r3
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	69db      	ldr	r3, [r3, #28]
 800f086:	4313      	orrs	r3, r2
 800f088:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	681a      	ldr	r2, [r3, #0]
 800f090:	4b4b      	ldr	r3, [pc, #300]	@ (800f1c0 <UART_SetConfig+0x29c>)
 800f092:	4013      	ands	r3, r2
 800f094:	68fa      	ldr	r2, [r7, #12]
 800f096:	6812      	ldr	r2, [r2, #0]
 800f098:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f09a:	430b      	orrs	r3, r1
 800f09c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	685b      	ldr	r3, [r3, #4]
 800f0a4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	68da      	ldr	r2, [r3, #12]
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	430a      	orrs	r2, r1
 800f0b2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	699b      	ldr	r3, [r3, #24]
 800f0b8:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	4a3f      	ldr	r2, [pc, #252]	@ (800f1bc <UART_SetConfig+0x298>)
 800f0c0:	4293      	cmp	r3, r2
 800f0c2:	d004      	beq.n	800f0ce <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	6a1b      	ldr	r3, [r3, #32]
 800f0c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f0ca:	4313      	orrs	r3, r2
 800f0cc:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	689b      	ldr	r3, [r3, #8]
 800f0d4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f0de:	430a      	orrs	r2, r1
 800f0e0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	4a37      	ldr	r2, [pc, #220]	@ (800f1c4 <UART_SetConfig+0x2a0>)
 800f0e8:	4293      	cmp	r3, r2
 800f0ea:	d125      	bne.n	800f138 <UART_SetConfig+0x214>
 800f0ec:	4b36      	ldr	r3, [pc, #216]	@ (800f1c8 <UART_SetConfig+0x2a4>)
 800f0ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f0f2:	f003 0303 	and.w	r3, r3, #3
 800f0f6:	2b03      	cmp	r3, #3
 800f0f8:	d81a      	bhi.n	800f130 <UART_SetConfig+0x20c>
 800f0fa:	a201      	add	r2, pc, #4	@ (adr r2, 800f100 <UART_SetConfig+0x1dc>)
 800f0fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f100:	0800f111 	.word	0x0800f111
 800f104:	0800f121 	.word	0x0800f121
 800f108:	0800f119 	.word	0x0800f119
 800f10c:	0800f129 	.word	0x0800f129
 800f110:	2301      	movs	r3, #1
 800f112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f116:	e114      	b.n	800f342 <UART_SetConfig+0x41e>
 800f118:	2302      	movs	r3, #2
 800f11a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f11e:	e110      	b.n	800f342 <UART_SetConfig+0x41e>
 800f120:	2304      	movs	r3, #4
 800f122:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f126:	e10c      	b.n	800f342 <UART_SetConfig+0x41e>
 800f128:	2308      	movs	r3, #8
 800f12a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f12e:	e108      	b.n	800f342 <UART_SetConfig+0x41e>
 800f130:	2310      	movs	r3, #16
 800f132:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f136:	e104      	b.n	800f342 <UART_SetConfig+0x41e>
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	4a23      	ldr	r2, [pc, #140]	@ (800f1cc <UART_SetConfig+0x2a8>)
 800f13e:	4293      	cmp	r3, r2
 800f140:	d146      	bne.n	800f1d0 <UART_SetConfig+0x2ac>
 800f142:	4b21      	ldr	r3, [pc, #132]	@ (800f1c8 <UART_SetConfig+0x2a4>)
 800f144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f148:	f003 030c 	and.w	r3, r3, #12
 800f14c:	2b0c      	cmp	r3, #12
 800f14e:	d82d      	bhi.n	800f1ac <UART_SetConfig+0x288>
 800f150:	a201      	add	r2, pc, #4	@ (adr r2, 800f158 <UART_SetConfig+0x234>)
 800f152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f156:	bf00      	nop
 800f158:	0800f18d 	.word	0x0800f18d
 800f15c:	0800f1ad 	.word	0x0800f1ad
 800f160:	0800f1ad 	.word	0x0800f1ad
 800f164:	0800f1ad 	.word	0x0800f1ad
 800f168:	0800f19d 	.word	0x0800f19d
 800f16c:	0800f1ad 	.word	0x0800f1ad
 800f170:	0800f1ad 	.word	0x0800f1ad
 800f174:	0800f1ad 	.word	0x0800f1ad
 800f178:	0800f195 	.word	0x0800f195
 800f17c:	0800f1ad 	.word	0x0800f1ad
 800f180:	0800f1ad 	.word	0x0800f1ad
 800f184:	0800f1ad 	.word	0x0800f1ad
 800f188:	0800f1a5 	.word	0x0800f1a5
 800f18c:	2300      	movs	r3, #0
 800f18e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f192:	e0d6      	b.n	800f342 <UART_SetConfig+0x41e>
 800f194:	2302      	movs	r3, #2
 800f196:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f19a:	e0d2      	b.n	800f342 <UART_SetConfig+0x41e>
 800f19c:	2304      	movs	r3, #4
 800f19e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f1a2:	e0ce      	b.n	800f342 <UART_SetConfig+0x41e>
 800f1a4:	2308      	movs	r3, #8
 800f1a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f1aa:	e0ca      	b.n	800f342 <UART_SetConfig+0x41e>
 800f1ac:	2310      	movs	r3, #16
 800f1ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f1b2:	e0c6      	b.n	800f342 <UART_SetConfig+0x41e>
 800f1b4:	00989680 	.word	0x00989680
 800f1b8:	08011608 	.word	0x08011608
 800f1bc:	40008000 	.word	0x40008000
 800f1c0:	efff69f3 	.word	0xefff69f3
 800f1c4:	40013800 	.word	0x40013800
 800f1c8:	40021000 	.word	0x40021000
 800f1cc:	40004400 	.word	0x40004400
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	4aae      	ldr	r2, [pc, #696]	@ (800f490 <UART_SetConfig+0x56c>)
 800f1d6:	4293      	cmp	r3, r2
 800f1d8:	d125      	bne.n	800f226 <UART_SetConfig+0x302>
 800f1da:	4bae      	ldr	r3, [pc, #696]	@ (800f494 <UART_SetConfig+0x570>)
 800f1dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f1e0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f1e4:	2b30      	cmp	r3, #48	@ 0x30
 800f1e6:	d016      	beq.n	800f216 <UART_SetConfig+0x2f2>
 800f1e8:	2b30      	cmp	r3, #48	@ 0x30
 800f1ea:	d818      	bhi.n	800f21e <UART_SetConfig+0x2fa>
 800f1ec:	2b20      	cmp	r3, #32
 800f1ee:	d00a      	beq.n	800f206 <UART_SetConfig+0x2e2>
 800f1f0:	2b20      	cmp	r3, #32
 800f1f2:	d814      	bhi.n	800f21e <UART_SetConfig+0x2fa>
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d002      	beq.n	800f1fe <UART_SetConfig+0x2da>
 800f1f8:	2b10      	cmp	r3, #16
 800f1fa:	d008      	beq.n	800f20e <UART_SetConfig+0x2ea>
 800f1fc:	e00f      	b.n	800f21e <UART_SetConfig+0x2fa>
 800f1fe:	2300      	movs	r3, #0
 800f200:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f204:	e09d      	b.n	800f342 <UART_SetConfig+0x41e>
 800f206:	2302      	movs	r3, #2
 800f208:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f20c:	e099      	b.n	800f342 <UART_SetConfig+0x41e>
 800f20e:	2304      	movs	r3, #4
 800f210:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f214:	e095      	b.n	800f342 <UART_SetConfig+0x41e>
 800f216:	2308      	movs	r3, #8
 800f218:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f21c:	e091      	b.n	800f342 <UART_SetConfig+0x41e>
 800f21e:	2310      	movs	r3, #16
 800f220:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f224:	e08d      	b.n	800f342 <UART_SetConfig+0x41e>
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	4a9b      	ldr	r2, [pc, #620]	@ (800f498 <UART_SetConfig+0x574>)
 800f22c:	4293      	cmp	r3, r2
 800f22e:	d125      	bne.n	800f27c <UART_SetConfig+0x358>
 800f230:	4b98      	ldr	r3, [pc, #608]	@ (800f494 <UART_SetConfig+0x570>)
 800f232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f236:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f23a:	2bc0      	cmp	r3, #192	@ 0xc0
 800f23c:	d016      	beq.n	800f26c <UART_SetConfig+0x348>
 800f23e:	2bc0      	cmp	r3, #192	@ 0xc0
 800f240:	d818      	bhi.n	800f274 <UART_SetConfig+0x350>
 800f242:	2b80      	cmp	r3, #128	@ 0x80
 800f244:	d00a      	beq.n	800f25c <UART_SetConfig+0x338>
 800f246:	2b80      	cmp	r3, #128	@ 0x80
 800f248:	d814      	bhi.n	800f274 <UART_SetConfig+0x350>
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d002      	beq.n	800f254 <UART_SetConfig+0x330>
 800f24e:	2b40      	cmp	r3, #64	@ 0x40
 800f250:	d008      	beq.n	800f264 <UART_SetConfig+0x340>
 800f252:	e00f      	b.n	800f274 <UART_SetConfig+0x350>
 800f254:	2300      	movs	r3, #0
 800f256:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f25a:	e072      	b.n	800f342 <UART_SetConfig+0x41e>
 800f25c:	2302      	movs	r3, #2
 800f25e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f262:	e06e      	b.n	800f342 <UART_SetConfig+0x41e>
 800f264:	2304      	movs	r3, #4
 800f266:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f26a:	e06a      	b.n	800f342 <UART_SetConfig+0x41e>
 800f26c:	2308      	movs	r3, #8
 800f26e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f272:	e066      	b.n	800f342 <UART_SetConfig+0x41e>
 800f274:	2310      	movs	r3, #16
 800f276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f27a:	e062      	b.n	800f342 <UART_SetConfig+0x41e>
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	4a86      	ldr	r2, [pc, #536]	@ (800f49c <UART_SetConfig+0x578>)
 800f282:	4293      	cmp	r3, r2
 800f284:	d12a      	bne.n	800f2dc <UART_SetConfig+0x3b8>
 800f286:	4b83      	ldr	r3, [pc, #524]	@ (800f494 <UART_SetConfig+0x570>)
 800f288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f28c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f290:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f294:	d01a      	beq.n	800f2cc <UART_SetConfig+0x3a8>
 800f296:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f29a:	d81b      	bhi.n	800f2d4 <UART_SetConfig+0x3b0>
 800f29c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f2a0:	d00c      	beq.n	800f2bc <UART_SetConfig+0x398>
 800f2a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f2a6:	d815      	bhi.n	800f2d4 <UART_SetConfig+0x3b0>
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d003      	beq.n	800f2b4 <UART_SetConfig+0x390>
 800f2ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f2b0:	d008      	beq.n	800f2c4 <UART_SetConfig+0x3a0>
 800f2b2:	e00f      	b.n	800f2d4 <UART_SetConfig+0x3b0>
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f2ba:	e042      	b.n	800f342 <UART_SetConfig+0x41e>
 800f2bc:	2302      	movs	r3, #2
 800f2be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f2c2:	e03e      	b.n	800f342 <UART_SetConfig+0x41e>
 800f2c4:	2304      	movs	r3, #4
 800f2c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f2ca:	e03a      	b.n	800f342 <UART_SetConfig+0x41e>
 800f2cc:	2308      	movs	r3, #8
 800f2ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f2d2:	e036      	b.n	800f342 <UART_SetConfig+0x41e>
 800f2d4:	2310      	movs	r3, #16
 800f2d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f2da:	e032      	b.n	800f342 <UART_SetConfig+0x41e>
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	4a6f      	ldr	r2, [pc, #444]	@ (800f4a0 <UART_SetConfig+0x57c>)
 800f2e2:	4293      	cmp	r3, r2
 800f2e4:	d12a      	bne.n	800f33c <UART_SetConfig+0x418>
 800f2e6:	4b6b      	ldr	r3, [pc, #428]	@ (800f494 <UART_SetConfig+0x570>)
 800f2e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f2ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f2f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f2f4:	d01a      	beq.n	800f32c <UART_SetConfig+0x408>
 800f2f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f2fa:	d81b      	bhi.n	800f334 <UART_SetConfig+0x410>
 800f2fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f300:	d00c      	beq.n	800f31c <UART_SetConfig+0x3f8>
 800f302:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f306:	d815      	bhi.n	800f334 <UART_SetConfig+0x410>
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d003      	beq.n	800f314 <UART_SetConfig+0x3f0>
 800f30c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f310:	d008      	beq.n	800f324 <UART_SetConfig+0x400>
 800f312:	e00f      	b.n	800f334 <UART_SetConfig+0x410>
 800f314:	2300      	movs	r3, #0
 800f316:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f31a:	e012      	b.n	800f342 <UART_SetConfig+0x41e>
 800f31c:	2302      	movs	r3, #2
 800f31e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f322:	e00e      	b.n	800f342 <UART_SetConfig+0x41e>
 800f324:	2304      	movs	r3, #4
 800f326:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f32a:	e00a      	b.n	800f342 <UART_SetConfig+0x41e>
 800f32c:	2308      	movs	r3, #8
 800f32e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f332:	e006      	b.n	800f342 <UART_SetConfig+0x41e>
 800f334:	2310      	movs	r3, #16
 800f336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800f33a:	e002      	b.n	800f342 <UART_SetConfig+0x41e>
 800f33c:	2310      	movs	r3, #16
 800f33e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	4a56      	ldr	r2, [pc, #344]	@ (800f4a0 <UART_SetConfig+0x57c>)
 800f348:	4293      	cmp	r3, r2
 800f34a:	d17a      	bne.n	800f442 <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f34c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f350:	2b08      	cmp	r3, #8
 800f352:	d824      	bhi.n	800f39e <UART_SetConfig+0x47a>
 800f354:	a201      	add	r2, pc, #4	@ (adr r2, 800f35c <UART_SetConfig+0x438>)
 800f356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f35a:	bf00      	nop
 800f35c:	0800f381 	.word	0x0800f381
 800f360:	0800f39f 	.word	0x0800f39f
 800f364:	0800f389 	.word	0x0800f389
 800f368:	0800f39f 	.word	0x0800f39f
 800f36c:	0800f38f 	.word	0x0800f38f
 800f370:	0800f39f 	.word	0x0800f39f
 800f374:	0800f39f 	.word	0x0800f39f
 800f378:	0800f39f 	.word	0x0800f39f
 800f37c:	0800f397 	.word	0x0800f397
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f380:	f7fa fd5c 	bl	8009e3c <HAL_RCC_GetPCLK1Freq>
 800f384:	61f8      	str	r0, [r7, #28]
        break;
 800f386:	e010      	b.n	800f3aa <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f388:	4b46      	ldr	r3, [pc, #280]	@ (800f4a4 <UART_SetConfig+0x580>)
 800f38a:	61fb      	str	r3, [r7, #28]
        break;
 800f38c:	e00d      	b.n	800f3aa <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f38e:	f7fa fcbd 	bl	8009d0c <HAL_RCC_GetSysClockFreq>
 800f392:	61f8      	str	r0, [r7, #28]
        break;
 800f394:	e009      	b.n	800f3aa <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f396:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f39a:	61fb      	str	r3, [r7, #28]
        break;
 800f39c:	e005      	b.n	800f3aa <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 800f39e:	2300      	movs	r3, #0
 800f3a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f3a2:	2301      	movs	r3, #1
 800f3a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800f3a8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f3aa:	69fb      	ldr	r3, [r7, #28]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	f000 8107 	beq.w	800f5c0 <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	685a      	ldr	r2, [r3, #4]
 800f3b6:	4613      	mov	r3, r2
 800f3b8:	005b      	lsls	r3, r3, #1
 800f3ba:	4413      	add	r3, r2
 800f3bc:	69fa      	ldr	r2, [r7, #28]
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	d305      	bcc.n	800f3ce <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	685b      	ldr	r3, [r3, #4]
 800f3c6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f3c8:	69fa      	ldr	r2, [r7, #28]
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	d903      	bls.n	800f3d6 <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 800f3ce:	2301      	movs	r3, #1
 800f3d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800f3d4:	e0f4      	b.n	800f5c0 <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800f3d6:	69fb      	ldr	r3, [r7, #28]
 800f3d8:	2200      	movs	r2, #0
 800f3da:	461c      	mov	r4, r3
 800f3dc:	4615      	mov	r5, r2
 800f3de:	f04f 0200 	mov.w	r2, #0
 800f3e2:	f04f 0300 	mov.w	r3, #0
 800f3e6:	022b      	lsls	r3, r5, #8
 800f3e8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800f3ec:	0222      	lsls	r2, r4, #8
 800f3ee:	68f9      	ldr	r1, [r7, #12]
 800f3f0:	6849      	ldr	r1, [r1, #4]
 800f3f2:	0849      	lsrs	r1, r1, #1
 800f3f4:	2000      	movs	r0, #0
 800f3f6:	4688      	mov	r8, r1
 800f3f8:	4681      	mov	r9, r0
 800f3fa:	eb12 0a08 	adds.w	sl, r2, r8
 800f3fe:	eb43 0b09 	adc.w	fp, r3, r9
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	685b      	ldr	r3, [r3, #4]
 800f406:	2200      	movs	r2, #0
 800f408:	603b      	str	r3, [r7, #0]
 800f40a:	607a      	str	r2, [r7, #4]
 800f40c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f410:	4650      	mov	r0, sl
 800f412:	4659      	mov	r1, fp
 800f414:	f7f0 ff7c 	bl	8000310 <__aeabi_uldivmod>
 800f418:	4602      	mov	r2, r0
 800f41a:	460b      	mov	r3, r1
 800f41c:	4613      	mov	r3, r2
 800f41e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f420:	69bb      	ldr	r3, [r7, #24]
 800f422:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f426:	d308      	bcc.n	800f43a <UART_SetConfig+0x516>
 800f428:	69bb      	ldr	r3, [r7, #24]
 800f42a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f42e:	d204      	bcs.n	800f43a <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	681b      	ldr	r3, [r3, #0]
 800f434:	69ba      	ldr	r2, [r7, #24]
 800f436:	60da      	str	r2, [r3, #12]
 800f438:	e0c2      	b.n	800f5c0 <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 800f43a:	2301      	movs	r3, #1
 800f43c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800f440:	e0be      	b.n	800f5c0 <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	69db      	ldr	r3, [r3, #28]
 800f446:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f44a:	d16a      	bne.n	800f522 <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 800f44c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f450:	2b08      	cmp	r3, #8
 800f452:	d834      	bhi.n	800f4be <UART_SetConfig+0x59a>
 800f454:	a201      	add	r2, pc, #4	@ (adr r2, 800f45c <UART_SetConfig+0x538>)
 800f456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f45a:	bf00      	nop
 800f45c:	0800f481 	.word	0x0800f481
 800f460:	0800f489 	.word	0x0800f489
 800f464:	0800f4a9 	.word	0x0800f4a9
 800f468:	0800f4bf 	.word	0x0800f4bf
 800f46c:	0800f4af 	.word	0x0800f4af
 800f470:	0800f4bf 	.word	0x0800f4bf
 800f474:	0800f4bf 	.word	0x0800f4bf
 800f478:	0800f4bf 	.word	0x0800f4bf
 800f47c:	0800f4b7 	.word	0x0800f4b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f480:	f7fa fcdc 	bl	8009e3c <HAL_RCC_GetPCLK1Freq>
 800f484:	61f8      	str	r0, [r7, #28]
        break;
 800f486:	e020      	b.n	800f4ca <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f488:	f7fa fcee 	bl	8009e68 <HAL_RCC_GetPCLK2Freq>
 800f48c:	61f8      	str	r0, [r7, #28]
        break;
 800f48e:	e01c      	b.n	800f4ca <UART_SetConfig+0x5a6>
 800f490:	40004800 	.word	0x40004800
 800f494:	40021000 	.word	0x40021000
 800f498:	40004c00 	.word	0x40004c00
 800f49c:	40005000 	.word	0x40005000
 800f4a0:	40008000 	.word	0x40008000
 800f4a4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f4a8:	4b4c      	ldr	r3, [pc, #304]	@ (800f5dc <UART_SetConfig+0x6b8>)
 800f4aa:	61fb      	str	r3, [r7, #28]
        break;
 800f4ac:	e00d      	b.n	800f4ca <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f4ae:	f7fa fc2d 	bl	8009d0c <HAL_RCC_GetSysClockFreq>
 800f4b2:	61f8      	str	r0, [r7, #28]
        break;
 800f4b4:	e009      	b.n	800f4ca <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f4b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f4ba:	61fb      	str	r3, [r7, #28]
        break;
 800f4bc:	e005      	b.n	800f4ca <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 800f4be:	2300      	movs	r3, #0
 800f4c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f4c2:	2301      	movs	r3, #1
 800f4c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800f4c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f4ca:	69fb      	ldr	r3, [r7, #28]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d077      	beq.n	800f5c0 <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800f4d0:	69fb      	ldr	r3, [r7, #28]
 800f4d2:	005a      	lsls	r2, r3, #1
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	685b      	ldr	r3, [r3, #4]
 800f4d8:	085b      	lsrs	r3, r3, #1
 800f4da:	441a      	add	r2, r3
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	685b      	ldr	r3, [r3, #4]
 800f4e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800f4e4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f4e6:	69bb      	ldr	r3, [r7, #24]
 800f4e8:	2b0f      	cmp	r3, #15
 800f4ea:	d916      	bls.n	800f51a <UART_SetConfig+0x5f6>
 800f4ec:	69bb      	ldr	r3, [r7, #24]
 800f4ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f4f2:	d212      	bcs.n	800f51a <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f4f4:	69bb      	ldr	r3, [r7, #24]
 800f4f6:	b29b      	uxth	r3, r3
 800f4f8:	f023 030f 	bic.w	r3, r3, #15
 800f4fc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f4fe:	69bb      	ldr	r3, [r7, #24]
 800f500:	085b      	lsrs	r3, r3, #1
 800f502:	b29b      	uxth	r3, r3
 800f504:	f003 0307 	and.w	r3, r3, #7
 800f508:	b29a      	uxth	r2, r3
 800f50a:	8afb      	ldrh	r3, [r7, #22]
 800f50c:	4313      	orrs	r3, r2
 800f50e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	8afa      	ldrh	r2, [r7, #22]
 800f516:	60da      	str	r2, [r3, #12]
 800f518:	e052      	b.n	800f5c0 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800f51a:	2301      	movs	r3, #1
 800f51c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800f520:	e04e      	b.n	800f5c0 <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f522:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f526:	2b08      	cmp	r3, #8
 800f528:	d827      	bhi.n	800f57a <UART_SetConfig+0x656>
 800f52a:	a201      	add	r2, pc, #4	@ (adr r2, 800f530 <UART_SetConfig+0x60c>)
 800f52c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f530:	0800f555 	.word	0x0800f555
 800f534:	0800f55d 	.word	0x0800f55d
 800f538:	0800f565 	.word	0x0800f565
 800f53c:	0800f57b 	.word	0x0800f57b
 800f540:	0800f56b 	.word	0x0800f56b
 800f544:	0800f57b 	.word	0x0800f57b
 800f548:	0800f57b 	.word	0x0800f57b
 800f54c:	0800f57b 	.word	0x0800f57b
 800f550:	0800f573 	.word	0x0800f573
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f554:	f7fa fc72 	bl	8009e3c <HAL_RCC_GetPCLK1Freq>
 800f558:	61f8      	str	r0, [r7, #28]
        break;
 800f55a:	e014      	b.n	800f586 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f55c:	f7fa fc84 	bl	8009e68 <HAL_RCC_GetPCLK2Freq>
 800f560:	61f8      	str	r0, [r7, #28]
        break;
 800f562:	e010      	b.n	800f586 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f564:	4b1d      	ldr	r3, [pc, #116]	@ (800f5dc <UART_SetConfig+0x6b8>)
 800f566:	61fb      	str	r3, [r7, #28]
        break;
 800f568:	e00d      	b.n	800f586 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f56a:	f7fa fbcf 	bl	8009d0c <HAL_RCC_GetSysClockFreq>
 800f56e:	61f8      	str	r0, [r7, #28]
        break;
 800f570:	e009      	b.n	800f586 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f572:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f576:	61fb      	str	r3, [r7, #28]
        break;
 800f578:	e005      	b.n	800f586 <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 800f57a:	2300      	movs	r3, #0
 800f57c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800f57e:	2301      	movs	r3, #1
 800f580:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800f584:	bf00      	nop
    }

    if (pclk != 0U)
 800f586:	69fb      	ldr	r3, [r7, #28]
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d019      	beq.n	800f5c0 <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	685b      	ldr	r3, [r3, #4]
 800f590:	085a      	lsrs	r2, r3, #1
 800f592:	69fb      	ldr	r3, [r7, #28]
 800f594:	441a      	add	r2, r3
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	685b      	ldr	r3, [r3, #4]
 800f59a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f59e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f5a0:	69bb      	ldr	r3, [r7, #24]
 800f5a2:	2b0f      	cmp	r3, #15
 800f5a4:	d909      	bls.n	800f5ba <UART_SetConfig+0x696>
 800f5a6:	69bb      	ldr	r3, [r7, #24]
 800f5a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f5ac:	d205      	bcs.n	800f5ba <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f5ae:	69bb      	ldr	r3, [r7, #24]
 800f5b0:	b29a      	uxth	r2, r3
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	60da      	str	r2, [r3, #12]
 800f5b8:	e002      	b.n	800f5c0 <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 800f5ba:	2301      	movs	r3, #1
 800f5bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	2200      	movs	r2, #0
 800f5c4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800f5cc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800f5d0:	4618      	mov	r0, r3
 800f5d2:	3728      	adds	r7, #40	@ 0x28
 800f5d4:	46bd      	mov	sp, r7
 800f5d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f5da:	bf00      	nop
 800f5dc:	00f42400 	.word	0x00f42400

0800f5e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f5e0:	b580      	push	{r7, lr}
 800f5e2:	b082      	sub	sp, #8
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5ec:	2bff      	cmp	r3, #255	@ 0xff
 800f5ee:	d904      	bls.n	800f5fa <UART_AdvFeatureConfig+0x1a>
 800f5f0:	f640 514d 	movw	r1, #3405	@ 0xd4d
 800f5f4:	4891      	ldr	r0, [pc, #580]	@ (800f83c <UART_AdvFeatureConfig+0x25c>)
 800f5f6:	f7f7 f9c3 	bl	8006980 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5fe:	f003 0308 	and.w	r3, r3, #8
 800f602:	2b00      	cmp	r3, #0
 800f604:	d018      	beq.n	800f638 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d009      	beq.n	800f622 <UART_AdvFeatureConfig+0x42>
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f612:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f616:	d004      	beq.n	800f622 <UART_AdvFeatureConfig+0x42>
 800f618:	f640 5152 	movw	r1, #3410	@ 0xd52
 800f61c:	4887      	ldr	r0, [pc, #540]	@ (800f83c <UART_AdvFeatureConfig+0x25c>)
 800f61e:	f7f7 f9af 	bl	8006980 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	685b      	ldr	r3, [r3, #4]
 800f628:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	430a      	orrs	r2, r1
 800f636:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f63c:	f003 0301 	and.w	r3, r3, #1
 800f640:	2b00      	cmp	r3, #0
 800f642:	d018      	beq.n	800f676 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d009      	beq.n	800f660 <UART_AdvFeatureConfig+0x80>
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f650:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f654:	d004      	beq.n	800f660 <UART_AdvFeatureConfig+0x80>
 800f656:	f640 5159 	movw	r1, #3417	@ 0xd59
 800f65a:	4878      	ldr	r0, [pc, #480]	@ (800f83c <UART_AdvFeatureConfig+0x25c>)
 800f65c:	f7f7 f990 	bl	8006980 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	685b      	ldr	r3, [r3, #4]
 800f666:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	430a      	orrs	r2, r1
 800f674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f67a:	f003 0302 	and.w	r3, r3, #2
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d018      	beq.n	800f6b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f686:	2b00      	cmp	r3, #0
 800f688:	d009      	beq.n	800f69e <UART_AdvFeatureConfig+0xbe>
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f68e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f692:	d004      	beq.n	800f69e <UART_AdvFeatureConfig+0xbe>
 800f694:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 800f698:	4868      	ldr	r0, [pc, #416]	@ (800f83c <UART_AdvFeatureConfig+0x25c>)
 800f69a:	f7f7 f971 	bl	8006980 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	685b      	ldr	r3, [r3, #4]
 800f6a4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	430a      	orrs	r2, r1
 800f6b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6b8:	f003 0304 	and.w	r3, r3, #4
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d018      	beq.n	800f6f2 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d009      	beq.n	800f6dc <UART_AdvFeatureConfig+0xfc>
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f6d0:	d004      	beq.n	800f6dc <UART_AdvFeatureConfig+0xfc>
 800f6d2:	f640 5167 	movw	r1, #3431	@ 0xd67
 800f6d6:	4859      	ldr	r0, [pc, #356]	@ (800f83c <UART_AdvFeatureConfig+0x25c>)
 800f6d8:	f7f7 f952 	bl	8006980 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	685b      	ldr	r3, [r3, #4]
 800f6e2:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	430a      	orrs	r2, r1
 800f6f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6f6:	f003 0310 	and.w	r3, r3, #16
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d018      	beq.n	800f730 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f702:	2b00      	cmp	r3, #0
 800f704:	d009      	beq.n	800f71a <UART_AdvFeatureConfig+0x13a>
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f70a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f70e:	d004      	beq.n	800f71a <UART_AdvFeatureConfig+0x13a>
 800f710:	f640 516e 	movw	r1, #3438	@ 0xd6e
 800f714:	4849      	ldr	r0, [pc, #292]	@ (800f83c <UART_AdvFeatureConfig+0x25c>)
 800f716:	f7f7 f933 	bl	8006980 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	689b      	ldr	r3, [r3, #8]
 800f720:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	430a      	orrs	r2, r1
 800f72e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f734:	f003 0320 	and.w	r3, r3, #32
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d018      	beq.n	800f76e <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f740:	2b00      	cmp	r3, #0
 800f742:	d009      	beq.n	800f758 <UART_AdvFeatureConfig+0x178>
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f748:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f74c:	d004      	beq.n	800f758 <UART_AdvFeatureConfig+0x178>
 800f74e:	f640 5175 	movw	r1, #3445	@ 0xd75
 800f752:	483a      	ldr	r0, [pc, #232]	@ (800f83c <UART_AdvFeatureConfig+0x25c>)
 800f754:	f7f7 f914 	bl	8006980 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	689b      	ldr	r3, [r3, #8]
 800f75e:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	430a      	orrs	r2, r1
 800f76c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f776:	2b00      	cmp	r3, #0
 800f778:	d06c      	beq.n	800f854 <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	4a30      	ldr	r2, [pc, #192]	@ (800f840 <UART_AdvFeatureConfig+0x260>)
 800f780:	4293      	cmp	r3, r2
 800f782:	d018      	beq.n	800f7b6 <UART_AdvFeatureConfig+0x1d6>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	4a2e      	ldr	r2, [pc, #184]	@ (800f844 <UART_AdvFeatureConfig+0x264>)
 800f78a:	4293      	cmp	r3, r2
 800f78c:	d013      	beq.n	800f7b6 <UART_AdvFeatureConfig+0x1d6>
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	4a2d      	ldr	r2, [pc, #180]	@ (800f848 <UART_AdvFeatureConfig+0x268>)
 800f794:	4293      	cmp	r3, r2
 800f796:	d00e      	beq.n	800f7b6 <UART_AdvFeatureConfig+0x1d6>
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	4a2b      	ldr	r2, [pc, #172]	@ (800f84c <UART_AdvFeatureConfig+0x26c>)
 800f79e:	4293      	cmp	r3, r2
 800f7a0:	d009      	beq.n	800f7b6 <UART_AdvFeatureConfig+0x1d6>
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	4a2a      	ldr	r2, [pc, #168]	@ (800f850 <UART_AdvFeatureConfig+0x270>)
 800f7a8:	4293      	cmp	r3, r2
 800f7aa:	d004      	beq.n	800f7b6 <UART_AdvFeatureConfig+0x1d6>
 800f7ac:	f640 517c 	movw	r1, #3452	@ 0xd7c
 800f7b0:	4822      	ldr	r0, [pc, #136]	@ (800f83c <UART_AdvFeatureConfig+0x25c>)
 800f7b2:	f7f7 f8e5 	bl	8006980 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d009      	beq.n	800f7d2 <UART_AdvFeatureConfig+0x1f2>
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f7c6:	d004      	beq.n	800f7d2 <UART_AdvFeatureConfig+0x1f2>
 800f7c8:	f640 517d 	movw	r1, #3453	@ 0xd7d
 800f7cc:	481b      	ldr	r0, [pc, #108]	@ (800f83c <UART_AdvFeatureConfig+0x25c>)
 800f7ce:	f7f7 f8d7 	bl	8006980 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	685b      	ldr	r3, [r3, #4]
 800f7d8:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	430a      	orrs	r2, r1
 800f7e6:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f7f0:	d130      	bne.n	800f854 <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d013      	beq.n	800f822 <UART_AdvFeatureConfig+0x242>
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f802:	d00e      	beq.n	800f822 <UART_AdvFeatureConfig+0x242>
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f808:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f80c:	d009      	beq.n	800f822 <UART_AdvFeatureConfig+0x242>
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f812:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f816:	d004      	beq.n	800f822 <UART_AdvFeatureConfig+0x242>
 800f818:	f640 5182 	movw	r1, #3458	@ 0xd82
 800f81c:	4807      	ldr	r0, [pc, #28]	@ (800f83c <UART_AdvFeatureConfig+0x25c>)
 800f81e:	f7f7 f8af 	bl	8006980 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	685b      	ldr	r3, [r3, #4]
 800f828:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	430a      	orrs	r2, r1
 800f836:	605a      	str	r2, [r3, #4]
 800f838:	e00c      	b.n	800f854 <UART_AdvFeatureConfig+0x274>
 800f83a:	bf00      	nop
 800f83c:	08011608 	.word	0x08011608
 800f840:	40013800 	.word	0x40013800
 800f844:	40004400 	.word	0x40004400
 800f848:	40004800 	.word	0x40004800
 800f84c:	40004c00 	.word	0x40004c00
 800f850:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d018      	beq.n	800f892 <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f864:	2b00      	cmp	r3, #0
 800f866:	d009      	beq.n	800f87c <UART_AdvFeatureConfig+0x29c>
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f86c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800f870:	d004      	beq.n	800f87c <UART_AdvFeatureConfig+0x29c>
 800f872:	f640 518a 	movw	r1, #3466	@ 0xd8a
 800f876:	4809      	ldr	r0, [pc, #36]	@ (800f89c <UART_AdvFeatureConfig+0x2bc>)
 800f878:	f7f7 f882 	bl	8006980 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	685b      	ldr	r3, [r3, #4]
 800f882:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	430a      	orrs	r2, r1
 800f890:	605a      	str	r2, [r3, #4]
  }
}
 800f892:	bf00      	nop
 800f894:	3708      	adds	r7, #8
 800f896:	46bd      	mov	sp, r7
 800f898:	bd80      	pop	{r7, pc}
 800f89a:	bf00      	nop
 800f89c:	08011608 	.word	0x08011608

0800f8a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f8a0:	b580      	push	{r7, lr}
 800f8a2:	b098      	sub	sp, #96	@ 0x60
 800f8a4:	af02      	add	r7, sp, #8
 800f8a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f8b0:	f7f7 fe90 	bl	80075d4 <HAL_GetTick>
 800f8b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	f003 0308 	and.w	r3, r3, #8
 800f8c0:	2b08      	cmp	r3, #8
 800f8c2:	d12e      	bne.n	800f922 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f8c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f8c8:	9300      	str	r3, [sp, #0]
 800f8ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f8cc:	2200      	movs	r2, #0
 800f8ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f8d2:	6878      	ldr	r0, [r7, #4]
 800f8d4:	f000 f88c 	bl	800f9f0 <UART_WaitOnFlagUntilTimeout>
 800f8d8:	4603      	mov	r3, r0
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d021      	beq.n	800f922 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8e6:	e853 3f00 	ldrex	r3, [r3]
 800f8ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f8ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f8f2:	653b      	str	r3, [r7, #80]	@ 0x50
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	461a      	mov	r2, r3
 800f8fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f8fc:	647b      	str	r3, [r7, #68]	@ 0x44
 800f8fe:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f900:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f902:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f904:	e841 2300 	strex	r3, r2, [r1]
 800f908:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f90a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d1e6      	bne.n	800f8de <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	2220      	movs	r2, #32
 800f914:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	2200      	movs	r2, #0
 800f91a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f91e:	2303      	movs	r3, #3
 800f920:	e062      	b.n	800f9e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	f003 0304 	and.w	r3, r3, #4
 800f92c:	2b04      	cmp	r3, #4
 800f92e:	d149      	bne.n	800f9c4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f930:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f934:	9300      	str	r3, [sp, #0]
 800f936:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f938:	2200      	movs	r2, #0
 800f93a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f93e:	6878      	ldr	r0, [r7, #4]
 800f940:	f000 f856 	bl	800f9f0 <UART_WaitOnFlagUntilTimeout>
 800f944:	4603      	mov	r3, r0
 800f946:	2b00      	cmp	r3, #0
 800f948:	d03c      	beq.n	800f9c4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f952:	e853 3f00 	ldrex	r3, [r3]
 800f956:	623b      	str	r3, [r7, #32]
   return(result);
 800f958:	6a3b      	ldr	r3, [r7, #32]
 800f95a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f95e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	461a      	mov	r2, r3
 800f966:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f968:	633b      	str	r3, [r7, #48]	@ 0x30
 800f96a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f96c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f96e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f970:	e841 2300 	strex	r3, r2, [r1]
 800f974:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d1e6      	bne.n	800f94a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	3308      	adds	r3, #8
 800f982:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f984:	693b      	ldr	r3, [r7, #16]
 800f986:	e853 3f00 	ldrex	r3, [r3]
 800f98a:	60fb      	str	r3, [r7, #12]
   return(result);
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	f023 0301 	bic.w	r3, r3, #1
 800f992:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	3308      	adds	r3, #8
 800f99a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f99c:	61fa      	str	r2, [r7, #28]
 800f99e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f9a0:	69b9      	ldr	r1, [r7, #24]
 800f9a2:	69fa      	ldr	r2, [r7, #28]
 800f9a4:	e841 2300 	strex	r3, r2, [r1]
 800f9a8:	617b      	str	r3, [r7, #20]
   return(result);
 800f9aa:	697b      	ldr	r3, [r7, #20]
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	d1e5      	bne.n	800f97c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	2220      	movs	r2, #32
 800f9b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	2200      	movs	r2, #0
 800f9bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f9c0:	2303      	movs	r3, #3
 800f9c2:	e011      	b.n	800f9e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	2220      	movs	r2, #32
 800f9c8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	2220      	movs	r2, #32
 800f9ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	2200      	movs	r2, #0
 800f9d6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	2200      	movs	r2, #0
 800f9dc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800f9e6:	2300      	movs	r3, #0
}
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	3758      	adds	r7, #88	@ 0x58
 800f9ec:	46bd      	mov	sp, r7
 800f9ee:	bd80      	pop	{r7, pc}

0800f9f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b084      	sub	sp, #16
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	60f8      	str	r0, [r7, #12]
 800f9f8:	60b9      	str	r1, [r7, #8]
 800f9fa:	603b      	str	r3, [r7, #0]
 800f9fc:	4613      	mov	r3, r2
 800f9fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800fa00:	e04f      	b.n	800faa2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fa02:	69bb      	ldr	r3, [r7, #24]
 800fa04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa08:	d04b      	beq.n	800faa2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fa0a:	f7f7 fde3 	bl	80075d4 <HAL_GetTick>
 800fa0e:	4602      	mov	r2, r0
 800fa10:	683b      	ldr	r3, [r7, #0]
 800fa12:	1ad3      	subs	r3, r2, r3
 800fa14:	69ba      	ldr	r2, [r7, #24]
 800fa16:	429a      	cmp	r2, r3
 800fa18:	d302      	bcc.n	800fa20 <UART_WaitOnFlagUntilTimeout+0x30>
 800fa1a:	69bb      	ldr	r3, [r7, #24]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d101      	bne.n	800fa24 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800fa20:	2303      	movs	r3, #3
 800fa22:	e04e      	b.n	800fac2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	f003 0304 	and.w	r3, r3, #4
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d037      	beq.n	800faa2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fa32:	68bb      	ldr	r3, [r7, #8]
 800fa34:	2b80      	cmp	r3, #128	@ 0x80
 800fa36:	d034      	beq.n	800faa2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800fa38:	68bb      	ldr	r3, [r7, #8]
 800fa3a:	2b40      	cmp	r3, #64	@ 0x40
 800fa3c:	d031      	beq.n	800faa2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	69db      	ldr	r3, [r3, #28]
 800fa44:	f003 0308 	and.w	r3, r3, #8
 800fa48:	2b08      	cmp	r3, #8
 800fa4a:	d110      	bne.n	800fa6e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	2208      	movs	r2, #8
 800fa52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fa54:	68f8      	ldr	r0, [r7, #12]
 800fa56:	f000 f838 	bl	800faca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	2208      	movs	r2, #8
 800fa5e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	2200      	movs	r2, #0
 800fa66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800fa6a:	2301      	movs	r3, #1
 800fa6c:	e029      	b.n	800fac2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	69db      	ldr	r3, [r3, #28]
 800fa74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fa78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fa7c:	d111      	bne.n	800faa2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	681b      	ldr	r3, [r3, #0]
 800fa82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fa86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800fa88:	68f8      	ldr	r0, [r7, #12]
 800fa8a:	f000 f81e 	bl	800faca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	2220      	movs	r2, #32
 800fa92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	2200      	movs	r2, #0
 800fa9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800fa9e:	2303      	movs	r3, #3
 800faa0:	e00f      	b.n	800fac2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	69da      	ldr	r2, [r3, #28]
 800faa8:	68bb      	ldr	r3, [r7, #8]
 800faaa:	4013      	ands	r3, r2
 800faac:	68ba      	ldr	r2, [r7, #8]
 800faae:	429a      	cmp	r2, r3
 800fab0:	bf0c      	ite	eq
 800fab2:	2301      	moveq	r3, #1
 800fab4:	2300      	movne	r3, #0
 800fab6:	b2db      	uxtb	r3, r3
 800fab8:	461a      	mov	r2, r3
 800faba:	79fb      	ldrb	r3, [r7, #7]
 800fabc:	429a      	cmp	r2, r3
 800fabe:	d0a0      	beq.n	800fa02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fac0:	2300      	movs	r3, #0
}
 800fac2:	4618      	mov	r0, r3
 800fac4:	3710      	adds	r7, #16
 800fac6:	46bd      	mov	sp, r7
 800fac8:	bd80      	pop	{r7, pc}

0800faca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800faca:	b480      	push	{r7}
 800facc:	b095      	sub	sp, #84	@ 0x54
 800face:	af00      	add	r7, sp, #0
 800fad0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fada:	e853 3f00 	ldrex	r3, [r3]
 800fade:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fae2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	461a      	mov	r2, r3
 800faee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800faf0:	643b      	str	r3, [r7, #64]	@ 0x40
 800faf2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faf4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800faf6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800faf8:	e841 2300 	strex	r3, r2, [r1]
 800fafc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fafe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d1e6      	bne.n	800fad2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	3308      	adds	r3, #8
 800fb0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb0c:	6a3b      	ldr	r3, [r7, #32]
 800fb0e:	e853 3f00 	ldrex	r3, [r3]
 800fb12:	61fb      	str	r3, [r7, #28]
   return(result);
 800fb14:	69fb      	ldr	r3, [r7, #28]
 800fb16:	f023 0301 	bic.w	r3, r3, #1
 800fb1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	3308      	adds	r3, #8
 800fb22:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fb24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fb26:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fb2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fb2c:	e841 2300 	strex	r3, r2, [r1]
 800fb30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fb32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d1e5      	bne.n	800fb04 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fb3c:	2b01      	cmp	r3, #1
 800fb3e:	d118      	bne.n	800fb72 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	e853 3f00 	ldrex	r3, [r3]
 800fb4c:	60bb      	str	r3, [r7, #8]
   return(result);
 800fb4e:	68bb      	ldr	r3, [r7, #8]
 800fb50:	f023 0310 	bic.w	r3, r3, #16
 800fb54:	647b      	str	r3, [r7, #68]	@ 0x44
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	461a      	mov	r2, r3
 800fb5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fb5e:	61bb      	str	r3, [r7, #24]
 800fb60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb62:	6979      	ldr	r1, [r7, #20]
 800fb64:	69ba      	ldr	r2, [r7, #24]
 800fb66:	e841 2300 	strex	r3, r2, [r1]
 800fb6a:	613b      	str	r3, [r7, #16]
   return(result);
 800fb6c:	693b      	ldr	r3, [r7, #16]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d1e6      	bne.n	800fb40 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	2220      	movs	r2, #32
 800fb76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	2200      	movs	r2, #0
 800fb7e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	2200      	movs	r2, #0
 800fb84:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800fb86:	bf00      	nop
 800fb88:	3754      	adds	r7, #84	@ 0x54
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb90:	4770      	bx	lr
	...

0800fb94 <calloc>:
 800fb94:	4b02      	ldr	r3, [pc, #8]	@ (800fba0 <calloc+0xc>)
 800fb96:	460a      	mov	r2, r1
 800fb98:	4601      	mov	r1, r0
 800fb9a:	6818      	ldr	r0, [r3, #0]
 800fb9c:	f000 b802 	b.w	800fba4 <_calloc_r>
 800fba0:	20000030 	.word	0x20000030

0800fba4 <_calloc_r>:
 800fba4:	b570      	push	{r4, r5, r6, lr}
 800fba6:	fba1 5402 	umull	r5, r4, r1, r2
 800fbaa:	b934      	cbnz	r4, 800fbba <_calloc_r+0x16>
 800fbac:	4629      	mov	r1, r5
 800fbae:	f000 f83f 	bl	800fc30 <_malloc_r>
 800fbb2:	4606      	mov	r6, r0
 800fbb4:	b928      	cbnz	r0, 800fbc2 <_calloc_r+0x1e>
 800fbb6:	4630      	mov	r0, r6
 800fbb8:	bd70      	pop	{r4, r5, r6, pc}
 800fbba:	220c      	movs	r2, #12
 800fbbc:	6002      	str	r2, [r0, #0]
 800fbbe:	2600      	movs	r6, #0
 800fbc0:	e7f9      	b.n	800fbb6 <_calloc_r+0x12>
 800fbc2:	462a      	mov	r2, r5
 800fbc4:	4621      	mov	r1, r4
 800fbc6:	f000 fac7 	bl	8010158 <memset>
 800fbca:	e7f4      	b.n	800fbb6 <_calloc_r+0x12>

0800fbcc <malloc>:
 800fbcc:	4b02      	ldr	r3, [pc, #8]	@ (800fbd8 <malloc+0xc>)
 800fbce:	4601      	mov	r1, r0
 800fbd0:	6818      	ldr	r0, [r3, #0]
 800fbd2:	f000 b82d 	b.w	800fc30 <_malloc_r>
 800fbd6:	bf00      	nop
 800fbd8:	20000030 	.word	0x20000030

0800fbdc <free>:
 800fbdc:	4b02      	ldr	r3, [pc, #8]	@ (800fbe8 <free+0xc>)
 800fbde:	4601      	mov	r1, r0
 800fbe0:	6818      	ldr	r0, [r3, #0]
 800fbe2:	f000 bb53 	b.w	801028c <_free_r>
 800fbe6:	bf00      	nop
 800fbe8:	20000030 	.word	0x20000030

0800fbec <sbrk_aligned>:
 800fbec:	b570      	push	{r4, r5, r6, lr}
 800fbee:	4e0f      	ldr	r6, [pc, #60]	@ (800fc2c <sbrk_aligned+0x40>)
 800fbf0:	460c      	mov	r4, r1
 800fbf2:	6831      	ldr	r1, [r6, #0]
 800fbf4:	4605      	mov	r5, r0
 800fbf6:	b911      	cbnz	r1, 800fbfe <sbrk_aligned+0x12>
 800fbf8:	f000 faea 	bl	80101d0 <_sbrk_r>
 800fbfc:	6030      	str	r0, [r6, #0]
 800fbfe:	4621      	mov	r1, r4
 800fc00:	4628      	mov	r0, r5
 800fc02:	f000 fae5 	bl	80101d0 <_sbrk_r>
 800fc06:	1c43      	adds	r3, r0, #1
 800fc08:	d103      	bne.n	800fc12 <sbrk_aligned+0x26>
 800fc0a:	f04f 34ff 	mov.w	r4, #4294967295
 800fc0e:	4620      	mov	r0, r4
 800fc10:	bd70      	pop	{r4, r5, r6, pc}
 800fc12:	1cc4      	adds	r4, r0, #3
 800fc14:	f024 0403 	bic.w	r4, r4, #3
 800fc18:	42a0      	cmp	r0, r4
 800fc1a:	d0f8      	beq.n	800fc0e <sbrk_aligned+0x22>
 800fc1c:	1a21      	subs	r1, r4, r0
 800fc1e:	4628      	mov	r0, r5
 800fc20:	f000 fad6 	bl	80101d0 <_sbrk_r>
 800fc24:	3001      	adds	r0, #1
 800fc26:	d1f2      	bne.n	800fc0e <sbrk_aligned+0x22>
 800fc28:	e7ef      	b.n	800fc0a <sbrk_aligned+0x1e>
 800fc2a:	bf00      	nop
 800fc2c:	200032ac 	.word	0x200032ac

0800fc30 <_malloc_r>:
 800fc30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc34:	1ccd      	adds	r5, r1, #3
 800fc36:	f025 0503 	bic.w	r5, r5, #3
 800fc3a:	3508      	adds	r5, #8
 800fc3c:	2d0c      	cmp	r5, #12
 800fc3e:	bf38      	it	cc
 800fc40:	250c      	movcc	r5, #12
 800fc42:	2d00      	cmp	r5, #0
 800fc44:	4606      	mov	r6, r0
 800fc46:	db01      	blt.n	800fc4c <_malloc_r+0x1c>
 800fc48:	42a9      	cmp	r1, r5
 800fc4a:	d904      	bls.n	800fc56 <_malloc_r+0x26>
 800fc4c:	230c      	movs	r3, #12
 800fc4e:	6033      	str	r3, [r6, #0]
 800fc50:	2000      	movs	r0, #0
 800fc52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fd2c <_malloc_r+0xfc>
 800fc5a:	f000 f869 	bl	800fd30 <__malloc_lock>
 800fc5e:	f8d8 3000 	ldr.w	r3, [r8]
 800fc62:	461c      	mov	r4, r3
 800fc64:	bb44      	cbnz	r4, 800fcb8 <_malloc_r+0x88>
 800fc66:	4629      	mov	r1, r5
 800fc68:	4630      	mov	r0, r6
 800fc6a:	f7ff ffbf 	bl	800fbec <sbrk_aligned>
 800fc6e:	1c43      	adds	r3, r0, #1
 800fc70:	4604      	mov	r4, r0
 800fc72:	d158      	bne.n	800fd26 <_malloc_r+0xf6>
 800fc74:	f8d8 4000 	ldr.w	r4, [r8]
 800fc78:	4627      	mov	r7, r4
 800fc7a:	2f00      	cmp	r7, #0
 800fc7c:	d143      	bne.n	800fd06 <_malloc_r+0xd6>
 800fc7e:	2c00      	cmp	r4, #0
 800fc80:	d04b      	beq.n	800fd1a <_malloc_r+0xea>
 800fc82:	6823      	ldr	r3, [r4, #0]
 800fc84:	4639      	mov	r1, r7
 800fc86:	4630      	mov	r0, r6
 800fc88:	eb04 0903 	add.w	r9, r4, r3
 800fc8c:	f000 faa0 	bl	80101d0 <_sbrk_r>
 800fc90:	4581      	cmp	r9, r0
 800fc92:	d142      	bne.n	800fd1a <_malloc_r+0xea>
 800fc94:	6821      	ldr	r1, [r4, #0]
 800fc96:	1a6d      	subs	r5, r5, r1
 800fc98:	4629      	mov	r1, r5
 800fc9a:	4630      	mov	r0, r6
 800fc9c:	f7ff ffa6 	bl	800fbec <sbrk_aligned>
 800fca0:	3001      	adds	r0, #1
 800fca2:	d03a      	beq.n	800fd1a <_malloc_r+0xea>
 800fca4:	6823      	ldr	r3, [r4, #0]
 800fca6:	442b      	add	r3, r5
 800fca8:	6023      	str	r3, [r4, #0]
 800fcaa:	f8d8 3000 	ldr.w	r3, [r8]
 800fcae:	685a      	ldr	r2, [r3, #4]
 800fcb0:	bb62      	cbnz	r2, 800fd0c <_malloc_r+0xdc>
 800fcb2:	f8c8 7000 	str.w	r7, [r8]
 800fcb6:	e00f      	b.n	800fcd8 <_malloc_r+0xa8>
 800fcb8:	6822      	ldr	r2, [r4, #0]
 800fcba:	1b52      	subs	r2, r2, r5
 800fcbc:	d420      	bmi.n	800fd00 <_malloc_r+0xd0>
 800fcbe:	2a0b      	cmp	r2, #11
 800fcc0:	d917      	bls.n	800fcf2 <_malloc_r+0xc2>
 800fcc2:	1961      	adds	r1, r4, r5
 800fcc4:	42a3      	cmp	r3, r4
 800fcc6:	6025      	str	r5, [r4, #0]
 800fcc8:	bf18      	it	ne
 800fcca:	6059      	strne	r1, [r3, #4]
 800fccc:	6863      	ldr	r3, [r4, #4]
 800fcce:	bf08      	it	eq
 800fcd0:	f8c8 1000 	streq.w	r1, [r8]
 800fcd4:	5162      	str	r2, [r4, r5]
 800fcd6:	604b      	str	r3, [r1, #4]
 800fcd8:	4630      	mov	r0, r6
 800fcda:	f000 f82f 	bl	800fd3c <__malloc_unlock>
 800fcde:	f104 000b 	add.w	r0, r4, #11
 800fce2:	1d23      	adds	r3, r4, #4
 800fce4:	f020 0007 	bic.w	r0, r0, #7
 800fce8:	1ac2      	subs	r2, r0, r3
 800fcea:	bf1c      	itt	ne
 800fcec:	1a1b      	subne	r3, r3, r0
 800fcee:	50a3      	strne	r3, [r4, r2]
 800fcf0:	e7af      	b.n	800fc52 <_malloc_r+0x22>
 800fcf2:	6862      	ldr	r2, [r4, #4]
 800fcf4:	42a3      	cmp	r3, r4
 800fcf6:	bf0c      	ite	eq
 800fcf8:	f8c8 2000 	streq.w	r2, [r8]
 800fcfc:	605a      	strne	r2, [r3, #4]
 800fcfe:	e7eb      	b.n	800fcd8 <_malloc_r+0xa8>
 800fd00:	4623      	mov	r3, r4
 800fd02:	6864      	ldr	r4, [r4, #4]
 800fd04:	e7ae      	b.n	800fc64 <_malloc_r+0x34>
 800fd06:	463c      	mov	r4, r7
 800fd08:	687f      	ldr	r7, [r7, #4]
 800fd0a:	e7b6      	b.n	800fc7a <_malloc_r+0x4a>
 800fd0c:	461a      	mov	r2, r3
 800fd0e:	685b      	ldr	r3, [r3, #4]
 800fd10:	42a3      	cmp	r3, r4
 800fd12:	d1fb      	bne.n	800fd0c <_malloc_r+0xdc>
 800fd14:	2300      	movs	r3, #0
 800fd16:	6053      	str	r3, [r2, #4]
 800fd18:	e7de      	b.n	800fcd8 <_malloc_r+0xa8>
 800fd1a:	230c      	movs	r3, #12
 800fd1c:	6033      	str	r3, [r6, #0]
 800fd1e:	4630      	mov	r0, r6
 800fd20:	f000 f80c 	bl	800fd3c <__malloc_unlock>
 800fd24:	e794      	b.n	800fc50 <_malloc_r+0x20>
 800fd26:	6005      	str	r5, [r0, #0]
 800fd28:	e7d6      	b.n	800fcd8 <_malloc_r+0xa8>
 800fd2a:	bf00      	nop
 800fd2c:	200032b0 	.word	0x200032b0

0800fd30 <__malloc_lock>:
 800fd30:	4801      	ldr	r0, [pc, #4]	@ (800fd38 <__malloc_lock+0x8>)
 800fd32:	f000 ba9a 	b.w	801026a <__retarget_lock_acquire_recursive>
 800fd36:	bf00      	nop
 800fd38:	200033f4 	.word	0x200033f4

0800fd3c <__malloc_unlock>:
 800fd3c:	4801      	ldr	r0, [pc, #4]	@ (800fd44 <__malloc_unlock+0x8>)
 800fd3e:	f000 ba95 	b.w	801026c <__retarget_lock_release_recursive>
 800fd42:	bf00      	nop
 800fd44:	200033f4 	.word	0x200033f4

0800fd48 <std>:
 800fd48:	2300      	movs	r3, #0
 800fd4a:	b510      	push	{r4, lr}
 800fd4c:	4604      	mov	r4, r0
 800fd4e:	e9c0 3300 	strd	r3, r3, [r0]
 800fd52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fd56:	6083      	str	r3, [r0, #8]
 800fd58:	8181      	strh	r1, [r0, #12]
 800fd5a:	6643      	str	r3, [r0, #100]	@ 0x64
 800fd5c:	81c2      	strh	r2, [r0, #14]
 800fd5e:	6183      	str	r3, [r0, #24]
 800fd60:	4619      	mov	r1, r3
 800fd62:	2208      	movs	r2, #8
 800fd64:	305c      	adds	r0, #92	@ 0x5c
 800fd66:	f000 f9f7 	bl	8010158 <memset>
 800fd6a:	4b0d      	ldr	r3, [pc, #52]	@ (800fda0 <std+0x58>)
 800fd6c:	6263      	str	r3, [r4, #36]	@ 0x24
 800fd6e:	4b0d      	ldr	r3, [pc, #52]	@ (800fda4 <std+0x5c>)
 800fd70:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fd72:	4b0d      	ldr	r3, [pc, #52]	@ (800fda8 <std+0x60>)
 800fd74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fd76:	4b0d      	ldr	r3, [pc, #52]	@ (800fdac <std+0x64>)
 800fd78:	6323      	str	r3, [r4, #48]	@ 0x30
 800fd7a:	4b0d      	ldr	r3, [pc, #52]	@ (800fdb0 <std+0x68>)
 800fd7c:	6224      	str	r4, [r4, #32]
 800fd7e:	429c      	cmp	r4, r3
 800fd80:	d006      	beq.n	800fd90 <std+0x48>
 800fd82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fd86:	4294      	cmp	r4, r2
 800fd88:	d002      	beq.n	800fd90 <std+0x48>
 800fd8a:	33d0      	adds	r3, #208	@ 0xd0
 800fd8c:	429c      	cmp	r4, r3
 800fd8e:	d105      	bne.n	800fd9c <std+0x54>
 800fd90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fd94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fd98:	f000 ba66 	b.w	8010268 <__retarget_lock_init_recursive>
 800fd9c:	bd10      	pop	{r4, pc}
 800fd9e:	bf00      	nop
 800fda0:	08010059 	.word	0x08010059
 800fda4:	0801007b 	.word	0x0801007b
 800fda8:	080100b3 	.word	0x080100b3
 800fdac:	080100d7 	.word	0x080100d7
 800fdb0:	200032b4 	.word	0x200032b4

0800fdb4 <stdio_exit_handler>:
 800fdb4:	4a02      	ldr	r2, [pc, #8]	@ (800fdc0 <stdio_exit_handler+0xc>)
 800fdb6:	4903      	ldr	r1, [pc, #12]	@ (800fdc4 <stdio_exit_handler+0x10>)
 800fdb8:	4803      	ldr	r0, [pc, #12]	@ (800fdc8 <stdio_exit_handler+0x14>)
 800fdba:	f000 b869 	b.w	800fe90 <_fwalk_sglue>
 800fdbe:	bf00      	nop
 800fdc0:	20000024 	.word	0x20000024
 800fdc4:	08010c75 	.word	0x08010c75
 800fdc8:	20000034 	.word	0x20000034

0800fdcc <cleanup_stdio>:
 800fdcc:	6841      	ldr	r1, [r0, #4]
 800fdce:	4b0c      	ldr	r3, [pc, #48]	@ (800fe00 <cleanup_stdio+0x34>)
 800fdd0:	4299      	cmp	r1, r3
 800fdd2:	b510      	push	{r4, lr}
 800fdd4:	4604      	mov	r4, r0
 800fdd6:	d001      	beq.n	800fddc <cleanup_stdio+0x10>
 800fdd8:	f000 ff4c 	bl	8010c74 <_fflush_r>
 800fddc:	68a1      	ldr	r1, [r4, #8]
 800fdde:	4b09      	ldr	r3, [pc, #36]	@ (800fe04 <cleanup_stdio+0x38>)
 800fde0:	4299      	cmp	r1, r3
 800fde2:	d002      	beq.n	800fdea <cleanup_stdio+0x1e>
 800fde4:	4620      	mov	r0, r4
 800fde6:	f000 ff45 	bl	8010c74 <_fflush_r>
 800fdea:	68e1      	ldr	r1, [r4, #12]
 800fdec:	4b06      	ldr	r3, [pc, #24]	@ (800fe08 <cleanup_stdio+0x3c>)
 800fdee:	4299      	cmp	r1, r3
 800fdf0:	d004      	beq.n	800fdfc <cleanup_stdio+0x30>
 800fdf2:	4620      	mov	r0, r4
 800fdf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fdf8:	f000 bf3c 	b.w	8010c74 <_fflush_r>
 800fdfc:	bd10      	pop	{r4, pc}
 800fdfe:	bf00      	nop
 800fe00:	200032b4 	.word	0x200032b4
 800fe04:	2000331c 	.word	0x2000331c
 800fe08:	20003384 	.word	0x20003384

0800fe0c <global_stdio_init.part.0>:
 800fe0c:	b510      	push	{r4, lr}
 800fe0e:	4b0b      	ldr	r3, [pc, #44]	@ (800fe3c <global_stdio_init.part.0+0x30>)
 800fe10:	4c0b      	ldr	r4, [pc, #44]	@ (800fe40 <global_stdio_init.part.0+0x34>)
 800fe12:	4a0c      	ldr	r2, [pc, #48]	@ (800fe44 <global_stdio_init.part.0+0x38>)
 800fe14:	601a      	str	r2, [r3, #0]
 800fe16:	4620      	mov	r0, r4
 800fe18:	2200      	movs	r2, #0
 800fe1a:	2104      	movs	r1, #4
 800fe1c:	f7ff ff94 	bl	800fd48 <std>
 800fe20:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fe24:	2201      	movs	r2, #1
 800fe26:	2109      	movs	r1, #9
 800fe28:	f7ff ff8e 	bl	800fd48 <std>
 800fe2c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fe30:	2202      	movs	r2, #2
 800fe32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fe36:	2112      	movs	r1, #18
 800fe38:	f7ff bf86 	b.w	800fd48 <std>
 800fe3c:	200033ec 	.word	0x200033ec
 800fe40:	200032b4 	.word	0x200032b4
 800fe44:	0800fdb5 	.word	0x0800fdb5

0800fe48 <__sfp_lock_acquire>:
 800fe48:	4801      	ldr	r0, [pc, #4]	@ (800fe50 <__sfp_lock_acquire+0x8>)
 800fe4a:	f000 ba0e 	b.w	801026a <__retarget_lock_acquire_recursive>
 800fe4e:	bf00      	nop
 800fe50:	200033f5 	.word	0x200033f5

0800fe54 <__sfp_lock_release>:
 800fe54:	4801      	ldr	r0, [pc, #4]	@ (800fe5c <__sfp_lock_release+0x8>)
 800fe56:	f000 ba09 	b.w	801026c <__retarget_lock_release_recursive>
 800fe5a:	bf00      	nop
 800fe5c:	200033f5 	.word	0x200033f5

0800fe60 <__sinit>:
 800fe60:	b510      	push	{r4, lr}
 800fe62:	4604      	mov	r4, r0
 800fe64:	f7ff fff0 	bl	800fe48 <__sfp_lock_acquire>
 800fe68:	6a23      	ldr	r3, [r4, #32]
 800fe6a:	b11b      	cbz	r3, 800fe74 <__sinit+0x14>
 800fe6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fe70:	f7ff bff0 	b.w	800fe54 <__sfp_lock_release>
 800fe74:	4b04      	ldr	r3, [pc, #16]	@ (800fe88 <__sinit+0x28>)
 800fe76:	6223      	str	r3, [r4, #32]
 800fe78:	4b04      	ldr	r3, [pc, #16]	@ (800fe8c <__sinit+0x2c>)
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d1f5      	bne.n	800fe6c <__sinit+0xc>
 800fe80:	f7ff ffc4 	bl	800fe0c <global_stdio_init.part.0>
 800fe84:	e7f2      	b.n	800fe6c <__sinit+0xc>
 800fe86:	bf00      	nop
 800fe88:	0800fdcd 	.word	0x0800fdcd
 800fe8c:	200033ec 	.word	0x200033ec

0800fe90 <_fwalk_sglue>:
 800fe90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe94:	4607      	mov	r7, r0
 800fe96:	4688      	mov	r8, r1
 800fe98:	4614      	mov	r4, r2
 800fe9a:	2600      	movs	r6, #0
 800fe9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fea0:	f1b9 0901 	subs.w	r9, r9, #1
 800fea4:	d505      	bpl.n	800feb2 <_fwalk_sglue+0x22>
 800fea6:	6824      	ldr	r4, [r4, #0]
 800fea8:	2c00      	cmp	r4, #0
 800feaa:	d1f7      	bne.n	800fe9c <_fwalk_sglue+0xc>
 800feac:	4630      	mov	r0, r6
 800feae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800feb2:	89ab      	ldrh	r3, [r5, #12]
 800feb4:	2b01      	cmp	r3, #1
 800feb6:	d907      	bls.n	800fec8 <_fwalk_sglue+0x38>
 800feb8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800febc:	3301      	adds	r3, #1
 800febe:	d003      	beq.n	800fec8 <_fwalk_sglue+0x38>
 800fec0:	4629      	mov	r1, r5
 800fec2:	4638      	mov	r0, r7
 800fec4:	47c0      	blx	r8
 800fec6:	4306      	orrs	r6, r0
 800fec8:	3568      	adds	r5, #104	@ 0x68
 800feca:	e7e9      	b.n	800fea0 <_fwalk_sglue+0x10>

0800fecc <iprintf>:
 800fecc:	b40f      	push	{r0, r1, r2, r3}
 800fece:	b507      	push	{r0, r1, r2, lr}
 800fed0:	4906      	ldr	r1, [pc, #24]	@ (800feec <iprintf+0x20>)
 800fed2:	ab04      	add	r3, sp, #16
 800fed4:	6808      	ldr	r0, [r1, #0]
 800fed6:	f853 2b04 	ldr.w	r2, [r3], #4
 800feda:	6881      	ldr	r1, [r0, #8]
 800fedc:	9301      	str	r3, [sp, #4]
 800fede:	f000 fba1 	bl	8010624 <_vfiprintf_r>
 800fee2:	b003      	add	sp, #12
 800fee4:	f85d eb04 	ldr.w	lr, [sp], #4
 800fee8:	b004      	add	sp, #16
 800feea:	4770      	bx	lr
 800feec:	20000030 	.word	0x20000030

0800fef0 <setvbuf>:
 800fef0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fef4:	461d      	mov	r5, r3
 800fef6:	4b57      	ldr	r3, [pc, #348]	@ (8010054 <setvbuf+0x164>)
 800fef8:	681f      	ldr	r7, [r3, #0]
 800fefa:	4604      	mov	r4, r0
 800fefc:	460e      	mov	r6, r1
 800fefe:	4690      	mov	r8, r2
 800ff00:	b127      	cbz	r7, 800ff0c <setvbuf+0x1c>
 800ff02:	6a3b      	ldr	r3, [r7, #32]
 800ff04:	b913      	cbnz	r3, 800ff0c <setvbuf+0x1c>
 800ff06:	4638      	mov	r0, r7
 800ff08:	f7ff ffaa 	bl	800fe60 <__sinit>
 800ff0c:	f1b8 0f02 	cmp.w	r8, #2
 800ff10:	d006      	beq.n	800ff20 <setvbuf+0x30>
 800ff12:	f1b8 0f01 	cmp.w	r8, #1
 800ff16:	f200 809a 	bhi.w	801004e <setvbuf+0x15e>
 800ff1a:	2d00      	cmp	r5, #0
 800ff1c:	f2c0 8097 	blt.w	801004e <setvbuf+0x15e>
 800ff20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ff22:	07d9      	lsls	r1, r3, #31
 800ff24:	d405      	bmi.n	800ff32 <setvbuf+0x42>
 800ff26:	89a3      	ldrh	r3, [r4, #12]
 800ff28:	059a      	lsls	r2, r3, #22
 800ff2a:	d402      	bmi.n	800ff32 <setvbuf+0x42>
 800ff2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ff2e:	f000 f99c 	bl	801026a <__retarget_lock_acquire_recursive>
 800ff32:	4621      	mov	r1, r4
 800ff34:	4638      	mov	r0, r7
 800ff36:	f000 fe9d 	bl	8010c74 <_fflush_r>
 800ff3a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ff3c:	b141      	cbz	r1, 800ff50 <setvbuf+0x60>
 800ff3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ff42:	4299      	cmp	r1, r3
 800ff44:	d002      	beq.n	800ff4c <setvbuf+0x5c>
 800ff46:	4638      	mov	r0, r7
 800ff48:	f000 f9a0 	bl	801028c <_free_r>
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	6363      	str	r3, [r4, #52]	@ 0x34
 800ff50:	2300      	movs	r3, #0
 800ff52:	61a3      	str	r3, [r4, #24]
 800ff54:	6063      	str	r3, [r4, #4]
 800ff56:	89a3      	ldrh	r3, [r4, #12]
 800ff58:	061b      	lsls	r3, r3, #24
 800ff5a:	d503      	bpl.n	800ff64 <setvbuf+0x74>
 800ff5c:	6921      	ldr	r1, [r4, #16]
 800ff5e:	4638      	mov	r0, r7
 800ff60:	f000 f994 	bl	801028c <_free_r>
 800ff64:	89a3      	ldrh	r3, [r4, #12]
 800ff66:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800ff6a:	f023 0303 	bic.w	r3, r3, #3
 800ff6e:	f1b8 0f02 	cmp.w	r8, #2
 800ff72:	81a3      	strh	r3, [r4, #12]
 800ff74:	d061      	beq.n	801003a <setvbuf+0x14a>
 800ff76:	ab01      	add	r3, sp, #4
 800ff78:	466a      	mov	r2, sp
 800ff7a:	4621      	mov	r1, r4
 800ff7c:	4638      	mov	r0, r7
 800ff7e:	f000 fea1 	bl	8010cc4 <__swhatbuf_r>
 800ff82:	89a3      	ldrh	r3, [r4, #12]
 800ff84:	4318      	orrs	r0, r3
 800ff86:	81a0      	strh	r0, [r4, #12]
 800ff88:	bb2d      	cbnz	r5, 800ffd6 <setvbuf+0xe6>
 800ff8a:	9d00      	ldr	r5, [sp, #0]
 800ff8c:	4628      	mov	r0, r5
 800ff8e:	f7ff fe1d 	bl	800fbcc <malloc>
 800ff92:	4606      	mov	r6, r0
 800ff94:	2800      	cmp	r0, #0
 800ff96:	d152      	bne.n	801003e <setvbuf+0x14e>
 800ff98:	f8dd 9000 	ldr.w	r9, [sp]
 800ff9c:	45a9      	cmp	r9, r5
 800ff9e:	d140      	bne.n	8010022 <setvbuf+0x132>
 800ffa0:	f04f 35ff 	mov.w	r5, #4294967295
 800ffa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ffa8:	f043 0202 	orr.w	r2, r3, #2
 800ffac:	81a2      	strh	r2, [r4, #12]
 800ffae:	2200      	movs	r2, #0
 800ffb0:	60a2      	str	r2, [r4, #8]
 800ffb2:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800ffb6:	6022      	str	r2, [r4, #0]
 800ffb8:	6122      	str	r2, [r4, #16]
 800ffba:	2201      	movs	r2, #1
 800ffbc:	6162      	str	r2, [r4, #20]
 800ffbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ffc0:	07d6      	lsls	r6, r2, #31
 800ffc2:	d404      	bmi.n	800ffce <setvbuf+0xde>
 800ffc4:	0598      	lsls	r0, r3, #22
 800ffc6:	d402      	bmi.n	800ffce <setvbuf+0xde>
 800ffc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ffca:	f000 f94f 	bl	801026c <__retarget_lock_release_recursive>
 800ffce:	4628      	mov	r0, r5
 800ffd0:	b003      	add	sp, #12
 800ffd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ffd6:	2e00      	cmp	r6, #0
 800ffd8:	d0d8      	beq.n	800ff8c <setvbuf+0x9c>
 800ffda:	6a3b      	ldr	r3, [r7, #32]
 800ffdc:	b913      	cbnz	r3, 800ffe4 <setvbuf+0xf4>
 800ffde:	4638      	mov	r0, r7
 800ffe0:	f7ff ff3e 	bl	800fe60 <__sinit>
 800ffe4:	f1b8 0f01 	cmp.w	r8, #1
 800ffe8:	bf08      	it	eq
 800ffea:	89a3      	ldrheq	r3, [r4, #12]
 800ffec:	6026      	str	r6, [r4, #0]
 800ffee:	bf04      	itt	eq
 800fff0:	f043 0301 	orreq.w	r3, r3, #1
 800fff4:	81a3      	strheq	r3, [r4, #12]
 800fff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fffa:	f013 0208 	ands.w	r2, r3, #8
 800fffe:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8010002:	d01e      	beq.n	8010042 <setvbuf+0x152>
 8010004:	07d9      	lsls	r1, r3, #31
 8010006:	bf41      	itttt	mi
 8010008:	2200      	movmi	r2, #0
 801000a:	426d      	negmi	r5, r5
 801000c:	60a2      	strmi	r2, [r4, #8]
 801000e:	61a5      	strmi	r5, [r4, #24]
 8010010:	bf58      	it	pl
 8010012:	60a5      	strpl	r5, [r4, #8]
 8010014:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010016:	07d2      	lsls	r2, r2, #31
 8010018:	d401      	bmi.n	801001e <setvbuf+0x12e>
 801001a:	059b      	lsls	r3, r3, #22
 801001c:	d513      	bpl.n	8010046 <setvbuf+0x156>
 801001e:	2500      	movs	r5, #0
 8010020:	e7d5      	b.n	800ffce <setvbuf+0xde>
 8010022:	4648      	mov	r0, r9
 8010024:	f7ff fdd2 	bl	800fbcc <malloc>
 8010028:	4606      	mov	r6, r0
 801002a:	2800      	cmp	r0, #0
 801002c:	d0b8      	beq.n	800ffa0 <setvbuf+0xb0>
 801002e:	89a3      	ldrh	r3, [r4, #12]
 8010030:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010034:	81a3      	strh	r3, [r4, #12]
 8010036:	464d      	mov	r5, r9
 8010038:	e7cf      	b.n	800ffda <setvbuf+0xea>
 801003a:	2500      	movs	r5, #0
 801003c:	e7b2      	b.n	800ffa4 <setvbuf+0xb4>
 801003e:	46a9      	mov	r9, r5
 8010040:	e7f5      	b.n	801002e <setvbuf+0x13e>
 8010042:	60a2      	str	r2, [r4, #8]
 8010044:	e7e6      	b.n	8010014 <setvbuf+0x124>
 8010046:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010048:	f000 f910 	bl	801026c <__retarget_lock_release_recursive>
 801004c:	e7e7      	b.n	801001e <setvbuf+0x12e>
 801004e:	f04f 35ff 	mov.w	r5, #4294967295
 8010052:	e7bc      	b.n	800ffce <setvbuf+0xde>
 8010054:	20000030 	.word	0x20000030

08010058 <__sread>:
 8010058:	b510      	push	{r4, lr}
 801005a:	460c      	mov	r4, r1
 801005c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010060:	f000 f8a4 	bl	80101ac <_read_r>
 8010064:	2800      	cmp	r0, #0
 8010066:	bfab      	itete	ge
 8010068:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801006a:	89a3      	ldrhlt	r3, [r4, #12]
 801006c:	181b      	addge	r3, r3, r0
 801006e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010072:	bfac      	ite	ge
 8010074:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010076:	81a3      	strhlt	r3, [r4, #12]
 8010078:	bd10      	pop	{r4, pc}

0801007a <__swrite>:
 801007a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801007e:	461f      	mov	r7, r3
 8010080:	898b      	ldrh	r3, [r1, #12]
 8010082:	05db      	lsls	r3, r3, #23
 8010084:	4605      	mov	r5, r0
 8010086:	460c      	mov	r4, r1
 8010088:	4616      	mov	r6, r2
 801008a:	d505      	bpl.n	8010098 <__swrite+0x1e>
 801008c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010090:	2302      	movs	r3, #2
 8010092:	2200      	movs	r2, #0
 8010094:	f000 f878 	bl	8010188 <_lseek_r>
 8010098:	89a3      	ldrh	r3, [r4, #12]
 801009a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801009e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80100a2:	81a3      	strh	r3, [r4, #12]
 80100a4:	4632      	mov	r2, r6
 80100a6:	463b      	mov	r3, r7
 80100a8:	4628      	mov	r0, r5
 80100aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80100ae:	f000 b89f 	b.w	80101f0 <_write_r>

080100b2 <__sseek>:
 80100b2:	b510      	push	{r4, lr}
 80100b4:	460c      	mov	r4, r1
 80100b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80100ba:	f000 f865 	bl	8010188 <_lseek_r>
 80100be:	1c43      	adds	r3, r0, #1
 80100c0:	89a3      	ldrh	r3, [r4, #12]
 80100c2:	bf15      	itete	ne
 80100c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80100c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80100ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80100ce:	81a3      	strheq	r3, [r4, #12]
 80100d0:	bf18      	it	ne
 80100d2:	81a3      	strhne	r3, [r4, #12]
 80100d4:	bd10      	pop	{r4, pc}

080100d6 <__sclose>:
 80100d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80100da:	f000 b845 	b.w	8010168 <_close_r>

080100de <_vsniprintf_r>:
 80100de:	b530      	push	{r4, r5, lr}
 80100e0:	4614      	mov	r4, r2
 80100e2:	2c00      	cmp	r4, #0
 80100e4:	b09b      	sub	sp, #108	@ 0x6c
 80100e6:	4605      	mov	r5, r0
 80100e8:	461a      	mov	r2, r3
 80100ea:	da05      	bge.n	80100f8 <_vsniprintf_r+0x1a>
 80100ec:	238b      	movs	r3, #139	@ 0x8b
 80100ee:	6003      	str	r3, [r0, #0]
 80100f0:	f04f 30ff 	mov.w	r0, #4294967295
 80100f4:	b01b      	add	sp, #108	@ 0x6c
 80100f6:	bd30      	pop	{r4, r5, pc}
 80100f8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80100fc:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010100:	f04f 0300 	mov.w	r3, #0
 8010104:	9319      	str	r3, [sp, #100]	@ 0x64
 8010106:	bf14      	ite	ne
 8010108:	f104 33ff 	addne.w	r3, r4, #4294967295
 801010c:	4623      	moveq	r3, r4
 801010e:	9302      	str	r3, [sp, #8]
 8010110:	9305      	str	r3, [sp, #20]
 8010112:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010116:	9100      	str	r1, [sp, #0]
 8010118:	9104      	str	r1, [sp, #16]
 801011a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801011e:	4669      	mov	r1, sp
 8010120:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8010122:	f000 f959 	bl	80103d8 <_svfiprintf_r>
 8010126:	1c43      	adds	r3, r0, #1
 8010128:	bfbc      	itt	lt
 801012a:	238b      	movlt	r3, #139	@ 0x8b
 801012c:	602b      	strlt	r3, [r5, #0]
 801012e:	2c00      	cmp	r4, #0
 8010130:	d0e0      	beq.n	80100f4 <_vsniprintf_r+0x16>
 8010132:	9b00      	ldr	r3, [sp, #0]
 8010134:	2200      	movs	r2, #0
 8010136:	701a      	strb	r2, [r3, #0]
 8010138:	e7dc      	b.n	80100f4 <_vsniprintf_r+0x16>
	...

0801013c <vsniprintf>:
 801013c:	b507      	push	{r0, r1, r2, lr}
 801013e:	9300      	str	r3, [sp, #0]
 8010140:	4613      	mov	r3, r2
 8010142:	460a      	mov	r2, r1
 8010144:	4601      	mov	r1, r0
 8010146:	4803      	ldr	r0, [pc, #12]	@ (8010154 <vsniprintf+0x18>)
 8010148:	6800      	ldr	r0, [r0, #0]
 801014a:	f7ff ffc8 	bl	80100de <_vsniprintf_r>
 801014e:	b003      	add	sp, #12
 8010150:	f85d fb04 	ldr.w	pc, [sp], #4
 8010154:	20000030 	.word	0x20000030

08010158 <memset>:
 8010158:	4402      	add	r2, r0
 801015a:	4603      	mov	r3, r0
 801015c:	4293      	cmp	r3, r2
 801015e:	d100      	bne.n	8010162 <memset+0xa>
 8010160:	4770      	bx	lr
 8010162:	f803 1b01 	strb.w	r1, [r3], #1
 8010166:	e7f9      	b.n	801015c <memset+0x4>

08010168 <_close_r>:
 8010168:	b538      	push	{r3, r4, r5, lr}
 801016a:	4d06      	ldr	r5, [pc, #24]	@ (8010184 <_close_r+0x1c>)
 801016c:	2300      	movs	r3, #0
 801016e:	4604      	mov	r4, r0
 8010170:	4608      	mov	r0, r1
 8010172:	602b      	str	r3, [r5, #0]
 8010174:	f7f6 fdb8 	bl	8006ce8 <_close>
 8010178:	1c43      	adds	r3, r0, #1
 801017a:	d102      	bne.n	8010182 <_close_r+0x1a>
 801017c:	682b      	ldr	r3, [r5, #0]
 801017e:	b103      	cbz	r3, 8010182 <_close_r+0x1a>
 8010180:	6023      	str	r3, [r4, #0]
 8010182:	bd38      	pop	{r3, r4, r5, pc}
 8010184:	200033f0 	.word	0x200033f0

08010188 <_lseek_r>:
 8010188:	b538      	push	{r3, r4, r5, lr}
 801018a:	4d07      	ldr	r5, [pc, #28]	@ (80101a8 <_lseek_r+0x20>)
 801018c:	4604      	mov	r4, r0
 801018e:	4608      	mov	r0, r1
 8010190:	4611      	mov	r1, r2
 8010192:	2200      	movs	r2, #0
 8010194:	602a      	str	r2, [r5, #0]
 8010196:	461a      	mov	r2, r3
 8010198:	f7f6 fdcd 	bl	8006d36 <_lseek>
 801019c:	1c43      	adds	r3, r0, #1
 801019e:	d102      	bne.n	80101a6 <_lseek_r+0x1e>
 80101a0:	682b      	ldr	r3, [r5, #0]
 80101a2:	b103      	cbz	r3, 80101a6 <_lseek_r+0x1e>
 80101a4:	6023      	str	r3, [r4, #0]
 80101a6:	bd38      	pop	{r3, r4, r5, pc}
 80101a8:	200033f0 	.word	0x200033f0

080101ac <_read_r>:
 80101ac:	b538      	push	{r3, r4, r5, lr}
 80101ae:	4d07      	ldr	r5, [pc, #28]	@ (80101cc <_read_r+0x20>)
 80101b0:	4604      	mov	r4, r0
 80101b2:	4608      	mov	r0, r1
 80101b4:	4611      	mov	r1, r2
 80101b6:	2200      	movs	r2, #0
 80101b8:	602a      	str	r2, [r5, #0]
 80101ba:	461a      	mov	r2, r3
 80101bc:	f7f6 fd77 	bl	8006cae <_read>
 80101c0:	1c43      	adds	r3, r0, #1
 80101c2:	d102      	bne.n	80101ca <_read_r+0x1e>
 80101c4:	682b      	ldr	r3, [r5, #0]
 80101c6:	b103      	cbz	r3, 80101ca <_read_r+0x1e>
 80101c8:	6023      	str	r3, [r4, #0]
 80101ca:	bd38      	pop	{r3, r4, r5, pc}
 80101cc:	200033f0 	.word	0x200033f0

080101d0 <_sbrk_r>:
 80101d0:	b538      	push	{r3, r4, r5, lr}
 80101d2:	4d06      	ldr	r5, [pc, #24]	@ (80101ec <_sbrk_r+0x1c>)
 80101d4:	2300      	movs	r3, #0
 80101d6:	4604      	mov	r4, r0
 80101d8:	4608      	mov	r0, r1
 80101da:	602b      	str	r3, [r5, #0]
 80101dc:	f7f6 fdb8 	bl	8006d50 <_sbrk>
 80101e0:	1c43      	adds	r3, r0, #1
 80101e2:	d102      	bne.n	80101ea <_sbrk_r+0x1a>
 80101e4:	682b      	ldr	r3, [r5, #0]
 80101e6:	b103      	cbz	r3, 80101ea <_sbrk_r+0x1a>
 80101e8:	6023      	str	r3, [r4, #0]
 80101ea:	bd38      	pop	{r3, r4, r5, pc}
 80101ec:	200033f0 	.word	0x200033f0

080101f0 <_write_r>:
 80101f0:	b538      	push	{r3, r4, r5, lr}
 80101f2:	4d07      	ldr	r5, [pc, #28]	@ (8010210 <_write_r+0x20>)
 80101f4:	4604      	mov	r4, r0
 80101f6:	4608      	mov	r0, r1
 80101f8:	4611      	mov	r1, r2
 80101fa:	2200      	movs	r2, #0
 80101fc:	602a      	str	r2, [r5, #0]
 80101fe:	461a      	mov	r2, r3
 8010200:	f7f2 fad6 	bl	80027b0 <_write>
 8010204:	1c43      	adds	r3, r0, #1
 8010206:	d102      	bne.n	801020e <_write_r+0x1e>
 8010208:	682b      	ldr	r3, [r5, #0]
 801020a:	b103      	cbz	r3, 801020e <_write_r+0x1e>
 801020c:	6023      	str	r3, [r4, #0]
 801020e:	bd38      	pop	{r3, r4, r5, pc}
 8010210:	200033f0 	.word	0x200033f0

08010214 <__errno>:
 8010214:	4b01      	ldr	r3, [pc, #4]	@ (801021c <__errno+0x8>)
 8010216:	6818      	ldr	r0, [r3, #0]
 8010218:	4770      	bx	lr
 801021a:	bf00      	nop
 801021c:	20000030 	.word	0x20000030

08010220 <__libc_init_array>:
 8010220:	b570      	push	{r4, r5, r6, lr}
 8010222:	4d0d      	ldr	r5, [pc, #52]	@ (8010258 <__libc_init_array+0x38>)
 8010224:	4c0d      	ldr	r4, [pc, #52]	@ (801025c <__libc_init_array+0x3c>)
 8010226:	1b64      	subs	r4, r4, r5
 8010228:	10a4      	asrs	r4, r4, #2
 801022a:	2600      	movs	r6, #0
 801022c:	42a6      	cmp	r6, r4
 801022e:	d109      	bne.n	8010244 <__libc_init_array+0x24>
 8010230:	4d0b      	ldr	r5, [pc, #44]	@ (8010260 <__libc_init_array+0x40>)
 8010232:	4c0c      	ldr	r4, [pc, #48]	@ (8010264 <__libc_init_array+0x44>)
 8010234:	f000 feae 	bl	8010f94 <_init>
 8010238:	1b64      	subs	r4, r4, r5
 801023a:	10a4      	asrs	r4, r4, #2
 801023c:	2600      	movs	r6, #0
 801023e:	42a6      	cmp	r6, r4
 8010240:	d105      	bne.n	801024e <__libc_init_array+0x2e>
 8010242:	bd70      	pop	{r4, r5, r6, pc}
 8010244:	f855 3b04 	ldr.w	r3, [r5], #4
 8010248:	4798      	blx	r3
 801024a:	3601      	adds	r6, #1
 801024c:	e7ee      	b.n	801022c <__libc_init_array+0xc>
 801024e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010252:	4798      	blx	r3
 8010254:	3601      	adds	r6, #1
 8010256:	e7f2      	b.n	801023e <__libc_init_array+0x1e>
 8010258:	08011748 	.word	0x08011748
 801025c:	08011748 	.word	0x08011748
 8010260:	08011748 	.word	0x08011748
 8010264:	0801174c 	.word	0x0801174c

08010268 <__retarget_lock_init_recursive>:
 8010268:	4770      	bx	lr

0801026a <__retarget_lock_acquire_recursive>:
 801026a:	4770      	bx	lr

0801026c <__retarget_lock_release_recursive>:
 801026c:	4770      	bx	lr

0801026e <memcpy>:
 801026e:	440a      	add	r2, r1
 8010270:	4291      	cmp	r1, r2
 8010272:	f100 33ff 	add.w	r3, r0, #4294967295
 8010276:	d100      	bne.n	801027a <memcpy+0xc>
 8010278:	4770      	bx	lr
 801027a:	b510      	push	{r4, lr}
 801027c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010280:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010284:	4291      	cmp	r1, r2
 8010286:	d1f9      	bne.n	801027c <memcpy+0xe>
 8010288:	bd10      	pop	{r4, pc}
	...

0801028c <_free_r>:
 801028c:	b538      	push	{r3, r4, r5, lr}
 801028e:	4605      	mov	r5, r0
 8010290:	2900      	cmp	r1, #0
 8010292:	d041      	beq.n	8010318 <_free_r+0x8c>
 8010294:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010298:	1f0c      	subs	r4, r1, #4
 801029a:	2b00      	cmp	r3, #0
 801029c:	bfb8      	it	lt
 801029e:	18e4      	addlt	r4, r4, r3
 80102a0:	f7ff fd46 	bl	800fd30 <__malloc_lock>
 80102a4:	4a1d      	ldr	r2, [pc, #116]	@ (801031c <_free_r+0x90>)
 80102a6:	6813      	ldr	r3, [r2, #0]
 80102a8:	b933      	cbnz	r3, 80102b8 <_free_r+0x2c>
 80102aa:	6063      	str	r3, [r4, #4]
 80102ac:	6014      	str	r4, [r2, #0]
 80102ae:	4628      	mov	r0, r5
 80102b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80102b4:	f7ff bd42 	b.w	800fd3c <__malloc_unlock>
 80102b8:	42a3      	cmp	r3, r4
 80102ba:	d908      	bls.n	80102ce <_free_r+0x42>
 80102bc:	6820      	ldr	r0, [r4, #0]
 80102be:	1821      	adds	r1, r4, r0
 80102c0:	428b      	cmp	r3, r1
 80102c2:	bf01      	itttt	eq
 80102c4:	6819      	ldreq	r1, [r3, #0]
 80102c6:	685b      	ldreq	r3, [r3, #4]
 80102c8:	1809      	addeq	r1, r1, r0
 80102ca:	6021      	streq	r1, [r4, #0]
 80102cc:	e7ed      	b.n	80102aa <_free_r+0x1e>
 80102ce:	461a      	mov	r2, r3
 80102d0:	685b      	ldr	r3, [r3, #4]
 80102d2:	b10b      	cbz	r3, 80102d8 <_free_r+0x4c>
 80102d4:	42a3      	cmp	r3, r4
 80102d6:	d9fa      	bls.n	80102ce <_free_r+0x42>
 80102d8:	6811      	ldr	r1, [r2, #0]
 80102da:	1850      	adds	r0, r2, r1
 80102dc:	42a0      	cmp	r0, r4
 80102de:	d10b      	bne.n	80102f8 <_free_r+0x6c>
 80102e0:	6820      	ldr	r0, [r4, #0]
 80102e2:	4401      	add	r1, r0
 80102e4:	1850      	adds	r0, r2, r1
 80102e6:	4283      	cmp	r3, r0
 80102e8:	6011      	str	r1, [r2, #0]
 80102ea:	d1e0      	bne.n	80102ae <_free_r+0x22>
 80102ec:	6818      	ldr	r0, [r3, #0]
 80102ee:	685b      	ldr	r3, [r3, #4]
 80102f0:	6053      	str	r3, [r2, #4]
 80102f2:	4408      	add	r0, r1
 80102f4:	6010      	str	r0, [r2, #0]
 80102f6:	e7da      	b.n	80102ae <_free_r+0x22>
 80102f8:	d902      	bls.n	8010300 <_free_r+0x74>
 80102fa:	230c      	movs	r3, #12
 80102fc:	602b      	str	r3, [r5, #0]
 80102fe:	e7d6      	b.n	80102ae <_free_r+0x22>
 8010300:	6820      	ldr	r0, [r4, #0]
 8010302:	1821      	adds	r1, r4, r0
 8010304:	428b      	cmp	r3, r1
 8010306:	bf04      	itt	eq
 8010308:	6819      	ldreq	r1, [r3, #0]
 801030a:	685b      	ldreq	r3, [r3, #4]
 801030c:	6063      	str	r3, [r4, #4]
 801030e:	bf04      	itt	eq
 8010310:	1809      	addeq	r1, r1, r0
 8010312:	6021      	streq	r1, [r4, #0]
 8010314:	6054      	str	r4, [r2, #4]
 8010316:	e7ca      	b.n	80102ae <_free_r+0x22>
 8010318:	bd38      	pop	{r3, r4, r5, pc}
 801031a:	bf00      	nop
 801031c:	200032b0 	.word	0x200032b0

08010320 <__ssputs_r>:
 8010320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010324:	688e      	ldr	r6, [r1, #8]
 8010326:	461f      	mov	r7, r3
 8010328:	42be      	cmp	r6, r7
 801032a:	680b      	ldr	r3, [r1, #0]
 801032c:	4682      	mov	sl, r0
 801032e:	460c      	mov	r4, r1
 8010330:	4690      	mov	r8, r2
 8010332:	d82d      	bhi.n	8010390 <__ssputs_r+0x70>
 8010334:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010338:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801033c:	d026      	beq.n	801038c <__ssputs_r+0x6c>
 801033e:	6965      	ldr	r5, [r4, #20]
 8010340:	6909      	ldr	r1, [r1, #16]
 8010342:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010346:	eba3 0901 	sub.w	r9, r3, r1
 801034a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801034e:	1c7b      	adds	r3, r7, #1
 8010350:	444b      	add	r3, r9
 8010352:	106d      	asrs	r5, r5, #1
 8010354:	429d      	cmp	r5, r3
 8010356:	bf38      	it	cc
 8010358:	461d      	movcc	r5, r3
 801035a:	0553      	lsls	r3, r2, #21
 801035c:	d527      	bpl.n	80103ae <__ssputs_r+0x8e>
 801035e:	4629      	mov	r1, r5
 8010360:	f7ff fc66 	bl	800fc30 <_malloc_r>
 8010364:	4606      	mov	r6, r0
 8010366:	b360      	cbz	r0, 80103c2 <__ssputs_r+0xa2>
 8010368:	6921      	ldr	r1, [r4, #16]
 801036a:	464a      	mov	r2, r9
 801036c:	f7ff ff7f 	bl	801026e <memcpy>
 8010370:	89a3      	ldrh	r3, [r4, #12]
 8010372:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010376:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801037a:	81a3      	strh	r3, [r4, #12]
 801037c:	6126      	str	r6, [r4, #16]
 801037e:	6165      	str	r5, [r4, #20]
 8010380:	444e      	add	r6, r9
 8010382:	eba5 0509 	sub.w	r5, r5, r9
 8010386:	6026      	str	r6, [r4, #0]
 8010388:	60a5      	str	r5, [r4, #8]
 801038a:	463e      	mov	r6, r7
 801038c:	42be      	cmp	r6, r7
 801038e:	d900      	bls.n	8010392 <__ssputs_r+0x72>
 8010390:	463e      	mov	r6, r7
 8010392:	6820      	ldr	r0, [r4, #0]
 8010394:	4632      	mov	r2, r6
 8010396:	4641      	mov	r1, r8
 8010398:	f000 fd8a 	bl	8010eb0 <memmove>
 801039c:	68a3      	ldr	r3, [r4, #8]
 801039e:	1b9b      	subs	r3, r3, r6
 80103a0:	60a3      	str	r3, [r4, #8]
 80103a2:	6823      	ldr	r3, [r4, #0]
 80103a4:	4433      	add	r3, r6
 80103a6:	6023      	str	r3, [r4, #0]
 80103a8:	2000      	movs	r0, #0
 80103aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103ae:	462a      	mov	r2, r5
 80103b0:	f000 fdba 	bl	8010f28 <_realloc_r>
 80103b4:	4606      	mov	r6, r0
 80103b6:	2800      	cmp	r0, #0
 80103b8:	d1e0      	bne.n	801037c <__ssputs_r+0x5c>
 80103ba:	6921      	ldr	r1, [r4, #16]
 80103bc:	4650      	mov	r0, sl
 80103be:	f7ff ff65 	bl	801028c <_free_r>
 80103c2:	230c      	movs	r3, #12
 80103c4:	f8ca 3000 	str.w	r3, [sl]
 80103c8:	89a3      	ldrh	r3, [r4, #12]
 80103ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80103ce:	81a3      	strh	r3, [r4, #12]
 80103d0:	f04f 30ff 	mov.w	r0, #4294967295
 80103d4:	e7e9      	b.n	80103aa <__ssputs_r+0x8a>
	...

080103d8 <_svfiprintf_r>:
 80103d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103dc:	4698      	mov	r8, r3
 80103de:	898b      	ldrh	r3, [r1, #12]
 80103e0:	061b      	lsls	r3, r3, #24
 80103e2:	b09d      	sub	sp, #116	@ 0x74
 80103e4:	4607      	mov	r7, r0
 80103e6:	460d      	mov	r5, r1
 80103e8:	4614      	mov	r4, r2
 80103ea:	d510      	bpl.n	801040e <_svfiprintf_r+0x36>
 80103ec:	690b      	ldr	r3, [r1, #16]
 80103ee:	b973      	cbnz	r3, 801040e <_svfiprintf_r+0x36>
 80103f0:	2140      	movs	r1, #64	@ 0x40
 80103f2:	f7ff fc1d 	bl	800fc30 <_malloc_r>
 80103f6:	6028      	str	r0, [r5, #0]
 80103f8:	6128      	str	r0, [r5, #16]
 80103fa:	b930      	cbnz	r0, 801040a <_svfiprintf_r+0x32>
 80103fc:	230c      	movs	r3, #12
 80103fe:	603b      	str	r3, [r7, #0]
 8010400:	f04f 30ff 	mov.w	r0, #4294967295
 8010404:	b01d      	add	sp, #116	@ 0x74
 8010406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801040a:	2340      	movs	r3, #64	@ 0x40
 801040c:	616b      	str	r3, [r5, #20]
 801040e:	2300      	movs	r3, #0
 8010410:	9309      	str	r3, [sp, #36]	@ 0x24
 8010412:	2320      	movs	r3, #32
 8010414:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010418:	f8cd 800c 	str.w	r8, [sp, #12]
 801041c:	2330      	movs	r3, #48	@ 0x30
 801041e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80105bc <_svfiprintf_r+0x1e4>
 8010422:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010426:	f04f 0901 	mov.w	r9, #1
 801042a:	4623      	mov	r3, r4
 801042c:	469a      	mov	sl, r3
 801042e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010432:	b10a      	cbz	r2, 8010438 <_svfiprintf_r+0x60>
 8010434:	2a25      	cmp	r2, #37	@ 0x25
 8010436:	d1f9      	bne.n	801042c <_svfiprintf_r+0x54>
 8010438:	ebba 0b04 	subs.w	fp, sl, r4
 801043c:	d00b      	beq.n	8010456 <_svfiprintf_r+0x7e>
 801043e:	465b      	mov	r3, fp
 8010440:	4622      	mov	r2, r4
 8010442:	4629      	mov	r1, r5
 8010444:	4638      	mov	r0, r7
 8010446:	f7ff ff6b 	bl	8010320 <__ssputs_r>
 801044a:	3001      	adds	r0, #1
 801044c:	f000 80a7 	beq.w	801059e <_svfiprintf_r+0x1c6>
 8010450:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010452:	445a      	add	r2, fp
 8010454:	9209      	str	r2, [sp, #36]	@ 0x24
 8010456:	f89a 3000 	ldrb.w	r3, [sl]
 801045a:	2b00      	cmp	r3, #0
 801045c:	f000 809f 	beq.w	801059e <_svfiprintf_r+0x1c6>
 8010460:	2300      	movs	r3, #0
 8010462:	f04f 32ff 	mov.w	r2, #4294967295
 8010466:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801046a:	f10a 0a01 	add.w	sl, sl, #1
 801046e:	9304      	str	r3, [sp, #16]
 8010470:	9307      	str	r3, [sp, #28]
 8010472:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010476:	931a      	str	r3, [sp, #104]	@ 0x68
 8010478:	4654      	mov	r4, sl
 801047a:	2205      	movs	r2, #5
 801047c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010480:	484e      	ldr	r0, [pc, #312]	@ (80105bc <_svfiprintf_r+0x1e4>)
 8010482:	f7ef fea5 	bl	80001d0 <memchr>
 8010486:	9a04      	ldr	r2, [sp, #16]
 8010488:	b9d8      	cbnz	r0, 80104c2 <_svfiprintf_r+0xea>
 801048a:	06d0      	lsls	r0, r2, #27
 801048c:	bf44      	itt	mi
 801048e:	2320      	movmi	r3, #32
 8010490:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010494:	0711      	lsls	r1, r2, #28
 8010496:	bf44      	itt	mi
 8010498:	232b      	movmi	r3, #43	@ 0x2b
 801049a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801049e:	f89a 3000 	ldrb.w	r3, [sl]
 80104a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80104a4:	d015      	beq.n	80104d2 <_svfiprintf_r+0xfa>
 80104a6:	9a07      	ldr	r2, [sp, #28]
 80104a8:	4654      	mov	r4, sl
 80104aa:	2000      	movs	r0, #0
 80104ac:	f04f 0c0a 	mov.w	ip, #10
 80104b0:	4621      	mov	r1, r4
 80104b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80104b6:	3b30      	subs	r3, #48	@ 0x30
 80104b8:	2b09      	cmp	r3, #9
 80104ba:	d94b      	bls.n	8010554 <_svfiprintf_r+0x17c>
 80104bc:	b1b0      	cbz	r0, 80104ec <_svfiprintf_r+0x114>
 80104be:	9207      	str	r2, [sp, #28]
 80104c0:	e014      	b.n	80104ec <_svfiprintf_r+0x114>
 80104c2:	eba0 0308 	sub.w	r3, r0, r8
 80104c6:	fa09 f303 	lsl.w	r3, r9, r3
 80104ca:	4313      	orrs	r3, r2
 80104cc:	9304      	str	r3, [sp, #16]
 80104ce:	46a2      	mov	sl, r4
 80104d0:	e7d2      	b.n	8010478 <_svfiprintf_r+0xa0>
 80104d2:	9b03      	ldr	r3, [sp, #12]
 80104d4:	1d19      	adds	r1, r3, #4
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	9103      	str	r1, [sp, #12]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	bfbb      	ittet	lt
 80104de:	425b      	neglt	r3, r3
 80104e0:	f042 0202 	orrlt.w	r2, r2, #2
 80104e4:	9307      	strge	r3, [sp, #28]
 80104e6:	9307      	strlt	r3, [sp, #28]
 80104e8:	bfb8      	it	lt
 80104ea:	9204      	strlt	r2, [sp, #16]
 80104ec:	7823      	ldrb	r3, [r4, #0]
 80104ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80104f0:	d10a      	bne.n	8010508 <_svfiprintf_r+0x130>
 80104f2:	7863      	ldrb	r3, [r4, #1]
 80104f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80104f6:	d132      	bne.n	801055e <_svfiprintf_r+0x186>
 80104f8:	9b03      	ldr	r3, [sp, #12]
 80104fa:	1d1a      	adds	r2, r3, #4
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	9203      	str	r2, [sp, #12]
 8010500:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010504:	3402      	adds	r4, #2
 8010506:	9305      	str	r3, [sp, #20]
 8010508:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80105cc <_svfiprintf_r+0x1f4>
 801050c:	7821      	ldrb	r1, [r4, #0]
 801050e:	2203      	movs	r2, #3
 8010510:	4650      	mov	r0, sl
 8010512:	f7ef fe5d 	bl	80001d0 <memchr>
 8010516:	b138      	cbz	r0, 8010528 <_svfiprintf_r+0x150>
 8010518:	9b04      	ldr	r3, [sp, #16]
 801051a:	eba0 000a 	sub.w	r0, r0, sl
 801051e:	2240      	movs	r2, #64	@ 0x40
 8010520:	4082      	lsls	r2, r0
 8010522:	4313      	orrs	r3, r2
 8010524:	3401      	adds	r4, #1
 8010526:	9304      	str	r3, [sp, #16]
 8010528:	f814 1b01 	ldrb.w	r1, [r4], #1
 801052c:	4824      	ldr	r0, [pc, #144]	@ (80105c0 <_svfiprintf_r+0x1e8>)
 801052e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010532:	2206      	movs	r2, #6
 8010534:	f7ef fe4c 	bl	80001d0 <memchr>
 8010538:	2800      	cmp	r0, #0
 801053a:	d036      	beq.n	80105aa <_svfiprintf_r+0x1d2>
 801053c:	4b21      	ldr	r3, [pc, #132]	@ (80105c4 <_svfiprintf_r+0x1ec>)
 801053e:	bb1b      	cbnz	r3, 8010588 <_svfiprintf_r+0x1b0>
 8010540:	9b03      	ldr	r3, [sp, #12]
 8010542:	3307      	adds	r3, #7
 8010544:	f023 0307 	bic.w	r3, r3, #7
 8010548:	3308      	adds	r3, #8
 801054a:	9303      	str	r3, [sp, #12]
 801054c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801054e:	4433      	add	r3, r6
 8010550:	9309      	str	r3, [sp, #36]	@ 0x24
 8010552:	e76a      	b.n	801042a <_svfiprintf_r+0x52>
 8010554:	fb0c 3202 	mla	r2, ip, r2, r3
 8010558:	460c      	mov	r4, r1
 801055a:	2001      	movs	r0, #1
 801055c:	e7a8      	b.n	80104b0 <_svfiprintf_r+0xd8>
 801055e:	2300      	movs	r3, #0
 8010560:	3401      	adds	r4, #1
 8010562:	9305      	str	r3, [sp, #20]
 8010564:	4619      	mov	r1, r3
 8010566:	f04f 0c0a 	mov.w	ip, #10
 801056a:	4620      	mov	r0, r4
 801056c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010570:	3a30      	subs	r2, #48	@ 0x30
 8010572:	2a09      	cmp	r2, #9
 8010574:	d903      	bls.n	801057e <_svfiprintf_r+0x1a6>
 8010576:	2b00      	cmp	r3, #0
 8010578:	d0c6      	beq.n	8010508 <_svfiprintf_r+0x130>
 801057a:	9105      	str	r1, [sp, #20]
 801057c:	e7c4      	b.n	8010508 <_svfiprintf_r+0x130>
 801057e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010582:	4604      	mov	r4, r0
 8010584:	2301      	movs	r3, #1
 8010586:	e7f0      	b.n	801056a <_svfiprintf_r+0x192>
 8010588:	ab03      	add	r3, sp, #12
 801058a:	9300      	str	r3, [sp, #0]
 801058c:	462a      	mov	r2, r5
 801058e:	4b0e      	ldr	r3, [pc, #56]	@ (80105c8 <_svfiprintf_r+0x1f0>)
 8010590:	a904      	add	r1, sp, #16
 8010592:	4638      	mov	r0, r7
 8010594:	f3af 8000 	nop.w
 8010598:	1c42      	adds	r2, r0, #1
 801059a:	4606      	mov	r6, r0
 801059c:	d1d6      	bne.n	801054c <_svfiprintf_r+0x174>
 801059e:	89ab      	ldrh	r3, [r5, #12]
 80105a0:	065b      	lsls	r3, r3, #25
 80105a2:	f53f af2d 	bmi.w	8010400 <_svfiprintf_r+0x28>
 80105a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80105a8:	e72c      	b.n	8010404 <_svfiprintf_r+0x2c>
 80105aa:	ab03      	add	r3, sp, #12
 80105ac:	9300      	str	r3, [sp, #0]
 80105ae:	462a      	mov	r2, r5
 80105b0:	4b05      	ldr	r3, [pc, #20]	@ (80105c8 <_svfiprintf_r+0x1f0>)
 80105b2:	a904      	add	r1, sp, #16
 80105b4:	4638      	mov	r0, r7
 80105b6:	f000 f9bb 	bl	8010930 <_printf_i>
 80105ba:	e7ed      	b.n	8010598 <_svfiprintf_r+0x1c0>
 80105bc:	0801170c 	.word	0x0801170c
 80105c0:	08011716 	.word	0x08011716
 80105c4:	00000000 	.word	0x00000000
 80105c8:	08010321 	.word	0x08010321
 80105cc:	08011712 	.word	0x08011712

080105d0 <__sfputc_r>:
 80105d0:	6893      	ldr	r3, [r2, #8]
 80105d2:	3b01      	subs	r3, #1
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	b410      	push	{r4}
 80105d8:	6093      	str	r3, [r2, #8]
 80105da:	da08      	bge.n	80105ee <__sfputc_r+0x1e>
 80105dc:	6994      	ldr	r4, [r2, #24]
 80105de:	42a3      	cmp	r3, r4
 80105e0:	db01      	blt.n	80105e6 <__sfputc_r+0x16>
 80105e2:	290a      	cmp	r1, #10
 80105e4:	d103      	bne.n	80105ee <__sfputc_r+0x1e>
 80105e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105ea:	f000 bbcd 	b.w	8010d88 <__swbuf_r>
 80105ee:	6813      	ldr	r3, [r2, #0]
 80105f0:	1c58      	adds	r0, r3, #1
 80105f2:	6010      	str	r0, [r2, #0]
 80105f4:	7019      	strb	r1, [r3, #0]
 80105f6:	4608      	mov	r0, r1
 80105f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105fc:	4770      	bx	lr

080105fe <__sfputs_r>:
 80105fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010600:	4606      	mov	r6, r0
 8010602:	460f      	mov	r7, r1
 8010604:	4614      	mov	r4, r2
 8010606:	18d5      	adds	r5, r2, r3
 8010608:	42ac      	cmp	r4, r5
 801060a:	d101      	bne.n	8010610 <__sfputs_r+0x12>
 801060c:	2000      	movs	r0, #0
 801060e:	e007      	b.n	8010620 <__sfputs_r+0x22>
 8010610:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010614:	463a      	mov	r2, r7
 8010616:	4630      	mov	r0, r6
 8010618:	f7ff ffda 	bl	80105d0 <__sfputc_r>
 801061c:	1c43      	adds	r3, r0, #1
 801061e:	d1f3      	bne.n	8010608 <__sfputs_r+0xa>
 8010620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010624 <_vfiprintf_r>:
 8010624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010628:	460d      	mov	r5, r1
 801062a:	b09d      	sub	sp, #116	@ 0x74
 801062c:	4614      	mov	r4, r2
 801062e:	4698      	mov	r8, r3
 8010630:	4606      	mov	r6, r0
 8010632:	b118      	cbz	r0, 801063c <_vfiprintf_r+0x18>
 8010634:	6a03      	ldr	r3, [r0, #32]
 8010636:	b90b      	cbnz	r3, 801063c <_vfiprintf_r+0x18>
 8010638:	f7ff fc12 	bl	800fe60 <__sinit>
 801063c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801063e:	07d9      	lsls	r1, r3, #31
 8010640:	d405      	bmi.n	801064e <_vfiprintf_r+0x2a>
 8010642:	89ab      	ldrh	r3, [r5, #12]
 8010644:	059a      	lsls	r2, r3, #22
 8010646:	d402      	bmi.n	801064e <_vfiprintf_r+0x2a>
 8010648:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801064a:	f7ff fe0e 	bl	801026a <__retarget_lock_acquire_recursive>
 801064e:	89ab      	ldrh	r3, [r5, #12]
 8010650:	071b      	lsls	r3, r3, #28
 8010652:	d501      	bpl.n	8010658 <_vfiprintf_r+0x34>
 8010654:	692b      	ldr	r3, [r5, #16]
 8010656:	b99b      	cbnz	r3, 8010680 <_vfiprintf_r+0x5c>
 8010658:	4629      	mov	r1, r5
 801065a:	4630      	mov	r0, r6
 801065c:	f000 fbd2 	bl	8010e04 <__swsetup_r>
 8010660:	b170      	cbz	r0, 8010680 <_vfiprintf_r+0x5c>
 8010662:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010664:	07dc      	lsls	r4, r3, #31
 8010666:	d504      	bpl.n	8010672 <_vfiprintf_r+0x4e>
 8010668:	f04f 30ff 	mov.w	r0, #4294967295
 801066c:	b01d      	add	sp, #116	@ 0x74
 801066e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010672:	89ab      	ldrh	r3, [r5, #12]
 8010674:	0598      	lsls	r0, r3, #22
 8010676:	d4f7      	bmi.n	8010668 <_vfiprintf_r+0x44>
 8010678:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801067a:	f7ff fdf7 	bl	801026c <__retarget_lock_release_recursive>
 801067e:	e7f3      	b.n	8010668 <_vfiprintf_r+0x44>
 8010680:	2300      	movs	r3, #0
 8010682:	9309      	str	r3, [sp, #36]	@ 0x24
 8010684:	2320      	movs	r3, #32
 8010686:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801068a:	f8cd 800c 	str.w	r8, [sp, #12]
 801068e:	2330      	movs	r3, #48	@ 0x30
 8010690:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010840 <_vfiprintf_r+0x21c>
 8010694:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010698:	f04f 0901 	mov.w	r9, #1
 801069c:	4623      	mov	r3, r4
 801069e:	469a      	mov	sl, r3
 80106a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80106a4:	b10a      	cbz	r2, 80106aa <_vfiprintf_r+0x86>
 80106a6:	2a25      	cmp	r2, #37	@ 0x25
 80106a8:	d1f9      	bne.n	801069e <_vfiprintf_r+0x7a>
 80106aa:	ebba 0b04 	subs.w	fp, sl, r4
 80106ae:	d00b      	beq.n	80106c8 <_vfiprintf_r+0xa4>
 80106b0:	465b      	mov	r3, fp
 80106b2:	4622      	mov	r2, r4
 80106b4:	4629      	mov	r1, r5
 80106b6:	4630      	mov	r0, r6
 80106b8:	f7ff ffa1 	bl	80105fe <__sfputs_r>
 80106bc:	3001      	adds	r0, #1
 80106be:	f000 80a7 	beq.w	8010810 <_vfiprintf_r+0x1ec>
 80106c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80106c4:	445a      	add	r2, fp
 80106c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80106c8:	f89a 3000 	ldrb.w	r3, [sl]
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	f000 809f 	beq.w	8010810 <_vfiprintf_r+0x1ec>
 80106d2:	2300      	movs	r3, #0
 80106d4:	f04f 32ff 	mov.w	r2, #4294967295
 80106d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80106dc:	f10a 0a01 	add.w	sl, sl, #1
 80106e0:	9304      	str	r3, [sp, #16]
 80106e2:	9307      	str	r3, [sp, #28]
 80106e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80106e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80106ea:	4654      	mov	r4, sl
 80106ec:	2205      	movs	r2, #5
 80106ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106f2:	4853      	ldr	r0, [pc, #332]	@ (8010840 <_vfiprintf_r+0x21c>)
 80106f4:	f7ef fd6c 	bl	80001d0 <memchr>
 80106f8:	9a04      	ldr	r2, [sp, #16]
 80106fa:	b9d8      	cbnz	r0, 8010734 <_vfiprintf_r+0x110>
 80106fc:	06d1      	lsls	r1, r2, #27
 80106fe:	bf44      	itt	mi
 8010700:	2320      	movmi	r3, #32
 8010702:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010706:	0713      	lsls	r3, r2, #28
 8010708:	bf44      	itt	mi
 801070a:	232b      	movmi	r3, #43	@ 0x2b
 801070c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010710:	f89a 3000 	ldrb.w	r3, [sl]
 8010714:	2b2a      	cmp	r3, #42	@ 0x2a
 8010716:	d015      	beq.n	8010744 <_vfiprintf_r+0x120>
 8010718:	9a07      	ldr	r2, [sp, #28]
 801071a:	4654      	mov	r4, sl
 801071c:	2000      	movs	r0, #0
 801071e:	f04f 0c0a 	mov.w	ip, #10
 8010722:	4621      	mov	r1, r4
 8010724:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010728:	3b30      	subs	r3, #48	@ 0x30
 801072a:	2b09      	cmp	r3, #9
 801072c:	d94b      	bls.n	80107c6 <_vfiprintf_r+0x1a2>
 801072e:	b1b0      	cbz	r0, 801075e <_vfiprintf_r+0x13a>
 8010730:	9207      	str	r2, [sp, #28]
 8010732:	e014      	b.n	801075e <_vfiprintf_r+0x13a>
 8010734:	eba0 0308 	sub.w	r3, r0, r8
 8010738:	fa09 f303 	lsl.w	r3, r9, r3
 801073c:	4313      	orrs	r3, r2
 801073e:	9304      	str	r3, [sp, #16]
 8010740:	46a2      	mov	sl, r4
 8010742:	e7d2      	b.n	80106ea <_vfiprintf_r+0xc6>
 8010744:	9b03      	ldr	r3, [sp, #12]
 8010746:	1d19      	adds	r1, r3, #4
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	9103      	str	r1, [sp, #12]
 801074c:	2b00      	cmp	r3, #0
 801074e:	bfbb      	ittet	lt
 8010750:	425b      	neglt	r3, r3
 8010752:	f042 0202 	orrlt.w	r2, r2, #2
 8010756:	9307      	strge	r3, [sp, #28]
 8010758:	9307      	strlt	r3, [sp, #28]
 801075a:	bfb8      	it	lt
 801075c:	9204      	strlt	r2, [sp, #16]
 801075e:	7823      	ldrb	r3, [r4, #0]
 8010760:	2b2e      	cmp	r3, #46	@ 0x2e
 8010762:	d10a      	bne.n	801077a <_vfiprintf_r+0x156>
 8010764:	7863      	ldrb	r3, [r4, #1]
 8010766:	2b2a      	cmp	r3, #42	@ 0x2a
 8010768:	d132      	bne.n	80107d0 <_vfiprintf_r+0x1ac>
 801076a:	9b03      	ldr	r3, [sp, #12]
 801076c:	1d1a      	adds	r2, r3, #4
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	9203      	str	r2, [sp, #12]
 8010772:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010776:	3402      	adds	r4, #2
 8010778:	9305      	str	r3, [sp, #20]
 801077a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010850 <_vfiprintf_r+0x22c>
 801077e:	7821      	ldrb	r1, [r4, #0]
 8010780:	2203      	movs	r2, #3
 8010782:	4650      	mov	r0, sl
 8010784:	f7ef fd24 	bl	80001d0 <memchr>
 8010788:	b138      	cbz	r0, 801079a <_vfiprintf_r+0x176>
 801078a:	9b04      	ldr	r3, [sp, #16]
 801078c:	eba0 000a 	sub.w	r0, r0, sl
 8010790:	2240      	movs	r2, #64	@ 0x40
 8010792:	4082      	lsls	r2, r0
 8010794:	4313      	orrs	r3, r2
 8010796:	3401      	adds	r4, #1
 8010798:	9304      	str	r3, [sp, #16]
 801079a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801079e:	4829      	ldr	r0, [pc, #164]	@ (8010844 <_vfiprintf_r+0x220>)
 80107a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80107a4:	2206      	movs	r2, #6
 80107a6:	f7ef fd13 	bl	80001d0 <memchr>
 80107aa:	2800      	cmp	r0, #0
 80107ac:	d03f      	beq.n	801082e <_vfiprintf_r+0x20a>
 80107ae:	4b26      	ldr	r3, [pc, #152]	@ (8010848 <_vfiprintf_r+0x224>)
 80107b0:	bb1b      	cbnz	r3, 80107fa <_vfiprintf_r+0x1d6>
 80107b2:	9b03      	ldr	r3, [sp, #12]
 80107b4:	3307      	adds	r3, #7
 80107b6:	f023 0307 	bic.w	r3, r3, #7
 80107ba:	3308      	adds	r3, #8
 80107bc:	9303      	str	r3, [sp, #12]
 80107be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107c0:	443b      	add	r3, r7
 80107c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80107c4:	e76a      	b.n	801069c <_vfiprintf_r+0x78>
 80107c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80107ca:	460c      	mov	r4, r1
 80107cc:	2001      	movs	r0, #1
 80107ce:	e7a8      	b.n	8010722 <_vfiprintf_r+0xfe>
 80107d0:	2300      	movs	r3, #0
 80107d2:	3401      	adds	r4, #1
 80107d4:	9305      	str	r3, [sp, #20]
 80107d6:	4619      	mov	r1, r3
 80107d8:	f04f 0c0a 	mov.w	ip, #10
 80107dc:	4620      	mov	r0, r4
 80107de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107e2:	3a30      	subs	r2, #48	@ 0x30
 80107e4:	2a09      	cmp	r2, #9
 80107e6:	d903      	bls.n	80107f0 <_vfiprintf_r+0x1cc>
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d0c6      	beq.n	801077a <_vfiprintf_r+0x156>
 80107ec:	9105      	str	r1, [sp, #20]
 80107ee:	e7c4      	b.n	801077a <_vfiprintf_r+0x156>
 80107f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80107f4:	4604      	mov	r4, r0
 80107f6:	2301      	movs	r3, #1
 80107f8:	e7f0      	b.n	80107dc <_vfiprintf_r+0x1b8>
 80107fa:	ab03      	add	r3, sp, #12
 80107fc:	9300      	str	r3, [sp, #0]
 80107fe:	462a      	mov	r2, r5
 8010800:	4b12      	ldr	r3, [pc, #72]	@ (801084c <_vfiprintf_r+0x228>)
 8010802:	a904      	add	r1, sp, #16
 8010804:	4630      	mov	r0, r6
 8010806:	f3af 8000 	nop.w
 801080a:	4607      	mov	r7, r0
 801080c:	1c78      	adds	r0, r7, #1
 801080e:	d1d6      	bne.n	80107be <_vfiprintf_r+0x19a>
 8010810:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010812:	07d9      	lsls	r1, r3, #31
 8010814:	d405      	bmi.n	8010822 <_vfiprintf_r+0x1fe>
 8010816:	89ab      	ldrh	r3, [r5, #12]
 8010818:	059a      	lsls	r2, r3, #22
 801081a:	d402      	bmi.n	8010822 <_vfiprintf_r+0x1fe>
 801081c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801081e:	f7ff fd25 	bl	801026c <__retarget_lock_release_recursive>
 8010822:	89ab      	ldrh	r3, [r5, #12]
 8010824:	065b      	lsls	r3, r3, #25
 8010826:	f53f af1f 	bmi.w	8010668 <_vfiprintf_r+0x44>
 801082a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801082c:	e71e      	b.n	801066c <_vfiprintf_r+0x48>
 801082e:	ab03      	add	r3, sp, #12
 8010830:	9300      	str	r3, [sp, #0]
 8010832:	462a      	mov	r2, r5
 8010834:	4b05      	ldr	r3, [pc, #20]	@ (801084c <_vfiprintf_r+0x228>)
 8010836:	a904      	add	r1, sp, #16
 8010838:	4630      	mov	r0, r6
 801083a:	f000 f879 	bl	8010930 <_printf_i>
 801083e:	e7e4      	b.n	801080a <_vfiprintf_r+0x1e6>
 8010840:	0801170c 	.word	0x0801170c
 8010844:	08011716 	.word	0x08011716
 8010848:	00000000 	.word	0x00000000
 801084c:	080105ff 	.word	0x080105ff
 8010850:	08011712 	.word	0x08011712

08010854 <_printf_common>:
 8010854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010858:	4616      	mov	r6, r2
 801085a:	4698      	mov	r8, r3
 801085c:	688a      	ldr	r2, [r1, #8]
 801085e:	690b      	ldr	r3, [r1, #16]
 8010860:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010864:	4293      	cmp	r3, r2
 8010866:	bfb8      	it	lt
 8010868:	4613      	movlt	r3, r2
 801086a:	6033      	str	r3, [r6, #0]
 801086c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010870:	4607      	mov	r7, r0
 8010872:	460c      	mov	r4, r1
 8010874:	b10a      	cbz	r2, 801087a <_printf_common+0x26>
 8010876:	3301      	adds	r3, #1
 8010878:	6033      	str	r3, [r6, #0]
 801087a:	6823      	ldr	r3, [r4, #0]
 801087c:	0699      	lsls	r1, r3, #26
 801087e:	bf42      	ittt	mi
 8010880:	6833      	ldrmi	r3, [r6, #0]
 8010882:	3302      	addmi	r3, #2
 8010884:	6033      	strmi	r3, [r6, #0]
 8010886:	6825      	ldr	r5, [r4, #0]
 8010888:	f015 0506 	ands.w	r5, r5, #6
 801088c:	d106      	bne.n	801089c <_printf_common+0x48>
 801088e:	f104 0a19 	add.w	sl, r4, #25
 8010892:	68e3      	ldr	r3, [r4, #12]
 8010894:	6832      	ldr	r2, [r6, #0]
 8010896:	1a9b      	subs	r3, r3, r2
 8010898:	42ab      	cmp	r3, r5
 801089a:	dc26      	bgt.n	80108ea <_printf_common+0x96>
 801089c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80108a0:	6822      	ldr	r2, [r4, #0]
 80108a2:	3b00      	subs	r3, #0
 80108a4:	bf18      	it	ne
 80108a6:	2301      	movne	r3, #1
 80108a8:	0692      	lsls	r2, r2, #26
 80108aa:	d42b      	bmi.n	8010904 <_printf_common+0xb0>
 80108ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80108b0:	4641      	mov	r1, r8
 80108b2:	4638      	mov	r0, r7
 80108b4:	47c8      	blx	r9
 80108b6:	3001      	adds	r0, #1
 80108b8:	d01e      	beq.n	80108f8 <_printf_common+0xa4>
 80108ba:	6823      	ldr	r3, [r4, #0]
 80108bc:	6922      	ldr	r2, [r4, #16]
 80108be:	f003 0306 	and.w	r3, r3, #6
 80108c2:	2b04      	cmp	r3, #4
 80108c4:	bf02      	ittt	eq
 80108c6:	68e5      	ldreq	r5, [r4, #12]
 80108c8:	6833      	ldreq	r3, [r6, #0]
 80108ca:	1aed      	subeq	r5, r5, r3
 80108cc:	68a3      	ldr	r3, [r4, #8]
 80108ce:	bf0c      	ite	eq
 80108d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80108d4:	2500      	movne	r5, #0
 80108d6:	4293      	cmp	r3, r2
 80108d8:	bfc4      	itt	gt
 80108da:	1a9b      	subgt	r3, r3, r2
 80108dc:	18ed      	addgt	r5, r5, r3
 80108de:	2600      	movs	r6, #0
 80108e0:	341a      	adds	r4, #26
 80108e2:	42b5      	cmp	r5, r6
 80108e4:	d11a      	bne.n	801091c <_printf_common+0xc8>
 80108e6:	2000      	movs	r0, #0
 80108e8:	e008      	b.n	80108fc <_printf_common+0xa8>
 80108ea:	2301      	movs	r3, #1
 80108ec:	4652      	mov	r2, sl
 80108ee:	4641      	mov	r1, r8
 80108f0:	4638      	mov	r0, r7
 80108f2:	47c8      	blx	r9
 80108f4:	3001      	adds	r0, #1
 80108f6:	d103      	bne.n	8010900 <_printf_common+0xac>
 80108f8:	f04f 30ff 	mov.w	r0, #4294967295
 80108fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010900:	3501      	adds	r5, #1
 8010902:	e7c6      	b.n	8010892 <_printf_common+0x3e>
 8010904:	18e1      	adds	r1, r4, r3
 8010906:	1c5a      	adds	r2, r3, #1
 8010908:	2030      	movs	r0, #48	@ 0x30
 801090a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801090e:	4422      	add	r2, r4
 8010910:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010914:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010918:	3302      	adds	r3, #2
 801091a:	e7c7      	b.n	80108ac <_printf_common+0x58>
 801091c:	2301      	movs	r3, #1
 801091e:	4622      	mov	r2, r4
 8010920:	4641      	mov	r1, r8
 8010922:	4638      	mov	r0, r7
 8010924:	47c8      	blx	r9
 8010926:	3001      	adds	r0, #1
 8010928:	d0e6      	beq.n	80108f8 <_printf_common+0xa4>
 801092a:	3601      	adds	r6, #1
 801092c:	e7d9      	b.n	80108e2 <_printf_common+0x8e>
	...

08010930 <_printf_i>:
 8010930:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010934:	7e0f      	ldrb	r7, [r1, #24]
 8010936:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010938:	2f78      	cmp	r7, #120	@ 0x78
 801093a:	4691      	mov	r9, r2
 801093c:	4680      	mov	r8, r0
 801093e:	460c      	mov	r4, r1
 8010940:	469a      	mov	sl, r3
 8010942:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010946:	d807      	bhi.n	8010958 <_printf_i+0x28>
 8010948:	2f62      	cmp	r7, #98	@ 0x62
 801094a:	d80a      	bhi.n	8010962 <_printf_i+0x32>
 801094c:	2f00      	cmp	r7, #0
 801094e:	f000 80d1 	beq.w	8010af4 <_printf_i+0x1c4>
 8010952:	2f58      	cmp	r7, #88	@ 0x58
 8010954:	f000 80b8 	beq.w	8010ac8 <_printf_i+0x198>
 8010958:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801095c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010960:	e03a      	b.n	80109d8 <_printf_i+0xa8>
 8010962:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010966:	2b15      	cmp	r3, #21
 8010968:	d8f6      	bhi.n	8010958 <_printf_i+0x28>
 801096a:	a101      	add	r1, pc, #4	@ (adr r1, 8010970 <_printf_i+0x40>)
 801096c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010970:	080109c9 	.word	0x080109c9
 8010974:	080109dd 	.word	0x080109dd
 8010978:	08010959 	.word	0x08010959
 801097c:	08010959 	.word	0x08010959
 8010980:	08010959 	.word	0x08010959
 8010984:	08010959 	.word	0x08010959
 8010988:	080109dd 	.word	0x080109dd
 801098c:	08010959 	.word	0x08010959
 8010990:	08010959 	.word	0x08010959
 8010994:	08010959 	.word	0x08010959
 8010998:	08010959 	.word	0x08010959
 801099c:	08010adb 	.word	0x08010adb
 80109a0:	08010a07 	.word	0x08010a07
 80109a4:	08010a95 	.word	0x08010a95
 80109a8:	08010959 	.word	0x08010959
 80109ac:	08010959 	.word	0x08010959
 80109b0:	08010afd 	.word	0x08010afd
 80109b4:	08010959 	.word	0x08010959
 80109b8:	08010a07 	.word	0x08010a07
 80109bc:	08010959 	.word	0x08010959
 80109c0:	08010959 	.word	0x08010959
 80109c4:	08010a9d 	.word	0x08010a9d
 80109c8:	6833      	ldr	r3, [r6, #0]
 80109ca:	1d1a      	adds	r2, r3, #4
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	6032      	str	r2, [r6, #0]
 80109d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80109d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80109d8:	2301      	movs	r3, #1
 80109da:	e09c      	b.n	8010b16 <_printf_i+0x1e6>
 80109dc:	6833      	ldr	r3, [r6, #0]
 80109de:	6820      	ldr	r0, [r4, #0]
 80109e0:	1d19      	adds	r1, r3, #4
 80109e2:	6031      	str	r1, [r6, #0]
 80109e4:	0606      	lsls	r6, r0, #24
 80109e6:	d501      	bpl.n	80109ec <_printf_i+0xbc>
 80109e8:	681d      	ldr	r5, [r3, #0]
 80109ea:	e003      	b.n	80109f4 <_printf_i+0xc4>
 80109ec:	0645      	lsls	r5, r0, #25
 80109ee:	d5fb      	bpl.n	80109e8 <_printf_i+0xb8>
 80109f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80109f4:	2d00      	cmp	r5, #0
 80109f6:	da03      	bge.n	8010a00 <_printf_i+0xd0>
 80109f8:	232d      	movs	r3, #45	@ 0x2d
 80109fa:	426d      	negs	r5, r5
 80109fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010a00:	4858      	ldr	r0, [pc, #352]	@ (8010b64 <_printf_i+0x234>)
 8010a02:	230a      	movs	r3, #10
 8010a04:	e011      	b.n	8010a2a <_printf_i+0xfa>
 8010a06:	6821      	ldr	r1, [r4, #0]
 8010a08:	6833      	ldr	r3, [r6, #0]
 8010a0a:	0608      	lsls	r0, r1, #24
 8010a0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8010a10:	d402      	bmi.n	8010a18 <_printf_i+0xe8>
 8010a12:	0649      	lsls	r1, r1, #25
 8010a14:	bf48      	it	mi
 8010a16:	b2ad      	uxthmi	r5, r5
 8010a18:	2f6f      	cmp	r7, #111	@ 0x6f
 8010a1a:	4852      	ldr	r0, [pc, #328]	@ (8010b64 <_printf_i+0x234>)
 8010a1c:	6033      	str	r3, [r6, #0]
 8010a1e:	bf14      	ite	ne
 8010a20:	230a      	movne	r3, #10
 8010a22:	2308      	moveq	r3, #8
 8010a24:	2100      	movs	r1, #0
 8010a26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010a2a:	6866      	ldr	r6, [r4, #4]
 8010a2c:	60a6      	str	r6, [r4, #8]
 8010a2e:	2e00      	cmp	r6, #0
 8010a30:	db05      	blt.n	8010a3e <_printf_i+0x10e>
 8010a32:	6821      	ldr	r1, [r4, #0]
 8010a34:	432e      	orrs	r6, r5
 8010a36:	f021 0104 	bic.w	r1, r1, #4
 8010a3a:	6021      	str	r1, [r4, #0]
 8010a3c:	d04b      	beq.n	8010ad6 <_printf_i+0x1a6>
 8010a3e:	4616      	mov	r6, r2
 8010a40:	fbb5 f1f3 	udiv	r1, r5, r3
 8010a44:	fb03 5711 	mls	r7, r3, r1, r5
 8010a48:	5dc7      	ldrb	r7, [r0, r7]
 8010a4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010a4e:	462f      	mov	r7, r5
 8010a50:	42bb      	cmp	r3, r7
 8010a52:	460d      	mov	r5, r1
 8010a54:	d9f4      	bls.n	8010a40 <_printf_i+0x110>
 8010a56:	2b08      	cmp	r3, #8
 8010a58:	d10b      	bne.n	8010a72 <_printf_i+0x142>
 8010a5a:	6823      	ldr	r3, [r4, #0]
 8010a5c:	07df      	lsls	r7, r3, #31
 8010a5e:	d508      	bpl.n	8010a72 <_printf_i+0x142>
 8010a60:	6923      	ldr	r3, [r4, #16]
 8010a62:	6861      	ldr	r1, [r4, #4]
 8010a64:	4299      	cmp	r1, r3
 8010a66:	bfde      	ittt	le
 8010a68:	2330      	movle	r3, #48	@ 0x30
 8010a6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010a6e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010a72:	1b92      	subs	r2, r2, r6
 8010a74:	6122      	str	r2, [r4, #16]
 8010a76:	f8cd a000 	str.w	sl, [sp]
 8010a7a:	464b      	mov	r3, r9
 8010a7c:	aa03      	add	r2, sp, #12
 8010a7e:	4621      	mov	r1, r4
 8010a80:	4640      	mov	r0, r8
 8010a82:	f7ff fee7 	bl	8010854 <_printf_common>
 8010a86:	3001      	adds	r0, #1
 8010a88:	d14a      	bne.n	8010b20 <_printf_i+0x1f0>
 8010a8a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a8e:	b004      	add	sp, #16
 8010a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a94:	6823      	ldr	r3, [r4, #0]
 8010a96:	f043 0320 	orr.w	r3, r3, #32
 8010a9a:	6023      	str	r3, [r4, #0]
 8010a9c:	4832      	ldr	r0, [pc, #200]	@ (8010b68 <_printf_i+0x238>)
 8010a9e:	2778      	movs	r7, #120	@ 0x78
 8010aa0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010aa4:	6823      	ldr	r3, [r4, #0]
 8010aa6:	6831      	ldr	r1, [r6, #0]
 8010aa8:	061f      	lsls	r7, r3, #24
 8010aaa:	f851 5b04 	ldr.w	r5, [r1], #4
 8010aae:	d402      	bmi.n	8010ab6 <_printf_i+0x186>
 8010ab0:	065f      	lsls	r7, r3, #25
 8010ab2:	bf48      	it	mi
 8010ab4:	b2ad      	uxthmi	r5, r5
 8010ab6:	6031      	str	r1, [r6, #0]
 8010ab8:	07d9      	lsls	r1, r3, #31
 8010aba:	bf44      	itt	mi
 8010abc:	f043 0320 	orrmi.w	r3, r3, #32
 8010ac0:	6023      	strmi	r3, [r4, #0]
 8010ac2:	b11d      	cbz	r5, 8010acc <_printf_i+0x19c>
 8010ac4:	2310      	movs	r3, #16
 8010ac6:	e7ad      	b.n	8010a24 <_printf_i+0xf4>
 8010ac8:	4826      	ldr	r0, [pc, #152]	@ (8010b64 <_printf_i+0x234>)
 8010aca:	e7e9      	b.n	8010aa0 <_printf_i+0x170>
 8010acc:	6823      	ldr	r3, [r4, #0]
 8010ace:	f023 0320 	bic.w	r3, r3, #32
 8010ad2:	6023      	str	r3, [r4, #0]
 8010ad4:	e7f6      	b.n	8010ac4 <_printf_i+0x194>
 8010ad6:	4616      	mov	r6, r2
 8010ad8:	e7bd      	b.n	8010a56 <_printf_i+0x126>
 8010ada:	6833      	ldr	r3, [r6, #0]
 8010adc:	6825      	ldr	r5, [r4, #0]
 8010ade:	6961      	ldr	r1, [r4, #20]
 8010ae0:	1d18      	adds	r0, r3, #4
 8010ae2:	6030      	str	r0, [r6, #0]
 8010ae4:	062e      	lsls	r6, r5, #24
 8010ae6:	681b      	ldr	r3, [r3, #0]
 8010ae8:	d501      	bpl.n	8010aee <_printf_i+0x1be>
 8010aea:	6019      	str	r1, [r3, #0]
 8010aec:	e002      	b.n	8010af4 <_printf_i+0x1c4>
 8010aee:	0668      	lsls	r0, r5, #25
 8010af0:	d5fb      	bpl.n	8010aea <_printf_i+0x1ba>
 8010af2:	8019      	strh	r1, [r3, #0]
 8010af4:	2300      	movs	r3, #0
 8010af6:	6123      	str	r3, [r4, #16]
 8010af8:	4616      	mov	r6, r2
 8010afa:	e7bc      	b.n	8010a76 <_printf_i+0x146>
 8010afc:	6833      	ldr	r3, [r6, #0]
 8010afe:	1d1a      	adds	r2, r3, #4
 8010b00:	6032      	str	r2, [r6, #0]
 8010b02:	681e      	ldr	r6, [r3, #0]
 8010b04:	6862      	ldr	r2, [r4, #4]
 8010b06:	2100      	movs	r1, #0
 8010b08:	4630      	mov	r0, r6
 8010b0a:	f7ef fb61 	bl	80001d0 <memchr>
 8010b0e:	b108      	cbz	r0, 8010b14 <_printf_i+0x1e4>
 8010b10:	1b80      	subs	r0, r0, r6
 8010b12:	6060      	str	r0, [r4, #4]
 8010b14:	6863      	ldr	r3, [r4, #4]
 8010b16:	6123      	str	r3, [r4, #16]
 8010b18:	2300      	movs	r3, #0
 8010b1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010b1e:	e7aa      	b.n	8010a76 <_printf_i+0x146>
 8010b20:	6923      	ldr	r3, [r4, #16]
 8010b22:	4632      	mov	r2, r6
 8010b24:	4649      	mov	r1, r9
 8010b26:	4640      	mov	r0, r8
 8010b28:	47d0      	blx	sl
 8010b2a:	3001      	adds	r0, #1
 8010b2c:	d0ad      	beq.n	8010a8a <_printf_i+0x15a>
 8010b2e:	6823      	ldr	r3, [r4, #0]
 8010b30:	079b      	lsls	r3, r3, #30
 8010b32:	d413      	bmi.n	8010b5c <_printf_i+0x22c>
 8010b34:	68e0      	ldr	r0, [r4, #12]
 8010b36:	9b03      	ldr	r3, [sp, #12]
 8010b38:	4298      	cmp	r0, r3
 8010b3a:	bfb8      	it	lt
 8010b3c:	4618      	movlt	r0, r3
 8010b3e:	e7a6      	b.n	8010a8e <_printf_i+0x15e>
 8010b40:	2301      	movs	r3, #1
 8010b42:	4632      	mov	r2, r6
 8010b44:	4649      	mov	r1, r9
 8010b46:	4640      	mov	r0, r8
 8010b48:	47d0      	blx	sl
 8010b4a:	3001      	adds	r0, #1
 8010b4c:	d09d      	beq.n	8010a8a <_printf_i+0x15a>
 8010b4e:	3501      	adds	r5, #1
 8010b50:	68e3      	ldr	r3, [r4, #12]
 8010b52:	9903      	ldr	r1, [sp, #12]
 8010b54:	1a5b      	subs	r3, r3, r1
 8010b56:	42ab      	cmp	r3, r5
 8010b58:	dcf2      	bgt.n	8010b40 <_printf_i+0x210>
 8010b5a:	e7eb      	b.n	8010b34 <_printf_i+0x204>
 8010b5c:	2500      	movs	r5, #0
 8010b5e:	f104 0619 	add.w	r6, r4, #25
 8010b62:	e7f5      	b.n	8010b50 <_printf_i+0x220>
 8010b64:	0801171d 	.word	0x0801171d
 8010b68:	0801172e 	.word	0x0801172e

08010b6c <__sflush_r>:
 8010b6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b74:	0716      	lsls	r6, r2, #28
 8010b76:	4605      	mov	r5, r0
 8010b78:	460c      	mov	r4, r1
 8010b7a:	d454      	bmi.n	8010c26 <__sflush_r+0xba>
 8010b7c:	684b      	ldr	r3, [r1, #4]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	dc02      	bgt.n	8010b88 <__sflush_r+0x1c>
 8010b82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	dd48      	ble.n	8010c1a <__sflush_r+0xae>
 8010b88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010b8a:	2e00      	cmp	r6, #0
 8010b8c:	d045      	beq.n	8010c1a <__sflush_r+0xae>
 8010b8e:	2300      	movs	r3, #0
 8010b90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010b94:	682f      	ldr	r7, [r5, #0]
 8010b96:	6a21      	ldr	r1, [r4, #32]
 8010b98:	602b      	str	r3, [r5, #0]
 8010b9a:	d030      	beq.n	8010bfe <__sflush_r+0x92>
 8010b9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010b9e:	89a3      	ldrh	r3, [r4, #12]
 8010ba0:	0759      	lsls	r1, r3, #29
 8010ba2:	d505      	bpl.n	8010bb0 <__sflush_r+0x44>
 8010ba4:	6863      	ldr	r3, [r4, #4]
 8010ba6:	1ad2      	subs	r2, r2, r3
 8010ba8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010baa:	b10b      	cbz	r3, 8010bb0 <__sflush_r+0x44>
 8010bac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010bae:	1ad2      	subs	r2, r2, r3
 8010bb0:	2300      	movs	r3, #0
 8010bb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010bb4:	6a21      	ldr	r1, [r4, #32]
 8010bb6:	4628      	mov	r0, r5
 8010bb8:	47b0      	blx	r6
 8010bba:	1c43      	adds	r3, r0, #1
 8010bbc:	89a3      	ldrh	r3, [r4, #12]
 8010bbe:	d106      	bne.n	8010bce <__sflush_r+0x62>
 8010bc0:	6829      	ldr	r1, [r5, #0]
 8010bc2:	291d      	cmp	r1, #29
 8010bc4:	d82b      	bhi.n	8010c1e <__sflush_r+0xb2>
 8010bc6:	4a2a      	ldr	r2, [pc, #168]	@ (8010c70 <__sflush_r+0x104>)
 8010bc8:	40ca      	lsrs	r2, r1
 8010bca:	07d6      	lsls	r6, r2, #31
 8010bcc:	d527      	bpl.n	8010c1e <__sflush_r+0xb2>
 8010bce:	2200      	movs	r2, #0
 8010bd0:	6062      	str	r2, [r4, #4]
 8010bd2:	04d9      	lsls	r1, r3, #19
 8010bd4:	6922      	ldr	r2, [r4, #16]
 8010bd6:	6022      	str	r2, [r4, #0]
 8010bd8:	d504      	bpl.n	8010be4 <__sflush_r+0x78>
 8010bda:	1c42      	adds	r2, r0, #1
 8010bdc:	d101      	bne.n	8010be2 <__sflush_r+0x76>
 8010bde:	682b      	ldr	r3, [r5, #0]
 8010be0:	b903      	cbnz	r3, 8010be4 <__sflush_r+0x78>
 8010be2:	6560      	str	r0, [r4, #84]	@ 0x54
 8010be4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010be6:	602f      	str	r7, [r5, #0]
 8010be8:	b1b9      	cbz	r1, 8010c1a <__sflush_r+0xae>
 8010bea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010bee:	4299      	cmp	r1, r3
 8010bf0:	d002      	beq.n	8010bf8 <__sflush_r+0x8c>
 8010bf2:	4628      	mov	r0, r5
 8010bf4:	f7ff fb4a 	bl	801028c <_free_r>
 8010bf8:	2300      	movs	r3, #0
 8010bfa:	6363      	str	r3, [r4, #52]	@ 0x34
 8010bfc:	e00d      	b.n	8010c1a <__sflush_r+0xae>
 8010bfe:	2301      	movs	r3, #1
 8010c00:	4628      	mov	r0, r5
 8010c02:	47b0      	blx	r6
 8010c04:	4602      	mov	r2, r0
 8010c06:	1c50      	adds	r0, r2, #1
 8010c08:	d1c9      	bne.n	8010b9e <__sflush_r+0x32>
 8010c0a:	682b      	ldr	r3, [r5, #0]
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d0c6      	beq.n	8010b9e <__sflush_r+0x32>
 8010c10:	2b1d      	cmp	r3, #29
 8010c12:	d001      	beq.n	8010c18 <__sflush_r+0xac>
 8010c14:	2b16      	cmp	r3, #22
 8010c16:	d11e      	bne.n	8010c56 <__sflush_r+0xea>
 8010c18:	602f      	str	r7, [r5, #0]
 8010c1a:	2000      	movs	r0, #0
 8010c1c:	e022      	b.n	8010c64 <__sflush_r+0xf8>
 8010c1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c22:	b21b      	sxth	r3, r3
 8010c24:	e01b      	b.n	8010c5e <__sflush_r+0xf2>
 8010c26:	690f      	ldr	r7, [r1, #16]
 8010c28:	2f00      	cmp	r7, #0
 8010c2a:	d0f6      	beq.n	8010c1a <__sflush_r+0xae>
 8010c2c:	0793      	lsls	r3, r2, #30
 8010c2e:	680e      	ldr	r6, [r1, #0]
 8010c30:	bf08      	it	eq
 8010c32:	694b      	ldreq	r3, [r1, #20]
 8010c34:	600f      	str	r7, [r1, #0]
 8010c36:	bf18      	it	ne
 8010c38:	2300      	movne	r3, #0
 8010c3a:	eba6 0807 	sub.w	r8, r6, r7
 8010c3e:	608b      	str	r3, [r1, #8]
 8010c40:	f1b8 0f00 	cmp.w	r8, #0
 8010c44:	dde9      	ble.n	8010c1a <__sflush_r+0xae>
 8010c46:	6a21      	ldr	r1, [r4, #32]
 8010c48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010c4a:	4643      	mov	r3, r8
 8010c4c:	463a      	mov	r2, r7
 8010c4e:	4628      	mov	r0, r5
 8010c50:	47b0      	blx	r6
 8010c52:	2800      	cmp	r0, #0
 8010c54:	dc08      	bgt.n	8010c68 <__sflush_r+0xfc>
 8010c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c5e:	81a3      	strh	r3, [r4, #12]
 8010c60:	f04f 30ff 	mov.w	r0, #4294967295
 8010c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c68:	4407      	add	r7, r0
 8010c6a:	eba8 0800 	sub.w	r8, r8, r0
 8010c6e:	e7e7      	b.n	8010c40 <__sflush_r+0xd4>
 8010c70:	20400001 	.word	0x20400001

08010c74 <_fflush_r>:
 8010c74:	b538      	push	{r3, r4, r5, lr}
 8010c76:	690b      	ldr	r3, [r1, #16]
 8010c78:	4605      	mov	r5, r0
 8010c7a:	460c      	mov	r4, r1
 8010c7c:	b913      	cbnz	r3, 8010c84 <_fflush_r+0x10>
 8010c7e:	2500      	movs	r5, #0
 8010c80:	4628      	mov	r0, r5
 8010c82:	bd38      	pop	{r3, r4, r5, pc}
 8010c84:	b118      	cbz	r0, 8010c8e <_fflush_r+0x1a>
 8010c86:	6a03      	ldr	r3, [r0, #32]
 8010c88:	b90b      	cbnz	r3, 8010c8e <_fflush_r+0x1a>
 8010c8a:	f7ff f8e9 	bl	800fe60 <__sinit>
 8010c8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d0f3      	beq.n	8010c7e <_fflush_r+0xa>
 8010c96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010c98:	07d0      	lsls	r0, r2, #31
 8010c9a:	d404      	bmi.n	8010ca6 <_fflush_r+0x32>
 8010c9c:	0599      	lsls	r1, r3, #22
 8010c9e:	d402      	bmi.n	8010ca6 <_fflush_r+0x32>
 8010ca0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010ca2:	f7ff fae2 	bl	801026a <__retarget_lock_acquire_recursive>
 8010ca6:	4628      	mov	r0, r5
 8010ca8:	4621      	mov	r1, r4
 8010caa:	f7ff ff5f 	bl	8010b6c <__sflush_r>
 8010cae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010cb0:	07da      	lsls	r2, r3, #31
 8010cb2:	4605      	mov	r5, r0
 8010cb4:	d4e4      	bmi.n	8010c80 <_fflush_r+0xc>
 8010cb6:	89a3      	ldrh	r3, [r4, #12]
 8010cb8:	059b      	lsls	r3, r3, #22
 8010cba:	d4e1      	bmi.n	8010c80 <_fflush_r+0xc>
 8010cbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010cbe:	f7ff fad5 	bl	801026c <__retarget_lock_release_recursive>
 8010cc2:	e7dd      	b.n	8010c80 <_fflush_r+0xc>

08010cc4 <__swhatbuf_r>:
 8010cc4:	b570      	push	{r4, r5, r6, lr}
 8010cc6:	460c      	mov	r4, r1
 8010cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ccc:	2900      	cmp	r1, #0
 8010cce:	b096      	sub	sp, #88	@ 0x58
 8010cd0:	4615      	mov	r5, r2
 8010cd2:	461e      	mov	r6, r3
 8010cd4:	da0d      	bge.n	8010cf2 <__swhatbuf_r+0x2e>
 8010cd6:	89a3      	ldrh	r3, [r4, #12]
 8010cd8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010cdc:	f04f 0100 	mov.w	r1, #0
 8010ce0:	bf14      	ite	ne
 8010ce2:	2340      	movne	r3, #64	@ 0x40
 8010ce4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010ce8:	2000      	movs	r0, #0
 8010cea:	6031      	str	r1, [r6, #0]
 8010cec:	602b      	str	r3, [r5, #0]
 8010cee:	b016      	add	sp, #88	@ 0x58
 8010cf0:	bd70      	pop	{r4, r5, r6, pc}
 8010cf2:	466a      	mov	r2, sp
 8010cf4:	f000 f8f6 	bl	8010ee4 <_fstat_r>
 8010cf8:	2800      	cmp	r0, #0
 8010cfa:	dbec      	blt.n	8010cd6 <__swhatbuf_r+0x12>
 8010cfc:	9901      	ldr	r1, [sp, #4]
 8010cfe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010d02:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010d06:	4259      	negs	r1, r3
 8010d08:	4159      	adcs	r1, r3
 8010d0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d0e:	e7eb      	b.n	8010ce8 <__swhatbuf_r+0x24>

08010d10 <__smakebuf_r>:
 8010d10:	898b      	ldrh	r3, [r1, #12]
 8010d12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d14:	079d      	lsls	r5, r3, #30
 8010d16:	4606      	mov	r6, r0
 8010d18:	460c      	mov	r4, r1
 8010d1a:	d507      	bpl.n	8010d2c <__smakebuf_r+0x1c>
 8010d1c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010d20:	6023      	str	r3, [r4, #0]
 8010d22:	6123      	str	r3, [r4, #16]
 8010d24:	2301      	movs	r3, #1
 8010d26:	6163      	str	r3, [r4, #20]
 8010d28:	b003      	add	sp, #12
 8010d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d2c:	ab01      	add	r3, sp, #4
 8010d2e:	466a      	mov	r2, sp
 8010d30:	f7ff ffc8 	bl	8010cc4 <__swhatbuf_r>
 8010d34:	9f00      	ldr	r7, [sp, #0]
 8010d36:	4605      	mov	r5, r0
 8010d38:	4639      	mov	r1, r7
 8010d3a:	4630      	mov	r0, r6
 8010d3c:	f7fe ff78 	bl	800fc30 <_malloc_r>
 8010d40:	b948      	cbnz	r0, 8010d56 <__smakebuf_r+0x46>
 8010d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d46:	059a      	lsls	r2, r3, #22
 8010d48:	d4ee      	bmi.n	8010d28 <__smakebuf_r+0x18>
 8010d4a:	f023 0303 	bic.w	r3, r3, #3
 8010d4e:	f043 0302 	orr.w	r3, r3, #2
 8010d52:	81a3      	strh	r3, [r4, #12]
 8010d54:	e7e2      	b.n	8010d1c <__smakebuf_r+0xc>
 8010d56:	89a3      	ldrh	r3, [r4, #12]
 8010d58:	6020      	str	r0, [r4, #0]
 8010d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d5e:	81a3      	strh	r3, [r4, #12]
 8010d60:	9b01      	ldr	r3, [sp, #4]
 8010d62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010d66:	b15b      	cbz	r3, 8010d80 <__smakebuf_r+0x70>
 8010d68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010d6c:	4630      	mov	r0, r6
 8010d6e:	f000 f8cb 	bl	8010f08 <_isatty_r>
 8010d72:	b128      	cbz	r0, 8010d80 <__smakebuf_r+0x70>
 8010d74:	89a3      	ldrh	r3, [r4, #12]
 8010d76:	f023 0303 	bic.w	r3, r3, #3
 8010d7a:	f043 0301 	orr.w	r3, r3, #1
 8010d7e:	81a3      	strh	r3, [r4, #12]
 8010d80:	89a3      	ldrh	r3, [r4, #12]
 8010d82:	431d      	orrs	r5, r3
 8010d84:	81a5      	strh	r5, [r4, #12]
 8010d86:	e7cf      	b.n	8010d28 <__smakebuf_r+0x18>

08010d88 <__swbuf_r>:
 8010d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d8a:	460e      	mov	r6, r1
 8010d8c:	4614      	mov	r4, r2
 8010d8e:	4605      	mov	r5, r0
 8010d90:	b118      	cbz	r0, 8010d9a <__swbuf_r+0x12>
 8010d92:	6a03      	ldr	r3, [r0, #32]
 8010d94:	b90b      	cbnz	r3, 8010d9a <__swbuf_r+0x12>
 8010d96:	f7ff f863 	bl	800fe60 <__sinit>
 8010d9a:	69a3      	ldr	r3, [r4, #24]
 8010d9c:	60a3      	str	r3, [r4, #8]
 8010d9e:	89a3      	ldrh	r3, [r4, #12]
 8010da0:	071a      	lsls	r2, r3, #28
 8010da2:	d501      	bpl.n	8010da8 <__swbuf_r+0x20>
 8010da4:	6923      	ldr	r3, [r4, #16]
 8010da6:	b943      	cbnz	r3, 8010dba <__swbuf_r+0x32>
 8010da8:	4621      	mov	r1, r4
 8010daa:	4628      	mov	r0, r5
 8010dac:	f000 f82a 	bl	8010e04 <__swsetup_r>
 8010db0:	b118      	cbz	r0, 8010dba <__swbuf_r+0x32>
 8010db2:	f04f 37ff 	mov.w	r7, #4294967295
 8010db6:	4638      	mov	r0, r7
 8010db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010dba:	6823      	ldr	r3, [r4, #0]
 8010dbc:	6922      	ldr	r2, [r4, #16]
 8010dbe:	1a98      	subs	r0, r3, r2
 8010dc0:	6963      	ldr	r3, [r4, #20]
 8010dc2:	b2f6      	uxtb	r6, r6
 8010dc4:	4283      	cmp	r3, r0
 8010dc6:	4637      	mov	r7, r6
 8010dc8:	dc05      	bgt.n	8010dd6 <__swbuf_r+0x4e>
 8010dca:	4621      	mov	r1, r4
 8010dcc:	4628      	mov	r0, r5
 8010dce:	f7ff ff51 	bl	8010c74 <_fflush_r>
 8010dd2:	2800      	cmp	r0, #0
 8010dd4:	d1ed      	bne.n	8010db2 <__swbuf_r+0x2a>
 8010dd6:	68a3      	ldr	r3, [r4, #8]
 8010dd8:	3b01      	subs	r3, #1
 8010dda:	60a3      	str	r3, [r4, #8]
 8010ddc:	6823      	ldr	r3, [r4, #0]
 8010dde:	1c5a      	adds	r2, r3, #1
 8010de0:	6022      	str	r2, [r4, #0]
 8010de2:	701e      	strb	r6, [r3, #0]
 8010de4:	6962      	ldr	r2, [r4, #20]
 8010de6:	1c43      	adds	r3, r0, #1
 8010de8:	429a      	cmp	r2, r3
 8010dea:	d004      	beq.n	8010df6 <__swbuf_r+0x6e>
 8010dec:	89a3      	ldrh	r3, [r4, #12]
 8010dee:	07db      	lsls	r3, r3, #31
 8010df0:	d5e1      	bpl.n	8010db6 <__swbuf_r+0x2e>
 8010df2:	2e0a      	cmp	r6, #10
 8010df4:	d1df      	bne.n	8010db6 <__swbuf_r+0x2e>
 8010df6:	4621      	mov	r1, r4
 8010df8:	4628      	mov	r0, r5
 8010dfa:	f7ff ff3b 	bl	8010c74 <_fflush_r>
 8010dfe:	2800      	cmp	r0, #0
 8010e00:	d0d9      	beq.n	8010db6 <__swbuf_r+0x2e>
 8010e02:	e7d6      	b.n	8010db2 <__swbuf_r+0x2a>

08010e04 <__swsetup_r>:
 8010e04:	b538      	push	{r3, r4, r5, lr}
 8010e06:	4b29      	ldr	r3, [pc, #164]	@ (8010eac <__swsetup_r+0xa8>)
 8010e08:	4605      	mov	r5, r0
 8010e0a:	6818      	ldr	r0, [r3, #0]
 8010e0c:	460c      	mov	r4, r1
 8010e0e:	b118      	cbz	r0, 8010e18 <__swsetup_r+0x14>
 8010e10:	6a03      	ldr	r3, [r0, #32]
 8010e12:	b90b      	cbnz	r3, 8010e18 <__swsetup_r+0x14>
 8010e14:	f7ff f824 	bl	800fe60 <__sinit>
 8010e18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e1c:	0719      	lsls	r1, r3, #28
 8010e1e:	d422      	bmi.n	8010e66 <__swsetup_r+0x62>
 8010e20:	06da      	lsls	r2, r3, #27
 8010e22:	d407      	bmi.n	8010e34 <__swsetup_r+0x30>
 8010e24:	2209      	movs	r2, #9
 8010e26:	602a      	str	r2, [r5, #0]
 8010e28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e2c:	81a3      	strh	r3, [r4, #12]
 8010e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8010e32:	e033      	b.n	8010e9c <__swsetup_r+0x98>
 8010e34:	0758      	lsls	r0, r3, #29
 8010e36:	d512      	bpl.n	8010e5e <__swsetup_r+0x5a>
 8010e38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010e3a:	b141      	cbz	r1, 8010e4e <__swsetup_r+0x4a>
 8010e3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010e40:	4299      	cmp	r1, r3
 8010e42:	d002      	beq.n	8010e4a <__swsetup_r+0x46>
 8010e44:	4628      	mov	r0, r5
 8010e46:	f7ff fa21 	bl	801028c <_free_r>
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	6363      	str	r3, [r4, #52]	@ 0x34
 8010e4e:	89a3      	ldrh	r3, [r4, #12]
 8010e50:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010e54:	81a3      	strh	r3, [r4, #12]
 8010e56:	2300      	movs	r3, #0
 8010e58:	6063      	str	r3, [r4, #4]
 8010e5a:	6923      	ldr	r3, [r4, #16]
 8010e5c:	6023      	str	r3, [r4, #0]
 8010e5e:	89a3      	ldrh	r3, [r4, #12]
 8010e60:	f043 0308 	orr.w	r3, r3, #8
 8010e64:	81a3      	strh	r3, [r4, #12]
 8010e66:	6923      	ldr	r3, [r4, #16]
 8010e68:	b94b      	cbnz	r3, 8010e7e <__swsetup_r+0x7a>
 8010e6a:	89a3      	ldrh	r3, [r4, #12]
 8010e6c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010e70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010e74:	d003      	beq.n	8010e7e <__swsetup_r+0x7a>
 8010e76:	4621      	mov	r1, r4
 8010e78:	4628      	mov	r0, r5
 8010e7a:	f7ff ff49 	bl	8010d10 <__smakebuf_r>
 8010e7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e82:	f013 0201 	ands.w	r2, r3, #1
 8010e86:	d00a      	beq.n	8010e9e <__swsetup_r+0x9a>
 8010e88:	2200      	movs	r2, #0
 8010e8a:	60a2      	str	r2, [r4, #8]
 8010e8c:	6962      	ldr	r2, [r4, #20]
 8010e8e:	4252      	negs	r2, r2
 8010e90:	61a2      	str	r2, [r4, #24]
 8010e92:	6922      	ldr	r2, [r4, #16]
 8010e94:	b942      	cbnz	r2, 8010ea8 <__swsetup_r+0xa4>
 8010e96:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010e9a:	d1c5      	bne.n	8010e28 <__swsetup_r+0x24>
 8010e9c:	bd38      	pop	{r3, r4, r5, pc}
 8010e9e:	0799      	lsls	r1, r3, #30
 8010ea0:	bf58      	it	pl
 8010ea2:	6962      	ldrpl	r2, [r4, #20]
 8010ea4:	60a2      	str	r2, [r4, #8]
 8010ea6:	e7f4      	b.n	8010e92 <__swsetup_r+0x8e>
 8010ea8:	2000      	movs	r0, #0
 8010eaa:	e7f7      	b.n	8010e9c <__swsetup_r+0x98>
 8010eac:	20000030 	.word	0x20000030

08010eb0 <memmove>:
 8010eb0:	4288      	cmp	r0, r1
 8010eb2:	b510      	push	{r4, lr}
 8010eb4:	eb01 0402 	add.w	r4, r1, r2
 8010eb8:	d902      	bls.n	8010ec0 <memmove+0x10>
 8010eba:	4284      	cmp	r4, r0
 8010ebc:	4623      	mov	r3, r4
 8010ebe:	d807      	bhi.n	8010ed0 <memmove+0x20>
 8010ec0:	1e43      	subs	r3, r0, #1
 8010ec2:	42a1      	cmp	r1, r4
 8010ec4:	d008      	beq.n	8010ed8 <memmove+0x28>
 8010ec6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010eca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010ece:	e7f8      	b.n	8010ec2 <memmove+0x12>
 8010ed0:	4402      	add	r2, r0
 8010ed2:	4601      	mov	r1, r0
 8010ed4:	428a      	cmp	r2, r1
 8010ed6:	d100      	bne.n	8010eda <memmove+0x2a>
 8010ed8:	bd10      	pop	{r4, pc}
 8010eda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010ede:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010ee2:	e7f7      	b.n	8010ed4 <memmove+0x24>

08010ee4 <_fstat_r>:
 8010ee4:	b538      	push	{r3, r4, r5, lr}
 8010ee6:	4d07      	ldr	r5, [pc, #28]	@ (8010f04 <_fstat_r+0x20>)
 8010ee8:	2300      	movs	r3, #0
 8010eea:	4604      	mov	r4, r0
 8010eec:	4608      	mov	r0, r1
 8010eee:	4611      	mov	r1, r2
 8010ef0:	602b      	str	r3, [r5, #0]
 8010ef2:	f7f5 ff05 	bl	8006d00 <_fstat>
 8010ef6:	1c43      	adds	r3, r0, #1
 8010ef8:	d102      	bne.n	8010f00 <_fstat_r+0x1c>
 8010efa:	682b      	ldr	r3, [r5, #0]
 8010efc:	b103      	cbz	r3, 8010f00 <_fstat_r+0x1c>
 8010efe:	6023      	str	r3, [r4, #0]
 8010f00:	bd38      	pop	{r3, r4, r5, pc}
 8010f02:	bf00      	nop
 8010f04:	200033f0 	.word	0x200033f0

08010f08 <_isatty_r>:
 8010f08:	b538      	push	{r3, r4, r5, lr}
 8010f0a:	4d06      	ldr	r5, [pc, #24]	@ (8010f24 <_isatty_r+0x1c>)
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	4604      	mov	r4, r0
 8010f10:	4608      	mov	r0, r1
 8010f12:	602b      	str	r3, [r5, #0]
 8010f14:	f7f5 ff04 	bl	8006d20 <_isatty>
 8010f18:	1c43      	adds	r3, r0, #1
 8010f1a:	d102      	bne.n	8010f22 <_isatty_r+0x1a>
 8010f1c:	682b      	ldr	r3, [r5, #0]
 8010f1e:	b103      	cbz	r3, 8010f22 <_isatty_r+0x1a>
 8010f20:	6023      	str	r3, [r4, #0]
 8010f22:	bd38      	pop	{r3, r4, r5, pc}
 8010f24:	200033f0 	.word	0x200033f0

08010f28 <_realloc_r>:
 8010f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f2c:	4607      	mov	r7, r0
 8010f2e:	4614      	mov	r4, r2
 8010f30:	460d      	mov	r5, r1
 8010f32:	b921      	cbnz	r1, 8010f3e <_realloc_r+0x16>
 8010f34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010f38:	4611      	mov	r1, r2
 8010f3a:	f7fe be79 	b.w	800fc30 <_malloc_r>
 8010f3e:	b92a      	cbnz	r2, 8010f4c <_realloc_r+0x24>
 8010f40:	f7ff f9a4 	bl	801028c <_free_r>
 8010f44:	4625      	mov	r5, r4
 8010f46:	4628      	mov	r0, r5
 8010f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f4c:	f000 f81a 	bl	8010f84 <_malloc_usable_size_r>
 8010f50:	4284      	cmp	r4, r0
 8010f52:	4606      	mov	r6, r0
 8010f54:	d802      	bhi.n	8010f5c <_realloc_r+0x34>
 8010f56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010f5a:	d8f4      	bhi.n	8010f46 <_realloc_r+0x1e>
 8010f5c:	4621      	mov	r1, r4
 8010f5e:	4638      	mov	r0, r7
 8010f60:	f7fe fe66 	bl	800fc30 <_malloc_r>
 8010f64:	4680      	mov	r8, r0
 8010f66:	b908      	cbnz	r0, 8010f6c <_realloc_r+0x44>
 8010f68:	4645      	mov	r5, r8
 8010f6a:	e7ec      	b.n	8010f46 <_realloc_r+0x1e>
 8010f6c:	42b4      	cmp	r4, r6
 8010f6e:	4622      	mov	r2, r4
 8010f70:	4629      	mov	r1, r5
 8010f72:	bf28      	it	cs
 8010f74:	4632      	movcs	r2, r6
 8010f76:	f7ff f97a 	bl	801026e <memcpy>
 8010f7a:	4629      	mov	r1, r5
 8010f7c:	4638      	mov	r0, r7
 8010f7e:	f7ff f985 	bl	801028c <_free_r>
 8010f82:	e7f1      	b.n	8010f68 <_realloc_r+0x40>

08010f84 <_malloc_usable_size_r>:
 8010f84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010f88:	1f18      	subs	r0, r3, #4
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	bfbc      	itt	lt
 8010f8e:	580b      	ldrlt	r3, [r1, r0]
 8010f90:	18c0      	addlt	r0, r0, r3
 8010f92:	4770      	bx	lr

08010f94 <_init>:
 8010f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f96:	bf00      	nop
 8010f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010f9a:	bc08      	pop	{r3}
 8010f9c:	469e      	mov	lr, r3
 8010f9e:	4770      	bx	lr

08010fa0 <_fini>:
 8010fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fa2:	bf00      	nop
 8010fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010fa6:	bc08      	pop	{r3}
 8010fa8:	469e      	mov	lr, r3
 8010faa:	4770      	bx	lr
