TimeQuest Timing Analyzer report for LCD
Wed Nov 14 14:39:48 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK_50MHZ'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'CLK_50MHZ'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'CLK_50MHZ'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'CLK_50MHZ'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_50MHZ'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. MTBF Summary
 32. Synchronizer Summary
 33. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 39. Slow 1200mV 0C Model Fmax Summary
 40. Slow 1200mV 0C Model Setup Summary
 41. Slow 1200mV 0C Model Hold Summary
 42. Slow 1200mV 0C Model Recovery Summary
 43. Slow 1200mV 0C Model Removal Summary
 44. Slow 1200mV 0C Model Minimum Pulse Width Summary
 45. Slow 1200mV 0C Model Setup: 'CLK_50MHZ'
 46. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Hold: 'CLK_50MHZ'
 48. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Recovery: 'CLK_50MHZ'
 50. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Removal: 'CLK_50MHZ'
 52. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_50MHZ'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Output Enable Times
 60. Minimum Output Enable Times
 61. Output Disable Times
 62. Minimum Output Disable Times
 63. MTBF Summary
 64. Synchronizer Summary
 65. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 71. Fast 1200mV 0C Model Setup Summary
 72. Fast 1200mV 0C Model Hold Summary
 73. Fast 1200mV 0C Model Recovery Summary
 74. Fast 1200mV 0C Model Removal Summary
 75. Fast 1200mV 0C Model Minimum Pulse Width Summary
 76. Fast 1200mV 0C Model Setup: 'CLK_50MHZ'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Hold: 'CLK_50MHZ'
 79. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 80. Fast 1200mV 0C Model Recovery: 'CLK_50MHZ'
 81. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Removal: 'CLK_50MHZ'
 83. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_50MHZ'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Output Enable Times
 91. Minimum Output Enable Times
 92. Output Disable Times
 93. Minimum Output Disable Times
 94. MTBF Summary
 95. Synchronizer Summary
 96. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
102. Multicorner Timing Analysis Summary
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Board Trace Model Assignments
108. Input Transition Times
109. Signal Integrity Metrics (Slow 1200mv 0c Model)
110. Signal Integrity Metrics (Slow 1200mv 85c Model)
111. Signal Integrity Metrics (Fast 1200mv 0c Model)
112. Setup Transfers
113. Hold Transfers
114. Recovery Transfers
115. Removal Transfers
116. Report TCCS
117. Report RSKM
118. Unconstrained Paths
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; LCD                                                               ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE30F23C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------+
; SDC File List                                                                            ;
+------------------------------------------------------+--------+--------------------------+
; SDC File Path                                        ; Status ; Read at                  ;
+------------------------------------------------------+--------+--------------------------+
; lcd/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Nov 14 14:39:37 2018 ;
; lcd/synthesis/submodules/lcd_nios2_qsys_0.sdc        ; OK     ; Wed Nov 14 14:39:37 2018 ;
; clock.sdc                                            ; OK     ; Wed Nov 14 14:39:37 2018 ;
+------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLK_50MHZ           ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_clk }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 85.16 MHz  ; 85.16 MHz       ; CLK_50MHZ           ;      ;
; 142.78 MHz ; 142.78 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK_50MHZ           ; 8.258  ; 0.000         ;
; altera_reserved_tck ; 46.498 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLK_50MHZ           ; 0.352 ; 0.000         ;
; altera_reserved_tck ; 0.410 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK_50MHZ           ; 15.986 ; 0.000         ;
; altera_reserved_tck ; 47.511 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLK_50MHZ           ; 1.025 ; 0.000         ;
; altera_reserved_tck ; 1.259 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLK_50MHZ           ; 9.627  ; 0.000              ;
; altera_reserved_tck ; 49.629 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.258  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 11.690     ;
; 8.296  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 11.652     ;
; 8.308  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 11.640     ;
; 8.583  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 11.365     ;
; 8.986  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.962     ;
; 9.033  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.915     ;
; 9.036  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.912     ;
; 9.127  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.821     ;
; 9.155  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.793     ;
; 9.174  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.774     ;
; 9.177  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.771     ;
; 9.193  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.755     ;
; 9.205  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.743     ;
; 9.311  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.637     ;
; 9.391  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 10.565     ;
; 9.429  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 10.527     ;
; 9.441  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 10.515     ;
; 9.452  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.496     ;
; 9.480  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.468     ;
; 9.591  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.357     ;
; 9.602  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 10.346     ;
; 9.666  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 10.290     ;
; 9.704  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 10.252     ;
; 9.716  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 10.240     ;
; 9.716  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 10.240     ;
; 9.725  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 10.231     ;
; 9.769  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 10.187     ;
; 9.775  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 10.181     ;
; 9.779  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.292      ; 10.571     ;
; 9.798  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.295      ; 10.555     ;
; 9.991  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 9.965      ;
; 10.050 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 9.906      ;
; 10.195 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.753      ;
; 10.209 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.739      ;
; 10.239 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.709      ;
; 10.245 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.703      ;
; 10.256 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.692      ;
; 10.259 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.689      ;
; 10.319 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.629      ;
; 10.330 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.618      ;
; 10.436 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.288      ; 9.910      ;
; 10.460 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.488      ;
; 10.471 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.477      ;
; 10.483 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_overrun                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.064     ; 9.471      ;
; 10.488 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.460      ;
; 10.499 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.449      ;
; 10.520 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.428      ;
; 10.534 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.414      ;
; 10.534 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.073     ; 9.411      ;
; 10.536 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.292      ; 9.814      ;
; 10.555 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.295      ; 9.798      ;
; 10.581 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.073     ; 9.364      ;
; 10.584 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.073     ; 9.361      ;
; 10.660 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.089     ; 9.269      ;
; 10.660 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.089     ; 9.269      ;
; 10.660 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.089     ; 9.269      ;
; 10.660 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.089     ; 9.269      ;
; 10.660 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.089     ; 9.269      ;
; 10.660 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.089     ; 9.269      ;
; 10.684 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.292      ; 9.666      ;
; 10.696 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.292      ; 9.654      ;
; 10.703 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.295      ; 9.650      ;
; 10.715 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.295      ; 9.638      ;
; 10.723 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.225      ;
; 10.723 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.225      ;
; 10.723 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.225      ;
; 10.723 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.225      ;
; 10.723 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.225      ;
; 10.723 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.225      ;
; 10.724 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 9.232      ;
; 10.735 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 9.221      ;
; 10.738 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.058     ; 9.222      ;
; 10.757 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.058     ; 9.203      ;
; 10.764 ; altera_merlin_slave_translator:button_enter_s1_translator|read_latency_shift_reg[0]               ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.075     ; 9.179      ;
; 10.765 ; altera_merlin_slave_translator:button_enter_s1_translator|read_latency_shift_reg[0]               ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.075     ; 9.178      ;
; 10.771 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.058     ; 9.189      ;
; 10.808 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.073     ; 9.137      ;
; 10.818 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.130      ;
; 10.846 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.073     ; 9.099      ;
; 10.850 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.222      ; 9.430      ;
; 10.858 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.073     ; 9.087      ;
; 10.859 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.073     ; 9.086      ;
; 10.865 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.083      ;
; 10.868 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.070     ; 9.080      ;
; 10.882 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.262      ; 9.438      ;
; 10.901 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.265      ; 9.422      ;
; 10.928 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[1]                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.081     ; 9.009      ;
; 10.928 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[4]                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.081     ; 9.009      ;
; 10.928 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[0]                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.081     ; 9.009      ;
; 10.930 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.077     ; 9.011      ;
; 10.930 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.077     ; 9.011      ;
; 10.999 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 8.957      ;
; 11.010 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 8.946      ;
; 11.016 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[6]                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.065     ; 8.937      ;
; 11.058 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 8.898      ;
; 11.069 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.062     ; 8.887      ;
; 11.075 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.058     ; 8.885      ;
; 11.107 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_wr_dst_reg                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.073     ; 8.838      ;
; 11.115 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.073     ; 8.830      ;
; 11.115 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.073     ; 8.830      ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.609      ;
; 46.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 3.165      ;
; 47.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                          ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 3.089      ;
; 47.052 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 3.029      ;
; 47.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 3.032      ;
; 47.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.898      ;
; 47.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.827      ;
; 47.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.800      ;
; 47.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.784      ;
; 47.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.672      ;
; 47.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.654      ;
; 47.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.658      ;
; 47.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.558      ;
; 47.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.490      ;
; 47.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.374      ;
; 47.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.301      ;
; 47.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.214      ;
; 49.132 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                               ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 0.976      ;
; 93.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.353      ;
; 93.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.353      ;
; 93.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.353      ;
; 93.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.353      ;
; 93.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.353      ;
; 93.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.353      ;
; 93.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.353      ;
; 93.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.353      ;
; 93.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.353      ;
; 93.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.353      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.094      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.094      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.094      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.094      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.094      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.094      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.094      ;
; 93.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.094      ;
; 94.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.771      ;
; 94.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.771      ;
; 94.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.771      ;
; 94.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.771      ;
; 94.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.771      ;
; 94.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.771      ;
; 94.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.771      ;
; 94.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.771      ;
; 94.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.771      ;
; 94.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.771      ;
; 94.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.591      ;
; 94.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.591      ;
; 94.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.557      ;
; 94.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.512      ;
; 94.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.512      ;
; 94.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.512      ;
; 94.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.512      ;
; 94.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.512      ;
; 94.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.512      ;
; 94.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.512      ;
; 94.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.512      ;
; 94.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.451      ;
; 94.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.451      ;
; 94.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.451      ;
; 94.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.451      ;
; 94.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.451      ;
; 94.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.451      ;
; 94.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.451      ;
; 94.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.451      ;
; 94.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.451      ;
; 94.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.451      ;
; 94.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.262      ;
; 94.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.262      ;
; 94.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.242      ;
; 94.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.163      ;
; 94.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.163      ;
; 94.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.163      ;
; 94.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.163      ;
; 94.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.163      ;
; 94.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.163      ;
; 94.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.163      ;
; 94.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.163      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.143      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.143      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.143      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.143      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.143      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.143      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.143      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.143      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.143      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.143      ;
; 94.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.047      ;
; 94.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.009      ;
; 94.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.009      ;
; 94.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.963      ;
; 94.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.962      ;
; 94.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.948      ;
; 94.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.948      ;
; 94.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.958      ;
; 95.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.930      ;
; 95.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.923      ;
; 95.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.923      ;
; 95.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.920      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[1]                                                                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.428      ; 1.002      ;
; 0.354 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[3]                                                                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.428      ; 1.004      ;
; 0.355 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[25]                                                                                                                                                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.427      ; 1.004      ;
; 0.364 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[4]                                                                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.428      ; 1.014      ;
; 0.367 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.428      ; 1.017      ;
; 0.374 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.428      ; 1.024      ;
; 0.379 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.428      ; 1.029      ;
; 0.380 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.363      ; 0.965      ;
; 0.380 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.363      ; 0.965      ;
; 0.382 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[31]                                                                                                                                                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.431      ; 1.035      ;
; 0.386 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.428      ; 1.036      ;
; 0.395 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[30]                                                                                                                                                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.431      ; 1.048      ;
; 0.397 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[28]                                                                                                                                                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.436      ; 1.055      ;
; 0.399 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[23]                                                                                                                                                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.432      ; 1.053      ;
; 0.403 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[2]                                                                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.428      ; 1.053      ;
; 0.408 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|writedata[21]                                                                                   ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_datain_reg0 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.434      ; 1.064      ;
; 0.408 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.363      ; 0.993      ;
; 0.410 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                       ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                      ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                       ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; lcd_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                      ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|resetlatch                ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                        ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                            ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                            ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                    ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                     ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                     ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                        ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                        ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                     ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                      ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                      ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                     ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                      ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                      ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                            ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                            ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                       ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                   ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_avalon_reg:the_lcd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_avalon_reg:the_lcd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_led_r:led_r|data_out                                                                                                                                                                ; lcd_led_r:led_r|data_out                                                                                                                                                                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_led_r:led_b|data_out                                                                                                                                                                ; lcd_led_r:led_b|data_out                                                                                                                                                                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_led_r:led_g|data_out                                                                                                                                                                ; lcd_led_r:led_g|data_out                                                                                                                                                                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                       ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                ; altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; lcd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_error             ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|break_on_reset            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|jtag_break                ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                               ; lcd_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                          ; lcd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; lcd_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready             ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                        ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 0.669      ;
; 0.411 ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                                                                                          ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                            ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                            ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_merlin_slave_translator:uart_main_s1_translator|end_begintransfer                                                                                                                ; altera_merlin_slave_translator:uart_main_s1_translator|end_begintransfer                                                                                                                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_ready                                                                                                                  ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_ready                                                                                                                                                                                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_overrun                                                                                                                ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_overrun                                                                                                                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|framing_error                                                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|framing_error                                                                                                                                                                                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|break_detect                                                                                                              ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|break_detect                                                                                                                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                          ; lcd_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                   ; lcd_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_rd                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|MonDReg[13]                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|MonDReg[13]                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                       ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                            ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                            ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                            ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                            ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.072      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.410 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.674      ;
; 0.415 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.674      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.674      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.687      ;
; 0.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.694      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.695      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.695      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.695      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.695      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.694      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.695      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.696      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.696      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.696      ;
; 0.437 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.696      ;
; 0.437 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.696      ;
; 0.437 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.696      ;
; 0.437 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.696      ;
; 0.438 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.697      ;
; 0.438 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.697      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.697      ;
; 0.439 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.697      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.698      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.698      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.699      ;
; 0.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.702      ;
; 0.444 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.703      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.704      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.704      ;
; 0.445 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.704      ;
; 0.445 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.704      ;
; 0.445 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.704      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.705      ;
; 0.447 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.706      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.709      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.709      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.712      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.716      ;
; 0.458 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.458 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.458 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.458 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.717      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.717      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.717      ;
; 0.459 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.718      ;
; 0.459 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.718      ;
; 0.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.718      ;
; 0.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.718      ;
; 0.460 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.719      ;
; 0.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.719      ;
; 0.461 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.720      ;
; 0.461 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.720      ;
; 0.465 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.465 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.755      ;
; 0.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.756      ;
; 0.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.820      ;
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.821      ;
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.821      ;
; 0.582 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.841      ;
; 0.582 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.841      ;
; 0.584 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.843      ;
; 0.586 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.845      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.850      ;
; 0.594 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.852      ;
; 0.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.855      ;
; 0.601 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.859      ;
; 0.604 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.863      ;
; 0.607 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.608 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.868      ;
; 0.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.869      ;
; 0.612 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.871      ;
; 0.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.873      ;
; 0.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.873      ;
; 0.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.874      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_50MHZ'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.986 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.235      ; 4.191      ;
; 15.986 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.235      ; 4.191      ;
; 15.986 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.235      ; 4.191      ;
; 15.986 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.235      ; 4.191      ;
; 15.986 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.235      ; 4.191      ;
; 15.986 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.235      ; 4.191      ;
; 15.986 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.235      ; 4.191      ;
; 15.986 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.235      ; 4.191      ;
; 16.138 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|do_load_shifter                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.772      ;
; 16.138 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_ready                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.772      ;
; 16.138 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[6]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.772      ;
; 16.138 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_shift_empty                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.772      ;
; 16.138 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|irq                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.115     ; 3.764      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.111     ; 3.768      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.115     ; 3.764      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|delayed_unxsync_rxdxx1                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[3]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[2]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[4]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[1]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[5]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[6]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[7]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[8]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[0]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_clk_en                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|do_start_rx                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.775      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|delayed_unxrx_in_processxx3                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_data[6]                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[0]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[1]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[2]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[3]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[4]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[5]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[7]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[8]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[6]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_clk_en                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[0]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[7]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[6]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[5]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[3]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[2]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.108     ; 3.771      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; altera_merlin_slave_translator:uart_main_s1_translator|end_begintransfer                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|readdata[6]                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.111     ; 3.768      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[9]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.111     ; 3.768      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.111     ; 3.768      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.115     ; 3.764      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.115     ; 3.764      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.115     ; 3.764      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_logic_op[0]                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.111     ; 3.768      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_logic_op[1]                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.111     ; 3.768      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_logic                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.115     ; 3.764      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.115     ; 3.764      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.115     ; 3.764      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[2]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.111     ; 3.768      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_rot_right                                                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_logical                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[31]                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.118     ; 3.761      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[0]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.118     ; 3.761      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[1]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.118     ; 3.761      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.111     ; 3.768      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[3]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.118     ; 3.761      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[2]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.118     ; 3.761      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_char_ready                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_overrun                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_overrun                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|framing_error                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
; 16.139 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|break_detect                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.107     ; 3.772      ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.589      ;
; 47.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.589      ;
; 48.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 1.798      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.138      ;
; 96.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.110      ;
; 96.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.110      ;
; 96.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.110      ;
; 96.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.110      ;
; 96.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.110      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.589      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.589      ;
; 97.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.589      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.584      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.141      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.141      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.141      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.141      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.141      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.141      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.141      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.141      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.141      ;
; 97.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.141      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.124      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.124      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.124      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.124      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.124      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.124      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.124      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.124      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.124      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.124      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.114      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.114      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.114      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.114      ;
; 97.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.114      ;
; 98.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.824      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.774      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.774      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.774      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.774      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.774      ;
; 98.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.774      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.025 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|wait_latency_counter[0]                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 1.284      ;
; 1.025 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|wait_latency_counter[1]                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 1.284      ;
; 1.025 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[4]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 1.284      ;
; 1.025 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[2]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 1.284      ;
; 1.025 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_button_down:button_exit|readdata[0]                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 1.284      ;
; 1.025 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|av_readdata_pre[0]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 1.284      ;
; 1.025 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_button_down:button_up|readdata[0]                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 1.284      ;
; 1.025 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|av_readdata_pre[0]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.073      ; 1.284      ;
; 1.505 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[0]                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 1.761      ;
; 1.505 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[1]                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 1.761      ;
; 1.505 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[2]                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 1.761      ;
; 1.505 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[3]                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 1.761      ;
; 1.505 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[4]                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 1.761      ;
; 1.505 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[5]                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 1.761      ;
; 1.551 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 1.808      ;
; 1.551 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 1.808      ;
; 1.551 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|wait_latency_counter[0]                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 1.808      ;
; 1.551 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|wait_latency_counter[1]                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 1.808      ;
; 1.551 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|read_latency_shift_reg[0]                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 1.808      ;
; 1.551 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 1.808      ;
; 1.551 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 1.808      ;
; 1.551 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|wait_latency_counter[0]                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 1.808      ;
; 1.551 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|wait_latency_counter[1]                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 1.808      ;
; 1.573 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_button_down:button_enter|readdata[0]                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 1.825      ;
; 1.573 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|av_readdata_pre[0]                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 1.825      ;
; 1.573 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[0]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 1.825      ;
; 1.770 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 2.027      ;
; 1.770 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|read_latency_shift_reg[0]                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 2.027      ;
; 1.770 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 2.027      ;
; 1.770 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 2.027      ;
; 1.770 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 2.027      ;
; 1.770 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|read_latency_shift_reg[0]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 2.027      ;
; 1.770 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 2.027      ;
; 1.770 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 2.027      ;
; 1.770 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 2.027      ;
; 1.770 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.071      ; 2.027      ;
; 1.852 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|waitrequest_reset_override                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.068      ; 2.106      ;
; 1.852 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.068      ; 2.106      ;
; 1.852 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|read_latency_shift_reg[0]                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.068      ; 2.106      ;
; 1.852 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.068      ; 2.106      ;
; 1.852 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.068      ; 2.106      ;
; 1.852 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.068      ; 2.106      ;
; 1.916 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[7]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.057      ; 2.159      ;
; 1.916 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[6]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.057      ; 2.159      ;
; 1.916 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[5]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.057      ; 2.159      ;
; 1.916 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[3]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.057      ; 2.159      ;
; 2.139 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[1]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.058      ; 2.383      ;
; 3.299 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[0]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.560      ;
; 3.299 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[1]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.560      ;
; 3.299 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[2]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.560      ;
; 3.299 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[3]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.560      ;
; 3.299 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[4]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.560      ;
; 3.299 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[5]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.560      ;
; 3.299 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[7]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.560      ;
; 3.299 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[8]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.560      ;
; 3.299 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[6]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.560      ;
; 3.299 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_clk_en                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.560      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|delayed_unxrx_in_processxx3                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_data[6]                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[0]                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[7]                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[6]                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[5]                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[3]                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[2]                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|do_load_shifter                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.561      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; altera_merlin_slave_translator:uart_main_s1_translator|end_begintransfer                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_ready                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.561      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[6]                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.561      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|readdata[6]                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_logic                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_rot_right                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_logical                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_char_ready                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_overrun                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_overrun                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|framing_error                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|break_detect                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[8]                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|readdata[8]                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_wrctl_inst                                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_crst                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[3]                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[2]                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[4]                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[5]                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_shift_empty                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.561      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[7]                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|irq                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.075      ; 3.561      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_break                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|E_alu_sub                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|readdata[9]                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_unsigned_lo_imm16                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_data[7]                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
; 3.300 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|readdata[7]                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.076      ; 3.562      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.259  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.517      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.657      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.657      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.657      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.657      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.657      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.657      ;
; 1.446  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.706      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.983      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.983      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.983      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.983      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.983      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.983      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.983      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.983      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.983      ;
; 1.717  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.983      ;
; 1.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.990      ;
; 1.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.990      ;
; 1.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.990      ;
; 1.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.990      ;
; 1.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.990      ;
; 1.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 1.743  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.009      ;
; 2.188  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.475      ;
; 2.188  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.475      ;
; 2.188  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.475      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.192  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.478      ;
; 2.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.945      ;
; 2.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.945      ;
; 2.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.945      ;
; 2.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.945      ;
; 2.666  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.945      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 2.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.978      ;
; 51.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.238      ; 1.698      ;
; 52.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.266      ; 2.475      ;
; 52.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.266      ; 2.475      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                         ;
; 9.627 ; 9.862        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                               ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                        ;
; 9.628 ; 9.863        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                              ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                          ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                          ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                        ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                              ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                        ;
; 9.629 ; 9.864        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                              ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                         ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                        ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                              ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                         ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                               ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                        ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                              ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                         ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                         ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                         ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                               ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                           ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                         ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                          ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                          ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                           ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                         ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                                                                                          ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                          ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                               ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                               ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                               ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                               ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                               ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                               ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                               ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                               ;
; 9.648 ; 9.883        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                          ;
; 9.649 ; 9.884        ; 0.235          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                          ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                                                                                                                                                       ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[0]                                                                                                                                                                                                                                                                       ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[1]                                                                                                                                                                                                                                                                       ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[2]                                                                                                                                                                                                                                                                       ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[3]                                                                                                                                                                                                                                                                       ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                       ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                                                                                                                                                                                   ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                                                                                                                                                                                                   ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                                                                                                                                                                                   ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                                                                                                                                                                                                   ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                                                                                                                                                                                   ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                                                                                                                                                                                   ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16]                                                                                                                                                                                                                                                                   ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17]                                                                                                                                                                                                                                                                   ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                                                                                                                                                                                                   ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]                                                                                                                                                                                                                                                                    ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                                                                                                                                                                                                                    ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                                                                                                                                                                                                                    ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9]                                                                                                                                                                                                                                                                    ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[10]                                                                                                                                                                                                                                                                               ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[11]                                                                                                                                                                                                                                                                               ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[12]                                                                                                                                                                                                                                                                               ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                                                                                                                                                                                                               ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[14]                                                                                                                                                                                                                                                                               ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[16]                                                                                                                                                                                                                                                                               ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[17]                                                                                                                                                                                                                                                                               ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[2]                                                                                                                                                                                                                                                                                ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                                                                                                                                                                                                                ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[4]                                                                                                                                                                                                                                                                                ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[5]                                                                                                                                                                                                                                                                                ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[6]                                                                                                                                                                                                                                                                                ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                                                                                                                                                                                                                ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                                                                                                                                                                                                                ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[9]                                                                                                                                                                                                                                                                                ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[10]                                                                                                                                                                                                                                                                                 ;
; 9.754 ; 9.942        ; 0.188          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.629 ; 49.849       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ;
; 49.629 ; 49.849       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                         ;
; 49.629 ; 49.849       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                            ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                            ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                            ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                            ;
; 49.679 ; 49.867       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                            ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                 ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                 ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                 ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                 ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                    ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                      ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                      ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                      ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                      ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                     ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                     ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                     ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                     ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                        ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                        ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                  ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                  ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                  ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                  ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                  ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                   ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                   ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                 ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                 ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                 ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                 ;
; 49.680 ; 49.868       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                     ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                            ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                               ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                               ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                               ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                               ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                    ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                      ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                 ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                 ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                 ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                 ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                 ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                 ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                 ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                 ;
; 49.681 ; 49.869       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                 ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.682 ; 49.870       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+
; Data Port                               ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+
; button_down_external_connection_export  ; CLK_50MHZ           ; 2.943 ; 3.410 ; Rise       ; CLK_50MHZ           ;
; button_enter_external_connection_export ; CLK_50MHZ           ; 2.499 ; 2.910 ; Rise       ; CLK_50MHZ           ;
; button_exit_external_connection_export  ; CLK_50MHZ           ; 2.433 ; 2.808 ; Rise       ; CLK_50MHZ           ;
; button_up_external_connection_export    ; CLK_50MHZ           ; 2.408 ; 2.862 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]             ; CLK_50MHZ           ; 3.263 ; 3.767 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]            ; CLK_50MHZ           ; 2.599 ; 3.080 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]            ; CLK_50MHZ           ; 3.000 ; 3.506 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]            ; CLK_50MHZ           ; 2.985 ; 3.511 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]            ; CLK_50MHZ           ; 2.990 ; 3.507 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]            ; CLK_50MHZ           ; 3.024 ; 3.504 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]            ; CLK_50MHZ           ; 3.263 ; 3.767 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]            ; CLK_50MHZ           ; 3.143 ; 3.629 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]            ; CLK_50MHZ           ; 3.119 ; 3.650 ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdi                     ; altera_reserved_tck ; 3.125 ; 3.225 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms                     ; altera_reserved_tck ; 8.561 ; 8.744 ; Rise       ; altera_reserved_tck ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                               ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+
; button_down_external_connection_export  ; CLK_50MHZ           ; -2.460 ; -2.900 ; Rise       ; CLK_50MHZ           ;
; button_enter_external_connection_export ; CLK_50MHZ           ; -2.033 ; -2.419 ; Rise       ; CLK_50MHZ           ;
; button_exit_external_connection_export  ; CLK_50MHZ           ; -1.970 ; -2.321 ; Rise       ; CLK_50MHZ           ;
; button_up_external_connection_export    ; CLK_50MHZ           ; -1.940 ; -2.372 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]             ; CLK_50MHZ           ; -2.136 ; -2.604 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]            ; CLK_50MHZ           ; -2.136 ; -2.604 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]            ; CLK_50MHZ           ; -2.523 ; -3.015 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]            ; CLK_50MHZ           ; -2.506 ; -3.018 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]            ; CLK_50MHZ           ; -2.513 ; -3.016 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]            ; CLK_50MHZ           ; -2.551 ; -3.012 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]            ; CLK_50MHZ           ; -2.776 ; -3.266 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]            ; CLK_50MHZ           ; -2.667 ; -3.134 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]            ; CLK_50MHZ           ; -2.639 ; -3.155 ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdi                     ; altera_reserved_tck ; -0.254 ; -0.352 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms                     ; altera_reserved_tck ; -2.366 ; -2.543 ; Rise       ; altera_reserved_tck ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                        ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+
; lcd_output_external_E            ; CLK_50MHZ           ; 17.399 ; 17.540 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RS           ; CLK_50MHZ           ; 10.314 ; 10.228 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RW           ; CLK_50MHZ           ; 11.833 ; 11.783 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]      ; CLK_50MHZ           ; 11.527 ; 11.466 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]     ; CLK_50MHZ           ; 10.788 ; 10.669 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]     ; CLK_50MHZ           ; 11.527 ; 11.339 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]     ; CLK_50MHZ           ; 11.399 ; 11.466 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]     ; CLK_50MHZ           ; 10.647 ; 10.492 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]     ; CLK_50MHZ           ; 11.283 ; 11.123 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]     ; CLK_50MHZ           ; 9.340  ; 9.509  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]     ; CLK_50MHZ           ; 10.818 ; 10.645 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]     ; CLK_50MHZ           ; 8.626  ; 8.630  ; Rise       ; CLK_50MHZ           ;
; led_b_external_connection_export ; CLK_50MHZ           ; 8.096  ; 8.045  ; Rise       ; CLK_50MHZ           ;
; led_g_external_connection_export ; CLK_50MHZ           ; 9.020  ; 8.949  ; Rise       ; CLK_50MHZ           ;
; led_r_external_connection_export ; CLK_50MHZ           ; 9.712  ; 9.809  ; Rise       ; CLK_50MHZ           ;
; uart_0_external_connection_txd   ; CLK_50MHZ           ; 9.091  ; 9.232  ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdo              ; altera_reserved_tck ; 13.244 ; 14.526 ; Fall       ; altera_reserved_tck ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                        ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+
; lcd_output_external_E            ; CLK_50MHZ           ; 11.884 ; 11.977 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RS           ; CLK_50MHZ           ; 9.951  ; 9.865  ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RW           ; CLK_50MHZ           ; 11.409 ; 11.357 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]      ; CLK_50MHZ           ; 8.331  ; 8.332  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]     ; CLK_50MHZ           ; 10.405 ; 10.287 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]     ; CLK_50MHZ           ; 11.115 ; 10.931 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]     ; CLK_50MHZ           ; 10.992 ; 11.054 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]     ; CLK_50MHZ           ; 10.271 ; 10.118 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]     ; CLK_50MHZ           ; 10.881 ; 10.725 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]     ; CLK_50MHZ           ; 9.070  ; 9.235  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]     ; CLK_50MHZ           ; 10.435 ; 10.266 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]     ; CLK_50MHZ           ; 8.331  ; 8.332  ; Rise       ; CLK_50MHZ           ;
; led_b_external_connection_export ; CLK_50MHZ           ; 7.821  ; 7.769  ; Rise       ; CLK_50MHZ           ;
; led_g_external_connection_export ; CLK_50MHZ           ; 8.708  ; 8.637  ; Rise       ; CLK_50MHZ           ;
; led_r_external_connection_export ; CLK_50MHZ           ; 9.427  ; 9.522  ; Rise       ; CLK_50MHZ           ;
; uart_0_external_connection_txd   ; CLK_50MHZ           ; 8.774  ; 8.913  ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdo              ; altera_reserved_tck ; 10.902 ; 12.185 ; Fall       ; altera_reserved_tck ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------+
; Output Enable Times                                                                        ;
+------------------------------+------------+--------+--------+------------+-----------------+
; Data Port                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------------+------------+--------+--------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 11.303 ; 11.154 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 11.303 ; 11.154 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 12.173 ; 12.024 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 11.473 ; 11.324 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 11.473 ; 11.324 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 11.593 ; 11.465 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 13.281 ; 13.275 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 11.593 ; 11.465 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 11.922 ; 11.773 ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                ;
+------------------------------+------------+--------+--------+------------+-----------------+
; Data Port                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------------+------------+--------+--------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 10.874 ; 10.725 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 10.874 ; 10.725 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 11.709 ; 11.560 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 11.037 ; 10.888 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 11.037 ; 10.888 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 11.186 ; 11.058 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 12.828 ; 12.822 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 11.186 ; 11.058 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 11.469 ; 11.320 ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                             ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; Data Port                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 11.195    ; 11.344    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 11.195    ; 11.344    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 12.031    ; 12.180    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 11.405    ; 11.554    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 11.405    ; 11.554    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 11.533    ; 11.661    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 13.309    ; 13.315    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 11.533    ; 11.661    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 11.807    ; 11.956    ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                     ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; Data Port                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 10.765    ; 10.914    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 10.765    ; 10.914    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 11.567    ; 11.716    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 10.966    ; 11.115    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 10.966    ; 11.115    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 11.123    ; 11.251    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 12.854    ; 12.860    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 11.123    ; 11.251    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 11.352    ; 11.501    ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.659 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                 ; Synchronization Node                                                                                                                                                                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; uart_0_external_connection_rxd                                                                                                                                              ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_external_connection_rxd                                                                                           ;
; Synchronization Node    ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 36.659                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  uart_0_external_connection_rxd                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.155       ;
;  lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 17.504       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                          ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 38.291                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.152       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.139       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                            ; 38.302                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.156       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.146       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                            ; 38.304                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.158       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.146       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                      ; 197.107                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.156       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.951       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                      ; 197.447                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.155       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.292       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 93.4 MHz   ; 93.4 MHz        ; CLK_50MHZ           ;      ;
; 159.29 MHz ; 159.29 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK_50MHZ           ; 9.293  ; 0.000         ;
; altera_reserved_tck ; 46.861 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLK_50MHZ           ; 0.351 ; 0.000         ;
; altera_reserved_tck ; 0.361 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK_50MHZ           ; 16.361 ; 0.000         ;
; altera_reserved_tck ; 47.786 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLK_50MHZ           ; 0.932 ; 0.000         ;
; altera_reserved_tck ; 1.160 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLK_50MHZ           ; 9.641  ; 0.000             ;
; altera_reserved_tck ; 49.570 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.293  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 10.665     ;
; 9.303  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 10.655     ;
; 9.324  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 10.634     ;
; 9.594  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 10.364     ;
; 9.918  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 10.040     ;
; 9.928  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 10.030     ;
; 9.949  ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 10.009     ;
; 10.047 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 9.911      ;
; 10.057 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 9.901      ;
; 10.078 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 9.880      ;
; 10.144 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 9.814      ;
; 10.154 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 9.804      ;
; 10.175 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 9.783      ;
; 10.219 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 9.739      ;
; 10.348 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 9.610      ;
; 10.380 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.584      ;
; 10.390 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.574      ;
; 10.411 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.553      ;
; 10.445 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 9.513      ;
; 10.485 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 9.473      ;
; 10.491 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 9.467      ;
; 10.575 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.389      ;
; 10.580 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.255      ; 9.725      ;
; 10.585 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.379      ;
; 10.595 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.257      ; 9.712      ;
; 10.606 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.358      ;
; 10.608 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.356      ;
; 10.618 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.346      ;
; 10.639 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.325      ;
; 10.681 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.283      ;
; 10.876 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.088      ;
; 10.909 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 9.055      ;
; 11.007 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.951      ;
; 11.017 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.941      ;
; 11.038 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.920      ;
; 11.090 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.868      ;
; 11.100 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.858      ;
; 11.110 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.848      ;
; 11.116 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.842      ;
; 11.121 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.837      ;
; 11.179 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_overrun                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 8.783      ;
; 11.188 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.251      ; 9.113      ;
; 11.239 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.719      ;
; 11.245 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.713      ;
; 11.277 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.255      ; 9.028      ;
; 11.292 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.257      ; 9.015      ;
; 11.308 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.650      ;
; 11.336 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.622      ;
; 11.342 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.616      ;
; 11.373 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.080     ; 8.566      ;
; 11.373 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.080     ; 8.566      ;
; 11.373 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.080     ; 8.566      ;
; 11.373 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.080     ; 8.566      ;
; 11.373 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.080     ; 8.566      ;
; 11.373 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.080     ; 8.566      ;
; 11.380 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.065     ; 8.574      ;
; 11.390 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.065     ; 8.564      ;
; 11.391 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.567      ;
; 11.411 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.065     ; 8.543      ;
; 11.420 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.255      ; 8.885      ;
; 11.428 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.530      ;
; 11.428 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.530      ;
; 11.428 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.530      ;
; 11.428 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.530      ;
; 11.428 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.530      ;
; 11.428 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.530      ;
; 11.435 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.257      ; 8.872      ;
; 11.459 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.255      ; 8.846      ;
; 11.474 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.257      ; 8.833      ;
; 11.552 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.051     ; 8.416      ;
; 11.562 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.051     ; 8.406      ;
; 11.564 ; altera_merlin_slave_translator:button_enter_s1_translator|read_latency_shift_reg[0]               ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.068     ; 8.387      ;
; 11.566 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.195      ; 8.679      ;
; 11.572 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 8.392      ;
; 11.574 ; altera_merlin_slave_translator:button_enter_s1_translator|read_latency_shift_reg[0]               ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.068     ; 8.377      ;
; 11.578 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 8.386      ;
; 11.583 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.051     ; 8.385      ;
; 11.607 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.065     ; 8.347      ;
; 11.617 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.065     ; 8.337      ;
; 11.618 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.340      ;
; 11.619 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[1]                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.071     ; 8.329      ;
; 11.619 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[4]                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.071     ; 8.329      ;
; 11.619 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[0]                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.071     ; 8.329      ;
; 11.628 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.330      ;
; 11.629 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.229      ; 8.650      ;
; 11.638 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.065     ; 8.316      ;
; 11.644 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.231      ; 8.637      ;
; 11.649 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 8.309      ;
; 11.681 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.065     ; 8.273      ;
; 11.682 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.068     ; 8.269      ;
; 11.682 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.068     ; 8.269      ;
; 11.683 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[6]                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.059     ; 8.277      ;
; 11.739 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_wr_dst_reg                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.065     ; 8.215      ;
; 11.761 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[1]                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_wr_dst_reg                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.065     ; 8.193      ;
; 11.767 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 8.197      ;
; 11.773 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 8.191      ;
; 11.800 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.055     ; 8.164      ;
; 11.801 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.064     ; 8.154      ;
; 11.801 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.064     ; 8.154      ;
; 11.804 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_overrun                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 8.158      ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.316      ;
; 47.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.920      ;
; 47.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                          ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.871      ;
; 47.326 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.827      ;
; 47.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.766      ;
; 47.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.627      ;
; 47.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.603      ;
; 47.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.560      ;
; 47.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.515      ;
; 47.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.437      ;
; 47.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.419      ;
; 47.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.385      ;
; 47.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.324      ;
; 47.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.297      ;
; 48.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.158      ;
; 48.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.116      ;
; 48.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 1.995      ;
; 49.307 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                               ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 0.871      ;
; 94.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.870      ;
; 94.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.870      ;
; 94.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.870      ;
; 94.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.870      ;
; 94.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.870      ;
; 94.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.870      ;
; 94.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.870      ;
; 94.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.870      ;
; 94.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.870      ;
; 94.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.870      ;
; 94.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.640      ;
; 94.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.640      ;
; 94.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.640      ;
; 94.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.640      ;
; 94.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.640      ;
; 94.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.640      ;
; 94.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.640      ;
; 94.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.640      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.287      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.287      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.287      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.287      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.287      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.287      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.287      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.287      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.287      ;
; 94.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 5.287      ;
; 94.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.184      ;
; 94.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.184      ;
; 94.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.166      ;
; 94.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.039      ;
; 94.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.039      ;
; 94.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.039      ;
; 94.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.039      ;
; 94.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.039      ;
; 94.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.039      ;
; 94.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.039      ;
; 94.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.039      ;
; 94.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.039      ;
; 94.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.039      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.014      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.014      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.014      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.014      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.014      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.014      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.014      ;
; 94.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.014      ;
; 95.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.883      ;
; 95.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.883      ;
; 95.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.789      ;
; 95.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.762      ;
; 95.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.762      ;
; 95.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.762      ;
; 95.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.762      ;
; 95.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.762      ;
; 95.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.762      ;
; 95.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.762      ;
; 95.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.762      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.687      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.687      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.687      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.687      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.687      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.687      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.687      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.687      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.687      ;
; 95.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.687      ;
; 95.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.636      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.600      ;
; 95.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.593      ;
; 95.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.589      ;
; 95.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.588      ;
; 95.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.583      ;
; 95.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.568      ;
; 95.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.567      ;
; 95.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.566      ;
; 95.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.558      ;
; 95.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.558      ;
; 95.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.559      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.351 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[1]                                                                                                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.383      ; 0.935      ;
; 0.353 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[3]                                                                                                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.383      ; 0.937      ;
; 0.360 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                    ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|resetlatch             ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|resetlatch                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                  ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                  ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                     ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                     ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                   ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                   ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                  ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                  ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                   ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                   ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                         ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                         ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                         ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                         ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                    ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|break_on_reset         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|jtag_break             ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|jtag_break                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|write                                                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|write                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|read                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|read                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; lcd_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                    ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.360 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_go             ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_go                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 0.597      ;
; 0.361 ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                                                                                       ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                                                                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                         ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                         ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_merlin_slave_translator:uart_main_s1_translator|end_begintransfer                                                                                                             ; altera_merlin_slave_translator:uart_main_s1_translator|end_begintransfer                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_ready                                                                                                               ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_ready                                                                                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_overrun                                                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_overrun                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|framing_error                                                                                                          ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|framing_error                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|break_detect                                                                                                           ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|break_detect                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                   ; lcd_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                       ; lcd_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; lcd_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                   ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty   ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                ; lcd_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_rd                                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|MonDReg[13]                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|MonDReg[13]                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                              ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                              ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                     ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                         ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                         ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                    ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                         ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                         ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty   ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full        ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                ; lcd_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                   ; lcd_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_avalon_reg:the_lcd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_avalon_reg:the_lcd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_led_r:led_r|data_out                                                                                                                                                             ; lcd_led_r:led_r|data_out                                                                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_led_r:led_b|data_out                                                                                                                                                             ; lcd_led_r:led_b|data_out                                                                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_led_r:led_g|data_out                                                                                                                                                             ; lcd_led_r:led_g|data_out                                                                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                    ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                             ; altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full        ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; lcd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[25]                                                                                                                                               ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~portb_address_reg0                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.383      ; 0.945      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_error          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_error                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                       ; lcd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                   ; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                 ; lcd_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                 ; lcd_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                   ; altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                 ; lcd_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                     ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 0.597      ;
; 0.362 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[4]                                                                                                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.383      ; 0.946      ;
; 0.364 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.384      ; 0.949      ;
; 0.370 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.384      ; 0.955      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.361 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.597      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.597      ;
; 0.372 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.608      ;
; 0.372 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.608      ;
; 0.372 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.608      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.608      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.624      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.631      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.632      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.638      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.637      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.638      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.638      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.638      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.639      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.639      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.639      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.639      ;
; 0.403 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.639      ;
; 0.403 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.639      ;
; 0.403 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.639      ;
; 0.404 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.640      ;
; 0.404 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.640      ;
; 0.404 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.640      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.641      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.641      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.641      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.642      ;
; 0.406 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.641      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.643      ;
; 0.409 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.645      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.646      ;
; 0.411 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.647      ;
; 0.411 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.647      ;
; 0.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.648      ;
; 0.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.647      ;
; 0.412 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.648      ;
; 0.412 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.648      ;
; 0.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.650      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.651      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.653      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.658      ;
; 0.422 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.658      ;
; 0.422 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.658      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.659      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.659      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.659      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.659      ;
; 0.423 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.659      ;
; 0.423 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.659      ;
; 0.423 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.659      ;
; 0.424 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.660      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.661      ;
; 0.425 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.661      ;
; 0.426 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.662      ;
; 0.426 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.662      ;
; 0.428 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.664      ;
; 0.429 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.665      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.676      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.692      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.693      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.744      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.744      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.751      ;
; 0.533 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.769      ;
; 0.534 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.770      ;
; 0.536 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.772      ;
; 0.538 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.774      ;
; 0.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.781      ;
; 0.550 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.785      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.786      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.791      ;
; 0.555 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.790      ;
; 0.555 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.791      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.793      ;
; 0.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.793      ;
; 0.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.794      ;
; 0.558 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.793      ;
; 0.560 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.796      ;
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.797      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 0.798      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 0.800      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 0.806      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_50MHZ'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.361 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.200      ; 3.790      ;
; 16.361 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.200      ; 3.790      ;
; 16.361 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.200      ; 3.790      ;
; 16.361 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.200      ; 3.790      ;
; 16.361 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.200      ; 3.790      ;
; 16.361 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.200      ; 3.790      ;
; 16.361 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.200      ; 3.790      ;
; 16.361 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.200      ; 3.790      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|delayed_unxsync_rxdxx1                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[3]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[2]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[4]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[1]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[5]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[6]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[7]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[8]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[0]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_clk_en                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|do_start_rx                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.094     ; 3.429      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|do_load_shifter                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.425      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_ready                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.425      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[6]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.425      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_shift_empty                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.425      ;
; 16.496 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|irq                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.425      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.103     ; 3.419      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.100     ; 3.422      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.103     ; 3.419      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|delayed_unxrx_in_processxx3                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_data[6]                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[0]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.424      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[1]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.424      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[2]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.424      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[3]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.424      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[4]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.424      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[5]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.424      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[7]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.424      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[8]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.424      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[6]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.424      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_clk_en                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.098     ; 3.424      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[0]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[7]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.097     ; 3.425      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.097     ; 3.425      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[6]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.097     ; 3.425      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[5]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.097     ; 3.425      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.097     ; 3.425      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[3]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.097     ; 3.425      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[2]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.097     ; 3.425      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.097     ; 3.425      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.097     ; 3.425      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.097     ; 3.425      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; altera_merlin_slave_translator:uart_main_s1_translator|end_begintransfer                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|readdata[6]                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.100     ; 3.422      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[9]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.100     ; 3.422      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.100     ; 3.422      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.418      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.418      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.104     ; 3.418      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_logic_op[0]                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.100     ; 3.422      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_logic_op[1]                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.100     ; 3.422      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_logic                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.103     ; 3.419      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.103     ; 3.419      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.103     ; 3.419      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[2]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.100     ; 3.422      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_rot_right                                                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_logical                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.100     ; 3.422      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_char_ready                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_overrun                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_overrun                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|framing_error                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|break_detect                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[8]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|readdata[8]                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.096     ; 3.426      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.103     ; 3.419      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[4]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.100     ; 3.422      ;
; 16.497 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.103     ; 3.419      ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.384      ;
; 47.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.384      ;
; 48.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 1.620      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.897      ;
; 97.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.867      ;
; 97.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.867      ;
; 97.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.867      ;
; 97.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.867      ;
; 97.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.867      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.384      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.384      ;
; 97.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.384      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 97.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.374      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.931      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.931      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.931      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.931      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.931      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.931      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.931      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.931      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.931      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.931      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.907      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.907      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.907      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.907      ;
; 98.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.907      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.909      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.909      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.909      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.909      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.909      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.909      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.909      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.909      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.909      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.909      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.669      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.591      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.591      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.591      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.591      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.591      ;
; 98.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.591      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
; 98.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.495      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.932 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|wait_latency_counter[0]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 1.169      ;
; 0.932 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|wait_latency_counter[1]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 1.169      ;
; 0.932 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[4]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 1.169      ;
; 0.932 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[2]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 1.169      ;
; 0.932 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_button_down:button_exit|readdata[0]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 1.169      ;
; 0.932 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|av_readdata_pre[0]                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 1.169      ;
; 0.932 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_button_down:button_up|readdata[0]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 1.169      ;
; 0.932 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|av_readdata_pre[0]                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 1.169      ;
; 1.384 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[0]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.063      ; 1.618      ;
; 1.384 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[1]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.063      ; 1.618      ;
; 1.384 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[2]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.063      ; 1.618      ;
; 1.384 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[3]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.063      ; 1.618      ;
; 1.384 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[4]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.063      ; 1.618      ;
; 1.384 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[5]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.063      ; 1.618      ;
; 1.424 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.659      ;
; 1.424 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.659      ;
; 1.424 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|wait_latency_counter[0]                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.659      ;
; 1.424 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|wait_latency_counter[1]                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.659      ;
; 1.424 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|read_latency_shift_reg[0]                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.659      ;
; 1.424 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.659      ;
; 1.424 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.659      ;
; 1.424 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|wait_latency_counter[0]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.659      ;
; 1.424 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|wait_latency_counter[1]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.659      ;
; 1.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_button_down:button_enter|readdata[0]                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.058      ; 1.675      ;
; 1.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|av_readdata_pre[0]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.058      ; 1.675      ;
; 1.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[0]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.058      ; 1.675      ;
; 1.595 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.830      ;
; 1.595 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|read_latency_shift_reg[0]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.830      ;
; 1.595 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.830      ;
; 1.595 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.830      ;
; 1.595 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.830      ;
; 1.595 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|read_latency_shift_reg[0]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.830      ;
; 1.595 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.830      ;
; 1.595 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.830      ;
; 1.595 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.830      ;
; 1.595 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.064      ; 1.830      ;
; 1.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|waitrequest_reset_override                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.061      ; 1.930      ;
; 1.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.061      ; 1.930      ;
; 1.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|read_latency_shift_reg[0]                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.061      ; 1.930      ;
; 1.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.061      ; 1.930      ;
; 1.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.061      ; 1.930      ;
; 1.698 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.061      ; 1.930      ;
; 1.749 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[7]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.051      ; 1.971      ;
; 1.749 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[6]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.051      ; 1.971      ;
; 1.749 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[5]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.051      ; 1.971      ;
; 1.749 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[3]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.051      ; 1.971      ;
; 1.935 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[1]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.051      ; 2.157      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.059      ; 3.177      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.063      ; 3.181      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.059      ; 3.177      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|do_start_rx                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 3.188      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 3.188      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 3.188      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 3.188      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 3.188      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 3.188      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 3.188      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 3.188      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 3.188      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 3.188      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.070      ; 3.188      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|delayed_unxrx_in_processxx3                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_data[6]                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[0]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[1]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[2]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[3]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[4]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[5]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[7]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[8]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[6]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_clk_en                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[0]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[7]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 3.184      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 3.184      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[6]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 3.184      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[5]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 3.184      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 3.184      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[3]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 3.184      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[2]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 3.184      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 3.184      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 3.184      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.066      ; 3.184      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|do_load_shifter                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; altera_merlin_slave_translator:uart_main_s1_translator|end_begintransfer                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_ready                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[6]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.065      ; 3.183      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|readdata[6]                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.067      ; 3.185      ;
; 2.947 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.063      ; 3.181      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.160  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.395      ;
; 1.290  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.525      ;
; 1.290  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.525      ;
; 1.290  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.525      ;
; 1.290  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.525      ;
; 1.290  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.525      ;
; 1.290  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.525      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.537      ;
; 1.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.818      ;
; 1.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.818      ;
; 1.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.818      ;
; 1.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.818      ;
; 1.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.818      ;
; 1.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.599  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.842      ;
; 1.599  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.842      ;
; 1.599  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.842      ;
; 1.599  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.842      ;
; 1.599  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.842      ;
; 1.599  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.842      ;
; 1.599  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.842      ;
; 1.599  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.842      ;
; 1.599  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.842      ;
; 1.599  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.842      ;
; 1.960  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.221      ;
; 1.960  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.221      ;
; 1.960  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.221      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 1.963  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.223      ;
; 2.392  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.644      ;
; 2.392  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.644      ;
; 2.392  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.644      ;
; 2.392  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.644      ;
; 2.392  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.644      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 2.412  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.669      ;
; 51.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.294      ; 1.549      ;
; 51.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.319      ; 2.221      ;
; 51.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.319      ; 2.221      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.641 ; 9.874        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 9.642 ; 9.875        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 9.642 ; 9.875        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                        ;
; 9.642 ; 9.875        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                              ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                        ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                              ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                        ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                              ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                        ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                              ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                         ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                         ;
; 9.643 ; 9.876        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                               ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                           ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                           ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                         ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                               ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                         ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                         ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                        ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                              ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                         ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                         ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                               ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                          ;
; 9.644 ; 9.877        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                          ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                          ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                          ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                         ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                                                                                          ;
; 9.645 ; 9.878        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                          ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                               ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                               ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                               ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                               ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                               ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                               ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                               ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                               ;
; 9.655 ; 9.888        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                          ;
; 9.655 ; 9.888        ; 0.233          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                     ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                     ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                    ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                    ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                    ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                     ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                     ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                    ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                       ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                       ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                      ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                      ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                      ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                      ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                     ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                     ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                           ;
; 9.772 ; 9.958        ; 0.186          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.570 ; 49.788       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ;
; 49.570 ; 49.788       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                         ;
; 49.571 ; 49.789       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                  ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                  ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                  ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                  ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                  ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                 ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                 ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                 ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                 ;
; 49.613 ; 49.799       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                 ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                 ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                 ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                 ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                    ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                    ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                     ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                     ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                     ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                     ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                      ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                        ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                        ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                        ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                        ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                        ;
; 49.614 ; 49.800       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+
; Data Port                               ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+
; button_down_external_connection_export  ; CLK_50MHZ           ; 2.629 ; 2.916 ; Rise       ; CLK_50MHZ           ;
; button_enter_external_connection_export ; CLK_50MHZ           ; 2.215 ; 2.467 ; Rise       ; CLK_50MHZ           ;
; button_exit_external_connection_export  ; CLK_50MHZ           ; 2.154 ; 2.378 ; Rise       ; CLK_50MHZ           ;
; button_up_external_connection_export    ; CLK_50MHZ           ; 2.132 ; 2.427 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]             ; CLK_50MHZ           ; 2.923 ; 3.248 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]            ; CLK_50MHZ           ; 2.299 ; 2.638 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]            ; CLK_50MHZ           ; 2.674 ; 3.022 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]            ; CLK_50MHZ           ; 2.653 ; 3.020 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]            ; CLK_50MHZ           ; 2.663 ; 3.018 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]            ; CLK_50MHZ           ; 2.700 ; 3.013 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]            ; CLK_50MHZ           ; 2.923 ; 3.248 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]            ; CLK_50MHZ           ; 2.811 ; 3.127 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]            ; CLK_50MHZ           ; 2.789 ; 3.154 ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdi                     ; altera_reserved_tck ; 3.082 ; 3.224 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms                     ; altera_reserved_tck ; 8.334 ; 8.492 ; Rise       ; altera_reserved_tck ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                               ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+
; button_down_external_connection_export  ; CLK_50MHZ           ; -2.197 ; -2.463 ; Rise       ; CLK_50MHZ           ;
; button_enter_external_connection_export ; CLK_50MHZ           ; -1.800 ; -2.032 ; Rise       ; CLK_50MHZ           ;
; button_exit_external_connection_export  ; CLK_50MHZ           ; -1.740 ; -1.946 ; Rise       ; CLK_50MHZ           ;
; button_up_external_connection_export    ; CLK_50MHZ           ; -1.714 ; -1.992 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]             ; CLK_50MHZ           ; -1.889 ; -2.217 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]            ; CLK_50MHZ           ; -1.889 ; -2.217 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]            ; CLK_50MHZ           ; -2.249 ; -2.585 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]            ; CLK_50MHZ           ; -2.227 ; -2.581 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]            ; CLK_50MHZ           ; -2.239 ; -2.582 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]            ; CLK_50MHZ           ; -2.277 ; -2.576 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]            ; CLK_50MHZ           ; -2.489 ; -2.803 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]            ; CLK_50MHZ           ; -2.386 ; -2.687 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]            ; CLK_50MHZ           ; -2.362 ; -2.714 ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdi                     ; altera_reserved_tck ; -0.350 ; -0.517 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms                     ; altera_reserved_tck ; -2.436 ; -2.672 ; Rise       ; altera_reserved_tck ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                        ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+
; lcd_output_external_E            ; CLK_50MHZ           ; 15.865 ; 15.739 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RS           ; CLK_50MHZ           ; 9.442  ; 9.200  ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RW           ; CLK_50MHZ           ; 10.849 ; 10.595 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]      ; CLK_50MHZ           ; 10.614 ; 10.320 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]     ; CLK_50MHZ           ; 9.892  ; 9.585  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]     ; CLK_50MHZ           ; 10.614 ; 10.199 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]     ; CLK_50MHZ           ; 10.453 ; 10.320 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]     ; CLK_50MHZ           ; 9.775  ; 9.428  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]     ; CLK_50MHZ           ; 10.409 ; 9.996  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]     ; CLK_50MHZ           ; 8.438  ; 8.482  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]     ; CLK_50MHZ           ; 9.959  ; 9.575  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]     ; CLK_50MHZ           ; 7.857  ; 7.753  ; Rise       ; CLK_50MHZ           ;
; led_b_external_connection_export ; CLK_50MHZ           ; 7.363  ; 7.223  ; Rise       ; CLK_50MHZ           ;
; led_g_external_connection_export ; CLK_50MHZ           ; 8.238  ; 8.035  ; Rise       ; CLK_50MHZ           ;
; led_r_external_connection_export ; CLK_50MHZ           ; 8.806  ; 8.744  ; Rise       ; CLK_50MHZ           ;
; uart_0_external_connection_txd   ; CLK_50MHZ           ; 8.180  ; 8.432  ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdo              ; altera_reserved_tck ; 12.296 ; 13.231 ; Fall       ; altera_reserved_tck ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                        ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+
; lcd_output_external_E            ; CLK_50MHZ           ; 10.784 ; 10.704 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RS           ; CLK_50MHZ           ; 9.092  ; 8.857  ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RW           ; CLK_50MHZ           ; 10.442 ; 10.196 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]      ; CLK_50MHZ           ; 7.572  ; 7.470  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]     ; CLK_50MHZ           ; 9.524  ; 9.226  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]     ; CLK_50MHZ           ; 10.217 ; 9.816  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]     ; CLK_50MHZ           ; 10.062 ; 9.932  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]     ; CLK_50MHZ           ; 9.412  ; 9.076  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]     ; CLK_50MHZ           ; 10.024 ; 9.624  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]     ; CLK_50MHZ           ; 8.176  ; 8.221  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]     ; CLK_50MHZ           ; 9.592  ; 9.221  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]     ; CLK_50MHZ           ; 7.572  ; 7.470  ; Rise       ; CLK_50MHZ           ;
; led_b_external_connection_export ; CLK_50MHZ           ; 7.097  ; 6.960  ; Rise       ; CLK_50MHZ           ;
; led_g_external_connection_export ; CLK_50MHZ           ; 7.937  ; 7.739  ; Rise       ; CLK_50MHZ           ;
; led_r_external_connection_export ; CLK_50MHZ           ; 8.530  ; 8.472  ; Rise       ; CLK_50MHZ           ;
; uart_0_external_connection_txd   ; CLK_50MHZ           ; 7.879  ; 8.123  ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdo              ; altera_reserved_tck ; 9.989  ; 10.926 ; Fall       ; altera_reserved_tck ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------+
; Output Enable Times                                                                        ;
+------------------------------+------------+--------+--------+------------+-----------------+
; Data Port                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------------+------------+--------+--------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 10.331 ; 10.212 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 10.331 ; 10.212 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 11.146 ; 11.027 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 10.494 ; 10.375 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 10.494 ; 10.375 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 10.619 ; 10.488 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 12.100 ; 12.080 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 10.619 ; 10.488 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 10.913 ; 10.794 ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                ;
+------------------------------+------------+--------+--------+------------+-----------------+
; Data Port                    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------------+------------+--------+--------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 9.930  ; 9.811  ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 9.930  ; 9.811  ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 10.712 ; 10.593 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 10.087 ; 9.968  ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 10.087 ; 9.968  ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 10.246 ; 10.115 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 11.675 ; 11.655 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 10.246 ; 10.115 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 10.488 ; 10.369 ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                             ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; Data Port                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 10.054    ; 10.173    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 10.054    ; 10.173    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 10.800    ; 10.919    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 10.243    ; 10.362    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 10.243    ; 10.362    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 10.348    ; 10.479    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 11.886    ; 11.906    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 10.348    ; 10.479    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 10.600    ; 10.719    ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                     ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; Data Port                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 9.659     ; 9.778     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 9.659     ; 9.778     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 10.376    ; 10.495    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 9.840     ; 9.959     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 9.840     ; 9.959     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 9.981     ; 10.112    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 11.469    ; 11.489    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 9.981     ; 10.112    ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 10.183    ; 10.302    ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.985 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                 ; Synchronization Node                                                                                                                                                                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; uart_0_external_connection_rxd                                                                                                                                              ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_external_connection_rxd                                                                                           ;
; Synchronization Node    ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 36.985                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  uart_0_external_connection_rxd                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.242       ;
;  lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 17.743       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                          ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 38.460                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.239       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.221       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                            ; 38.477                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.243       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.234       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                            ; 38.479                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.245       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.234       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                      ; 197.394                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.244       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.150       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                      ; 197.702                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.243       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.459       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK_50MHZ           ; 14.164 ; 0.000         ;
; altera_reserved_tck ; 48.482 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLK_50MHZ           ; 0.148 ; 0.000         ;
; altera_reserved_tck ; 0.184 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLK_50MHZ           ; 17.933 ; 0.000         ;
; altera_reserved_tck ; 48.925 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLK_50MHZ           ; 0.487 ; 0.000         ;
; altera_reserved_tck ; 0.587 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLK_50MHZ           ; 9.380  ; 0.000             ;
; altera_reserved_tck ; 49.480 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.164 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.811      ;
; 14.192 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.783      ;
; 14.196 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.779      ;
; 14.325 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.650      ;
; 14.496 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.479      ;
; 14.507 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.468      ;
; 14.524 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.451      ;
; 14.528 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.447      ;
; 14.535 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.440      ;
; 14.539 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.436      ;
; 14.578 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.397      ;
; 14.606 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.369      ;
; 14.610 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.365      ;
; 14.635 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 5.345      ;
; 14.657 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.318      ;
; 14.663 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 5.317      ;
; 14.667 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 5.313      ;
; 14.668 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.307      ;
; 14.739 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.236      ;
; 14.796 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 5.184      ;
; 14.806 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.169      ;
; 14.807 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 5.168      ;
; 14.842 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.142      ; 5.329      ;
; 14.846 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.144      ; 5.327      ;
; 14.846 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 5.134      ;
; 14.865 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 5.115      ;
; 14.874 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 5.106      ;
; 14.878 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 5.102      ;
; 14.893 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 5.087      ;
; 14.897 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 5.083      ;
; 15.007 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 4.973      ;
; 15.026 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 4.954      ;
; 15.028 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.947      ;
; 15.056 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.919      ;
; 15.060 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.915      ;
; 15.138 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.837      ;
; 15.139 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.836      ;
; 15.149 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.826      ;
; 15.150 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.825      ;
; 15.157 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.818      ;
; 15.185 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.790      ;
; 15.189 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.786      ;
; 15.189 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.786      ;
; 15.192 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.138      ; 4.975      ;
; 15.215 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_overrun                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.030     ; 4.762      ;
; 15.220 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.755      ;
; 15.221 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.754      ;
; 15.223 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.142      ; 4.948      ;
; 15.227 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.144      ; 4.946      ;
; 15.277 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 4.703      ;
; 15.278 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 4.702      ;
; 15.288 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.142      ; 4.883      ;
; 15.292 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                     ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.144      ; 4.881      ;
; 15.296 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.679      ;
; 15.296 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.679      ;
; 15.296 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.679      ;
; 15.296 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.679      ;
; 15.296 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.679      ;
; 15.296 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.679      ;
; 15.307 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.051     ; 4.649      ;
; 15.307 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.051     ; 4.649      ;
; 15.307 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.051     ; 4.649      ;
; 15.307 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.051     ; 4.649      ;
; 15.307 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.051     ; 4.649      ;
; 15.307 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.051     ; 4.649      ;
; 15.318 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.657      ;
; 15.353 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.038     ; 4.616      ;
; 15.361 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.142      ; 4.810      ;
; 15.362 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.111      ; 4.778      ;
; 15.363 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.144      ; 4.810      ;
; 15.373 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.602      ;
; 15.381 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.038     ; 4.588      ;
; 15.385 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.038     ; 4.584      ;
; 15.385 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.038     ; 4.584      ;
; 15.401 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.574      ;
; 15.405 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.570      ;
; 15.413 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.038     ; 4.556      ;
; 15.417 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.038     ; 4.552      ;
; 15.420 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[1]                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_wr_dst_reg                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.038     ; 4.549      ;
; 15.435 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[1]                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.042     ; 4.530      ;
; 15.435 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[4]                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.042     ; 4.530      ;
; 15.435 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[0]                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.042     ; 4.530      ;
; 15.445 ; altera_merlin_slave_translator:button_enter_s1_translator|read_latency_shift_reg[0]               ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.040     ; 4.522      ;
; 15.446 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|R_wr_dst_reg                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.038     ; 4.523      ;
; 15.449 ; altera_merlin_slave_translator:button_enter_s1_translator|read_latency_shift_reg[0]               ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.040     ; 4.518      ;
; 15.449 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.023     ; 4.535      ;
; 15.477 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.023     ; 4.507      ;
; 15.478 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.125      ; 4.676      ;
; 15.480 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.127      ; 4.676      ;
; 15.481 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                     ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.023     ; 4.503      ;
; 15.488 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 4.492      ;
; 15.489 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 4.491      ;
; 15.507 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 4.473      ;
; 15.508 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.027     ; 4.472      ;
; 15.511 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                    ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[6]                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.031     ; 4.465      ;
; 15.514 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.038     ; 4.455      ;
; 15.530 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.125      ; 4.624      ;
; 15.534 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.032     ; 4.441      ;
; 15.534 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.127      ; 4.622      ;
; 15.535 ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                    ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.125      ; 4.619      ;
+--------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.796      ;
; 48.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                          ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.648      ;
; 48.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.607      ;
; 48.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 1.574      ;
; 48.720 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.542      ;
; 48.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.396      ;
; 48.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.392      ;
; 48.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.389      ;
; 48.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.367      ;
; 48.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.355      ;
; 48.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.325      ;
; 48.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.288      ;
; 49.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.242      ;
; 49.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.208      ;
; 49.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.139      ;
; 49.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.133      ;
; 49.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.056      ;
; 49.805 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                               ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.472      ;
; 96.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.266      ;
; 96.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.266      ;
; 96.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.266      ;
; 96.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.266      ;
; 96.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.266      ;
; 96.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.266      ;
; 96.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.266      ;
; 96.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.266      ;
; 96.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.266      ;
; 96.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.266      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.140      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.140      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.140      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.140      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.140      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.140      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.140      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.140      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.896      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.896      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.896      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.896      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.896      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.896      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.896      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.896      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.896      ;
; 97.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.896      ;
; 97.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.886      ;
; 97.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.886      ;
; 97.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.848      ;
; 97.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.758      ;
; 97.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.758      ;
; 97.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.758      ;
; 97.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.758      ;
; 97.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.758      ;
; 97.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.758      ;
; 97.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.758      ;
; 97.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.758      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.722      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.722      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.722      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.722      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.722      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.722      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.722      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.722      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.722      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.722      ;
; 97.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.696      ;
; 97.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.696      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.620      ;
; 97.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.618      ;
; 97.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.616      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.613      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.613      ;
; 97.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.613      ;
; 97.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.612      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.589      ;
; 97.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.589      ;
; 97.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.588      ;
; 97.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.587      ;
; 97.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.587      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.584      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.584      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.584      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.584      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.584      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.584      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.584      ;
; 97.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.584      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.560      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.560      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.560      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.560      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.560      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.560      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.560      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.560      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.560      ;
; 97.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.560      ;
; 97.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.546      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.148 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[1]                                                                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.219      ; 0.471      ;
; 0.149 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[25]                                                                                                                                                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.220      ; 0.473      ;
; 0.151 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[3]                                                                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.219      ; 0.474      ;
; 0.152 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|writedata[21]                                                                                   ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_datain_reg0 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.222      ; 0.478      ;
; 0.154 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.220      ; 0.478      ;
; 0.155 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[4]                                                                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[31]                                                                                                                                                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.225      ; 0.485      ;
; 0.158 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.183      ; 0.445      ;
; 0.159 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.183      ; 0.446      ;
; 0.159 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.220      ; 0.483      ;
; 0.161 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|writedata[16]                                                                                   ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_datain_reg0 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.220      ; 0.485      ;
; 0.162 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[30]                                                                                                                                                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.225      ; 0.491      ;
; 0.164 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[28]                                                                                                                                                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.229      ; 0.497      ;
; 0.165 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.183      ; 0.453      ;
; 0.168 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[23]                                                                                                                                                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.224      ; 0.496      ;
; 0.169 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.183      ; 0.456      ;
; 0.171 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[2]                                                                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.219      ; 0.494      ;
; 0.172 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.220      ; 0.496      ;
; 0.174 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.183      ; 0.461      ;
; 0.174 ; lcd_nios2_qsys_0:nios2_qsys_0|D_iw[24]                                                                                                                                                  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.224      ; 0.502      ;
; 0.178 ; lcd_nios2_qsys_0:nios2_qsys_0|R_dst_regnum[0]                                                                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.219      ; 0.501      ;
; 0.180 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.220      ; 0.504      ;
; 0.185 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                       ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; lcd_cmd_xbar_mux:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                      ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|resetlatch                ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                        ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                    ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                     ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                     ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                       ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                   ; altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_test_bench:the_lcd_nios2_qsys_0_test_bench|d_write                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                       ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                ; altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; lcd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|break_on_reset            ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|jtag_break                ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                               ; lcd_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                            ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                    ; lcd_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                        ; altera_avalon_sc_fifo:uart_main_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                                                                                          ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                            ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                            ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_merlin_slave_translator:uart_main_s1_translator|end_begintransfer                                                                                                                ; altera_merlin_slave_translator:uart_main_s1_translator|end_begintransfer                                                                                                                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_ready                                                                                                                  ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_ready                                                                                                                                                                                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_overrun                                                                                                                ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_overrun                                                                                                                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|framing_error                                                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|framing_error                                                                                                                                                                                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|break_detect                                                                                                              ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|break_detect                                                                                                                                                                                                                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                      ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                       ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                   ; lcd_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_rd                         ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|MonDReg[13]                     ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|MonDReg[13]                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                 ; altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                            ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                            ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                       ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                        ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                        ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                     ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                      ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                      ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                     ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                      ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                      ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                            ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                            ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                            ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                            ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                            ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                            ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                   ; lcd_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                      ; lcd_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_avalon_reg:the_lcd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_avalon_reg:the_lcd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_led_r:led_r|data_out                                                                                                                                                                ; lcd_led_r:led_r|data_out                                                                                                                                                                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_led_r:led_b|data_out                                                                                                                                                                ; lcd_led_r:led_b|data_out                                                                                                                                                                                                                                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.184 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.345      ;
; 0.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.345      ;
; 0.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.348      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.378      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.381      ;
; 0.263 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.391      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_50MHZ'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.933 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.105      ; 2.147      ;
; 17.933 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.105      ; 2.147      ;
; 17.933 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.105      ; 2.147      ;
; 17.933 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.105      ; 2.147      ;
; 17.933 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.105      ; 2.147      ;
; 17.933 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.105      ; 2.147      ;
; 17.933 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.105      ; 2.147      ;
; 17.933 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; 0.105      ; 2.147      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.067     ; 1.963      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.067     ; 1.963      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|delayed_unxsync_rxdxx1                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[3]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[2]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[4]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[1]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[5]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[6]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[7]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[8]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[0]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_clk_en                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|do_start_rx                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.057     ; 1.973      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|delayed_unxrx_in_processxx3                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_data[6]                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[0]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[7]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[6]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[5]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[3]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[2]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|do_load_shifter                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; altera_merlin_slave_translator:uart_main_s1_translator|end_begintransfer                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_ready                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[6]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|readdata[6]                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[9]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.067     ; 1.963      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.067     ; 1.963      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9]                                                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.067     ; 1.963      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_logic_op[0]                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_logic_op[1]                                                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_logic                                                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.067     ; 1.963      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.067     ; 1.963      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.067     ; 1.963      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[2]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_rot_right                                                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_shift_logical                                                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_char_ready                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_overrun                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_overrun                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|framing_error                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|break_detect                                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[8]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|readdata[8]                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.067     ; 1.963      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[4]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                                ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.067     ; 1.963      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_wrctl_inst                                                                              ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|R_ctrl_crst                                                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[3]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[2]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[4]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[5]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|tx_shift_empty                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|control_reg[7]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.060     ; 1.970      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|irq                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.061     ; 1.969      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[11]                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                       ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
; 17.977 ; altera_reset_controller:rst_controller|r_sync_rst ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 20.000       ; -0.063     ; 1.967      ;
+--------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.345      ;
; 48.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.345      ;
; 49.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 0.899      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.630      ;
; 98.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.615      ;
; 98.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.615      ;
; 98.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.615      ;
; 98.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.615      ;
; 98.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.615      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.346      ;
; 98.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.345      ;
; 98.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.345      ;
; 98.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.345      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.091      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.091      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.091      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.091      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.091      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.091      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.091      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.091      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.091      ;
; 98.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.091      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.089      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.089      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.089      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.089      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.089      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.089      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.089      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.089      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.089      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.089      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 98.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.077      ;
; 99.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.922      ;
; 99.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.890      ;
; 99.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.890      ;
; 99.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.890      ;
; 99.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.890      ;
; 99.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.890      ;
; 99.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.890      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.827      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.487 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|wait_latency_counter[0]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.609      ;
; 0.487 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|wait_latency_counter[1]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.609      ;
; 0.487 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[4]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.609      ;
; 0.487 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[2]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.609      ;
; 0.487 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_button_down:button_exit|readdata[0]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.609      ;
; 0.487 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|av_readdata_pre[0]                                                  ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.609      ;
; 0.487 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_button_down:button_up|readdata[0]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.609      ;
; 0.487 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|av_readdata_pre[0]                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.038      ; 0.609      ;
; 0.716 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[0]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[1]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[2]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[3]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[4]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|wait_latency_counter[5]                                   ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.035      ; 0.835      ;
; 0.732 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.852      ;
; 0.732 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.852      ;
; 0.732 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|wait_latency_counter[0]                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.852      ;
; 0.732 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|wait_latency_counter[1]                                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.852      ;
; 0.732 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|read_latency_shift_reg[0]                                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.852      ;
; 0.732 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.852      ;
; 0.732 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_enter_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.852      ;
; 0.732 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|wait_latency_counter[0]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.852      ;
; 0.732 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|wait_latency_counter[1]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.852      ;
; 0.754 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_button_down:button_enter|readdata[0]                                                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.030      ; 0.868      ;
; 0.754 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|av_readdata_pre[0]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.030      ; 0.868      ;
; 0.754 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[0]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.030      ; 0.868      ;
; 0.833 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_up_s1_translator|read_latency_shift_reg[0]                                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                             ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_exit_s1_translator|read_latency_shift_reg[0]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.953      ;
; 0.833 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                            ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 0.953      ;
; 0.888 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:button_enter_s1_translator|waitrequest_reset_override                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.033      ; 1.005      ;
; 0.888 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.033      ; 1.005      ;
; 0.888 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|read_latency_shift_reg[0]                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.033      ; 1.005      ;
; 0.888 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.033      ; 1.005      ;
; 0.888 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.033      ; 1.005      ;
; 0.888 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.033      ; 1.005      ;
; 0.923 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[7]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.023      ; 1.030      ;
; 0.923 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[6]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.023      ; 1.030      ;
; 0.923 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[5]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.023      ; 1.030      ;
; 0.923 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[3]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.023      ; 1.030      ;
; 1.040 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_slave_translator:lcd_output_control_slave_translator|av_readdata_pre[1]                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.024      ; 1.148      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.030      ; 1.782      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                      ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.034      ; 1.786      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                        ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.030      ; 1.782      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|delayed_unxsync_rxdxx1                                         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[3]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[2]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[4]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[1]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[5]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[6]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[7]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[8]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_rate_counter[0]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|baud_clk_en                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|do_start_rx                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.040      ; 1.792      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|delayed_unxrx_in_processxx3                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|rx_data[6]                                                     ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[0]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[1]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[2]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[3]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[4]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[5]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[7]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[8]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_rate_counter[6]                                           ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|baud_clk_en                                                    ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[0]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; altera_merlin_slave_translator:uart_main_s1_translator|wait_latency_counter[1]                                               ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[7]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[6]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[5]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_tx:the_lcd_uart_main_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.036      ; 1.788      ;
; 1.668 ; altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lcd_uart_main:uart_main|lcd_uart_main_regs:the_lcd_uart_main_regs|tx_data[3]                                                 ; CLK_50MHZ    ; CLK_50MHZ   ; 0.000        ; 0.037      ; 1.789      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.707      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.785      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.785      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.785      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.785      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.785      ;
; 0.665  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.785      ;
; 0.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.795      ;
; 0.816  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.940      ;
; 0.816  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.940      ;
; 0.816  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.940      ;
; 0.816  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.940      ;
; 0.816  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.940      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.947      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.947      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.947      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.947      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.947      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.947      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.947      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.947      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.947      ;
; 0.820  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.947      ;
; 0.825  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.953      ;
; 0.825  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.953      ;
; 0.825  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.953      ;
; 0.825  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.953      ;
; 0.825  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.953      ;
; 0.825  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.953      ;
; 0.825  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.953      ;
; 0.825  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.953      ;
; 0.825  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.953      ;
; 0.825  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.953      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.188      ;
; 1.052  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.190      ;
; 1.052  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.190      ;
; 1.052  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.190      ;
; 1.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.426      ;
; 1.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.426      ;
; 1.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.426      ;
; 1.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.426      ;
; 1.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.426      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 1.300  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.433      ;
; 50.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.349      ; 0.801      ;
; 50.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.366      ; 1.190      ;
; 50.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.366      ; 1.190      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_50MHZ'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                        ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                              ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                        ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                              ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                        ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                              ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                        ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                        ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                              ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                        ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                              ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                        ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                              ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                               ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_a_module:lcd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_lig1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_register_bank_b_module:lcd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_mig1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                               ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                           ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                           ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|lcd_nios2_qsys_0_ociram_sp_ram_module:lcd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pv71:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                          ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                          ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                         ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                         ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_bytena_reg0                                                                                                                                                                                         ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                                                                                         ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                          ;
; 9.383 ; 9.613        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                          ;
; 9.384 ; 9.614        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_r:the_lcd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                          ;
; 9.384 ; 9.614        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|lcd_jtag_uart_0_scfifo_w:the_lcd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                          ;
; 9.384 ; 9.614        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                                                                                          ;
; 9.384 ; 9.614        ; 0.230          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2lc1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                          ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                           ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                           ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_b_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_merlin_slave_translator:led_b_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                           ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_merlin_slave_translator:led_b_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                             ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_merlin_slave_translator:led_b_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                             ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|byteenable[2]                                                                                                                                                                                                                  ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|debugaccess                                                                                                                                                                                                                    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_ram_access                                                                                                                                                ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_ocimem:the_lcd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                                                                                    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|readdata[1]                                                                                                                                                                                                                    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|readdata[3]                                                                                                                                                                                                                    ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|writedata[17]                                                                                                                                                                                                                  ;
; 9.444 ; 9.628        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|writedata[22]                                                                                                                                                                                                                  ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                     ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                     ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_down_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                     ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                     ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_exit_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                       ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                       ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                      ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:button_up_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                      ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:lcd_output_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                           ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_g_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ;
; 9.445 ; 9.629        ; 0.184          ; Low Pulse Width ; CLK_50MHZ ; Rise       ; altera_avalon_sc_fifo:led_r_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.480 ; 49.696       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                ;
; 49.481 ; 49.697       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ;
; 49.481 ; 49.697       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                         ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[36]                                                       ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lcd_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                            ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                    ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                    ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                    ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+
; Data Port                               ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+
; button_down_external_connection_export  ; CLK_50MHZ           ; 1.489 ; 2.208 ; Rise       ; CLK_50MHZ           ;
; button_enter_external_connection_export ; CLK_50MHZ           ; 1.254 ; 1.928 ; Rise       ; CLK_50MHZ           ;
; button_exit_external_connection_export  ; CLK_50MHZ           ; 1.200 ; 1.863 ; Rise       ; CLK_50MHZ           ;
; button_up_external_connection_export    ; CLK_50MHZ           ; 1.213 ; 1.904 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]             ; CLK_50MHZ           ; 1.640 ; 2.379 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]            ; CLK_50MHZ           ; 1.304 ; 1.993 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]            ; CLK_50MHZ           ; 1.513 ; 2.232 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]            ; CLK_50MHZ           ; 1.493 ; 2.225 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]            ; CLK_50MHZ           ; 1.512 ; 2.234 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]            ; CLK_50MHZ           ; 1.507 ; 2.216 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]            ; CLK_50MHZ           ; 1.640 ; 2.379 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]            ; CLK_50MHZ           ; 1.575 ; 2.299 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]            ; CLK_50MHZ           ; 1.597 ; 2.334 ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdi                     ; altera_reserved_tck ; 1.282 ; 1.481 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms                     ; altera_reserved_tck ; 3.589 ; 3.924 ; Rise       ; altera_reserved_tck ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                               ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+
; button_down_external_connection_export  ; CLK_50MHZ           ; -1.247 ; -1.948 ; Rise       ; CLK_50MHZ           ;
; button_enter_external_connection_export ; CLK_50MHZ           ; -1.023 ; -1.679 ; Rise       ; CLK_50MHZ           ;
; button_exit_external_connection_export  ; CLK_50MHZ           ; -0.969 ; -1.615 ; Rise       ; CLK_50MHZ           ;
; button_up_external_connection_export    ; CLK_50MHZ           ; -0.982 ; -1.653 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]             ; CLK_50MHZ           ; -1.075 ; -1.751 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]            ; CLK_50MHZ           ; -1.075 ; -1.751 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]            ; CLK_50MHZ           ; -1.276 ; -1.981 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]            ; CLK_50MHZ           ; -1.255 ; -1.973 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]            ; CLK_50MHZ           ; -1.275 ; -1.983 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]            ; CLK_50MHZ           ; -1.267 ; -1.964 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]            ; CLK_50MHZ           ; -1.399 ; -2.123 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]            ; CLK_50MHZ           ; -1.335 ; -2.046 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]            ; CLK_50MHZ           ; -1.358 ; -2.081 ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdi                     ; altera_reserved_tck ; 0.040  ; -0.141 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms                     ; altera_reserved_tck ; -0.843 ; -1.061 ; Rise       ; altera_reserved_tck ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+----------------------------------+---------------------+-------+-------+------------+---------------------+
; Data Port                        ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------------------+---------------------+-------+-------+------------+---------------------+
; lcd_output_external_E            ; CLK_50MHZ           ; 9.049 ; 9.547 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RS           ; CLK_50MHZ           ; 5.327 ; 5.609 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RW           ; CLK_50MHZ           ; 6.101 ; 6.494 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]      ; CLK_50MHZ           ; 5.926 ; 6.329 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]     ; CLK_50MHZ           ; 5.531 ; 5.831 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]     ; CLK_50MHZ           ; 5.894 ; 6.225 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]     ; CLK_50MHZ           ; 5.926 ; 6.329 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]     ; CLK_50MHZ           ; 5.467 ; 5.738 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]     ; CLK_50MHZ           ; 5.777 ; 6.120 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]     ; CLK_50MHZ           ; 5.112 ; 5.365 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]     ; CLK_50MHZ           ; 5.542 ; 5.855 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]     ; CLK_50MHZ           ; 4.503 ; 4.690 ; Rise       ; CLK_50MHZ           ;
; led_b_external_connection_export ; CLK_50MHZ           ; 4.200 ; 4.340 ; Rise       ; CLK_50MHZ           ;
; led_g_external_connection_export ; CLK_50MHZ           ; 4.658 ; 4.852 ; Rise       ; CLK_50MHZ           ;
; led_r_external_connection_export ; CLK_50MHZ           ; 5.273 ; 5.524 ; Rise       ; CLK_50MHZ           ;
; uart_0_external_connection_txd   ; CLK_50MHZ           ; 4.963 ; 4.784 ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdo              ; altera_reserved_tck ; 6.968 ; 7.932 ; Fall       ; altera_reserved_tck ;
+----------------------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------------------------+---------------------+-------+-------+------------+---------------------+
; Data Port                        ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------------------+---------------------+-------+-------+------------+---------------------+
; lcd_output_external_E            ; CLK_50MHZ           ; 6.342 ; 6.715 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RS           ; CLK_50MHZ           ; 5.142 ; 5.412 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RW           ; CLK_50MHZ           ; 5.885 ; 6.261 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]      ; CLK_50MHZ           ; 4.352 ; 4.531 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]     ; CLK_50MHZ           ; 5.337 ; 5.625 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]     ; CLK_50MHZ           ; 5.686 ; 6.002 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]     ; CLK_50MHZ           ; 5.716 ; 6.102 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]     ; CLK_50MHZ           ; 5.276 ; 5.536 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]     ; CLK_50MHZ           ; 5.578 ; 5.907 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]     ; CLK_50MHZ           ; 4.973 ; 5.220 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]     ; CLK_50MHZ           ; 5.353 ; 5.653 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]     ; CLK_50MHZ           ; 4.352 ; 4.531 ; Rise       ; CLK_50MHZ           ;
; led_b_external_connection_export ; CLK_50MHZ           ; 4.060 ; 4.194 ; Rise       ; CLK_50MHZ           ;
; led_g_external_connection_export ; CLK_50MHZ           ; 4.501 ; 4.685 ; Rise       ; CLK_50MHZ           ;
; led_r_external_connection_export ; CLK_50MHZ           ; 5.128 ; 5.373 ; Rise       ; CLK_50MHZ           ;
; uart_0_external_connection_txd   ; CLK_50MHZ           ; 4.793 ; 4.622 ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdo              ; altera_reserved_tck ; 5.774 ; 6.735 ; Fall       ; altera_reserved_tck ;
+----------------------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------------+------------+-------+-------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 5.855 ; 5.813 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 5.855 ; 5.813 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 6.273 ; 6.231 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 5.958 ; 5.916 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 5.958 ; 5.916 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 6.044 ; 6.018 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 7.095 ; 7.153 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 6.044 ; 6.018 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 6.160 ; 6.118 ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+------------------------------+------------+-------+-------+------------+-----------------+
; Data Port                    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------------+------------+-------+-------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 5.649 ; 5.607 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 5.649 ; 5.607 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 6.050 ; 6.008 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 5.748 ; 5.706 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 5.748 ; 5.706 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 5.840 ; 5.814 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 6.877 ; 6.935 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 5.840 ; 5.814 ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 5.942 ; 5.900 ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                             ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; Data Port                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 6.181     ; 6.223     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 6.181     ; 6.223     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 6.655     ; 6.697     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 6.313     ; 6.355     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 6.313     ; 6.355     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 6.417     ; 6.443     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 7.566     ; 7.508     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 6.417     ; 6.443     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 6.531     ; 6.573     ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                     ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; Data Port                    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------------------------+------------+-----------+-----------+------------+-----------------+
; lcd_output_external_data[*]  ; CLK_50MHZ  ; 5.960     ; 6.002     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[0] ; CLK_50MHZ  ; 5.960     ; 6.002     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[1] ; CLK_50MHZ  ; 6.416     ; 6.458     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[2] ; CLK_50MHZ  ; 6.087     ; 6.129     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[3] ; CLK_50MHZ  ; 6.087     ; 6.129     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[4] ; CLK_50MHZ  ; 6.198     ; 6.224     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[5] ; CLK_50MHZ  ; 7.331     ; 7.273     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[6] ; CLK_50MHZ  ; 6.198     ; 6.224     ; Rise       ; CLK_50MHZ       ;
;  lcd_output_external_data[7] ; CLK_50MHZ  ; 6.296     ; 6.338     ; Rise       ; CLK_50MHZ       ;
+------------------------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.373 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                 ; Synchronization Node                                                                                                                                                                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; uart_0_external_connection_rxd                                                                                                                                              ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                             ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_external_connection_rxd                                                                                           ;
; Synchronization Node    ; lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; 38.373                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                        ;                        ;              ;                  ;              ;
;  uart_0_external_connection_rxd                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                        ;              ;                  ;              ;
;  lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.595       ;
;  lcd_uart_main:uart_main|lcd_uart_main_rx:the_lcd_uart_main_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.778       ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                          ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 39.181                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.593       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.588       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                            ; 39.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.595       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.592       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                   ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                            ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                            ; 39.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                               ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                    ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.598       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_sysclk:the_lcd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.589       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                      ; 198.630                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.598       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.032       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                     ;
; Synchronization Node    ; lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                      ; 198.789                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_50MHZ                                                                                                                                                                                                                                                                                                                        ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                              ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_nios2_oci_debug:the_lcd_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.595       ;
;  lcd_nios2_qsys_0:nios2_qsys_0|lcd_nios2_qsys_0_nios2_oci:the_lcd_nios2_qsys_0_nios2_oci|lcd_nios2_qsys_0_jtag_debug_module_wrapper:the_lcd_nios2_qsys_0_jtag_debug_module_wrapper|lcd_nios2_qsys_0_jtag_debug_module_tck:the_lcd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.194       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 8.258  ; 0.148 ; 15.986   ; 0.487   ; 9.380               ;
;  CLK_50MHZ           ; 8.258  ; 0.148 ; 15.986   ; 0.487   ; 9.380               ;
;  altera_reserved_tck ; 46.498 ; 0.184 ; 47.511   ; 0.587   ; 49.480              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_50MHZ           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+
; Data Port                               ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+
; button_down_external_connection_export  ; CLK_50MHZ           ; 2.943 ; 3.410 ; Rise       ; CLK_50MHZ           ;
; button_enter_external_connection_export ; CLK_50MHZ           ; 2.499 ; 2.910 ; Rise       ; CLK_50MHZ           ;
; button_exit_external_connection_export  ; CLK_50MHZ           ; 2.433 ; 2.808 ; Rise       ; CLK_50MHZ           ;
; button_up_external_connection_export    ; CLK_50MHZ           ; 2.408 ; 2.862 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]             ; CLK_50MHZ           ; 3.263 ; 3.767 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]            ; CLK_50MHZ           ; 2.599 ; 3.080 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]            ; CLK_50MHZ           ; 3.000 ; 3.506 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]            ; CLK_50MHZ           ; 2.985 ; 3.511 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]            ; CLK_50MHZ           ; 2.990 ; 3.507 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]            ; CLK_50MHZ           ; 3.024 ; 3.504 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]            ; CLK_50MHZ           ; 3.263 ; 3.767 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]            ; CLK_50MHZ           ; 3.143 ; 3.629 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]            ; CLK_50MHZ           ; 3.119 ; 3.650 ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdi                     ; altera_reserved_tck ; 3.125 ; 3.225 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms                     ; altera_reserved_tck ; 8.561 ; 8.744 ; Rise       ; altera_reserved_tck ;
+-----------------------------------------+---------------------+-------+-------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                               ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+
; button_down_external_connection_export  ; CLK_50MHZ           ; -1.247 ; -1.948 ; Rise       ; CLK_50MHZ           ;
; button_enter_external_connection_export ; CLK_50MHZ           ; -1.023 ; -1.679 ; Rise       ; CLK_50MHZ           ;
; button_exit_external_connection_export  ; CLK_50MHZ           ; -0.969 ; -1.615 ; Rise       ; CLK_50MHZ           ;
; button_up_external_connection_export    ; CLK_50MHZ           ; -0.982 ; -1.653 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]             ; CLK_50MHZ           ; -1.075 ; -1.751 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]            ; CLK_50MHZ           ; -1.075 ; -1.751 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]            ; CLK_50MHZ           ; -1.276 ; -1.981 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]            ; CLK_50MHZ           ; -1.255 ; -1.973 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]            ; CLK_50MHZ           ; -1.275 ; -1.983 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]            ; CLK_50MHZ           ; -1.267 ; -1.964 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]            ; CLK_50MHZ           ; -1.399 ; -2.123 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]            ; CLK_50MHZ           ; -1.335 ; -2.046 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]            ; CLK_50MHZ           ; -1.358 ; -2.081 ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdi                     ; altera_reserved_tck ; 0.040  ; -0.141 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms                     ; altera_reserved_tck ; -0.843 ; -1.061 ; Rise       ; altera_reserved_tck ;
+-----------------------------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+
; Data Port                        ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+
; lcd_output_external_E            ; CLK_50MHZ           ; 17.399 ; 17.540 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RS           ; CLK_50MHZ           ; 10.314 ; 10.228 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RW           ; CLK_50MHZ           ; 11.833 ; 11.783 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]      ; CLK_50MHZ           ; 11.527 ; 11.466 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]     ; CLK_50MHZ           ; 10.788 ; 10.669 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]     ; CLK_50MHZ           ; 11.527 ; 11.339 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]     ; CLK_50MHZ           ; 11.399 ; 11.466 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]     ; CLK_50MHZ           ; 10.647 ; 10.492 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]     ; CLK_50MHZ           ; 11.283 ; 11.123 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]     ; CLK_50MHZ           ; 9.340  ; 9.509  ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]     ; CLK_50MHZ           ; 10.818 ; 10.645 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]     ; CLK_50MHZ           ; 8.626  ; 8.630  ; Rise       ; CLK_50MHZ           ;
; led_b_external_connection_export ; CLK_50MHZ           ; 8.096  ; 8.045  ; Rise       ; CLK_50MHZ           ;
; led_g_external_connection_export ; CLK_50MHZ           ; 9.020  ; 8.949  ; Rise       ; CLK_50MHZ           ;
; led_r_external_connection_export ; CLK_50MHZ           ; 9.712  ; 9.809  ; Rise       ; CLK_50MHZ           ;
; uart_0_external_connection_txd   ; CLK_50MHZ           ; 9.091  ; 9.232  ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdo              ; altera_reserved_tck ; 13.244 ; 14.526 ; Fall       ; altera_reserved_tck ;
+----------------------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------------------------+---------------------+-------+-------+------------+---------------------+
; Data Port                        ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+----------------------------------+---------------------+-------+-------+------------+---------------------+
; lcd_output_external_E            ; CLK_50MHZ           ; 6.342 ; 6.715 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RS           ; CLK_50MHZ           ; 5.142 ; 5.412 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_RW           ; CLK_50MHZ           ; 5.885 ; 6.261 ; Rise       ; CLK_50MHZ           ;
; lcd_output_external_data[*]      ; CLK_50MHZ           ; 4.352 ; 4.531 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[0]     ; CLK_50MHZ           ; 5.337 ; 5.625 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[1]     ; CLK_50MHZ           ; 5.686 ; 6.002 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[2]     ; CLK_50MHZ           ; 5.716 ; 6.102 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[3]     ; CLK_50MHZ           ; 5.276 ; 5.536 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[4]     ; CLK_50MHZ           ; 5.578 ; 5.907 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[5]     ; CLK_50MHZ           ; 4.973 ; 5.220 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[6]     ; CLK_50MHZ           ; 5.353 ; 5.653 ; Rise       ; CLK_50MHZ           ;
;  lcd_output_external_data[7]     ; CLK_50MHZ           ; 4.352 ; 4.531 ; Rise       ; CLK_50MHZ           ;
; led_b_external_connection_export ; CLK_50MHZ           ; 4.060 ; 4.194 ; Rise       ; CLK_50MHZ           ;
; led_g_external_connection_export ; CLK_50MHZ           ; 4.501 ; 4.685 ; Rise       ; CLK_50MHZ           ;
; led_r_external_connection_export ; CLK_50MHZ           ; 5.128 ; 5.373 ; Rise       ; CLK_50MHZ           ;
; uart_0_external_connection_txd   ; CLK_50MHZ           ; 4.793 ; 4.622 ; Rise       ; CLK_50MHZ           ;
; altera_reserved_tdo              ; altera_reserved_tck ; 5.774 ; 6.735 ; Fall       ; altera_reserved_tck ;
+----------------------------------+---------------------+-------+-------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_b_external_connection_export ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_g_external_connection_export ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_output_external_RS           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_output_external_RW           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_output_external_E            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_r_external_connection_export ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_0_external_connection_txd   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_output_external_data[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_output_external_data[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_output_external_data[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_output_external_data[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_output_external_data[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_output_external_data[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_output_external_data[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_output_external_data[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------------------------+
; Input Transition Times                                                                     ;
+-----------------------------------------+--------------+-----------------+-----------------+
; Pin                                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------------+--------------+-----------------+-----------------+
; lcd_output_external_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_output_external_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_output_external_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_output_external_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_output_external_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_output_external_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_output_external_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_output_external_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_clk                                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_down_external_connection_export  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_exit_external_connection_export  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_up_external_connection_export    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_enter_external_connection_export ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_0_external_connection_rxd          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~                          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_b_external_connection_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; led_g_external_connection_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; lcd_output_external_RS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; lcd_output_external_RW           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; lcd_output_external_E            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.33 V              ; -0.00502 V          ; 0.178 V                              ; 0.07 V                               ; 2.92e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.33 V             ; -0.00502 V         ; 0.178 V                             ; 0.07 V                              ; 2.92e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; led_r_external_connection_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.33 V              ; -0.00502 V          ; 0.178 V                              ; 0.07 V                               ; 2.92e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.33 V             ; -0.00502 V         ; 0.178 V                             ; 0.07 V                              ; 2.92e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; uart_0_external_connection_txd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; lcd_output_external_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; lcd_output_external_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; lcd_output_external_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; lcd_output_external_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; lcd_output_external_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.16e-09 V                   ; 2.37 V              ; -0.0165 V           ; 0.189 V                              ; 0.04 V                               ; 5e-10 s                     ; 5.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.16e-09 V                  ; 2.37 V             ; -0.0165 V          ; 0.189 V                             ; 0.04 V                              ; 5e-10 s                    ; 5.07e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.33 V              ; -0.00502 V          ; 0.178 V                              ; 0.07 V                               ; 2.92e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.33 V             ; -0.00502 V         ; 0.178 V                             ; 0.07 V                              ; 2.92e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.16e-09 V                   ; 2.37 V              ; -0.0165 V           ; 0.189 V                              ; 0.04 V                               ; 5e-10 s                     ; 5.07e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.16e-09 V                  ; 2.37 V             ; -0.0165 V          ; 0.189 V                             ; 0.04 V                              ; 5e-10 s                    ; 5.07e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-09 V                   ; 2.38 V              ; -0.0235 V           ; 0.106 V                              ; 0.042 V                              ; 4.25e-10 s                  ; 3.7e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 4.72e-09 V                  ; 2.38 V             ; -0.0235 V          ; 0.106 V                             ; 0.042 V                             ; 4.25e-10 s                 ; 3.7e-10 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.46e-08 V                   ; 2.33 V              ; 2.46e-08 V          ; 0.098 V                              ; 0.093 V                              ; 1.31e-09 s                  ; 3.32e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.46e-08 V                  ; 2.33 V             ; 2.46e-08 V         ; 0.098 V                             ; 0.093 V                             ; 1.31e-09 s                 ; 3.32e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.79e-09 V                   ; 2.37 V              ; -0.0226 V           ; 0.146 V                              ; 0.053 V                              ; 4.8e-10 s                   ; 4.31e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.79e-09 V                  ; 2.37 V             ; -0.0226 V          ; 0.146 V                             ; 0.053 V                             ; 4.8e-10 s                  ; 4.31e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.29e-09 V                   ; 2.36 V              ; -0.00431 V          ; 0.132 V                              ; 0.013 V                              ; 6.77e-10 s                  ; 8.36e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.29e-09 V                  ; 2.36 V             ; -0.00431 V         ; 0.132 V                             ; 0.013 V                             ; 6.77e-10 s                 ; 8.36e-10 s                 ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_b_external_connection_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; led_g_external_connection_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_RS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_RW           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_E            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.33 V              ; -0.00266 V          ; 0.11 V                               ; 0.064 V                              ; 3.55e-09 s                  ; 3.42e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.33 V             ; -0.00266 V         ; 0.11 V                              ; 0.064 V                             ; 3.55e-09 s                 ; 3.42e-09 s                 ; Yes                       ; Yes                       ;
; led_r_external_connection_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.33 V              ; -0.00266 V          ; 0.11 V                               ; 0.064 V                              ; 3.55e-09 s                  ; 3.42e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.33 V             ; -0.00266 V         ; 0.11 V                              ; 0.064 V                             ; 3.55e-09 s                 ; 3.42e-09 s                 ; Yes                       ; Yes                       ;
; uart_0_external_connection_txd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-07 V                   ; 2.35 V              ; -0.00786 V          ; 0.123 V                              ; 0.034 V                              ; 6.66e-10 s                  ; 6.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-07 V                  ; 2.35 V             ; -0.00786 V         ; 0.123 V                             ; 0.034 V                             ; 6.66e-10 s                 ; 6.45e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.33 V              ; -0.00266 V          ; 0.11 V                               ; 0.064 V                              ; 3.55e-09 s                  ; 3.42e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.33 V             ; -0.00266 V         ; 0.11 V                              ; 0.064 V                             ; 3.55e-09 s                 ; 3.42e-09 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.72e-07 V                   ; 2.35 V              ; -0.00786 V          ; 0.123 V                              ; 0.034 V                              ; 6.66e-10 s                  ; 6.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.72e-07 V                  ; 2.35 V             ; -0.00786 V         ; 0.123 V                             ; 0.034 V                             ; 6.66e-10 s                 ; 6.45e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.01e-07 V                   ; 2.35 V              ; -0.00481 V          ; 0.132 V                              ; 0.018 V                              ; 4.65e-10 s                  ; 4.68e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.01e-07 V                  ; 2.35 V             ; -0.00481 V         ; 0.132 V                             ; 0.018 V                             ; 4.65e-10 s                 ; 4.68e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.63e-06 V                   ; 2.33 V              ; 3.63e-06 V          ; 0.032 V                              ; 0.162 V                              ; 1.58e-09 s                  ; 4.27e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.63e-06 V                  ; 2.33 V             ; 3.63e-06 V         ; 0.032 V                             ; 0.162 V                             ; 1.58e-09 s                 ; 4.27e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.7e-07 V                    ; 2.35 V              ; -0.00826 V          ; 0.089 V                              ; 0.034 V                              ; 6.08e-10 s                  ; 5.11e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.7e-07 V                   ; 2.35 V             ; -0.00826 V         ; 0.089 V                             ; 0.034 V                             ; 6.08e-10 s                 ; 5.11e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.08e-07 V                   ; 2.34 V              ; -0.00367 V          ; 0.099 V                              ; 0.024 V                              ; 7.72e-10 s                  ; 1.04e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.08e-07 V                  ; 2.34 V             ; -0.00367 V         ; 0.099 V                             ; 0.024 V                             ; 7.72e-10 s                 ; 1.04e-09 s                 ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_b_external_connection_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_g_external_connection_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_RS           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_RW           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_E            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; led_r_external_connection_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; uart_0_external_connection_txd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; lcd_output_external_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; lcd_output_external_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; lcd_output_external_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0386 V           ; 0.161 V                              ; 0.078 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0386 V          ; 0.161 V                             ; 0.078 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; lcd_output_external_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.05e-07 V                   ; 2.65 V              ; 2.05e-07 V          ; 0.256 V                              ; 0.146 V                              ; 9.56e-10 s                  ; 2.67e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.05e-07 V                  ; 2.65 V             ; 2.05e-07 V         ; 0.256 V                             ; 0.146 V                             ; 9.56e-10 s                 ; 2.67e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+----------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1746       ; 0          ; 32       ; 2        ;
; CLK_50MHZ           ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLK_50MHZ           ; false path ; false path ; 0        ; 0        ;
; CLK_50MHZ           ; CLK_50MHZ           ; 22360      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1746       ; 0          ; 32       ; 2        ;
; CLK_50MHZ           ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLK_50MHZ           ; false path ; false path ; 0        ; 0        ;
; CLK_50MHZ           ; CLK_50MHZ           ; 22360      ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLK_50MHZ           ; CLK_50MHZ           ; 683      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 81       ; 0        ; 3        ; 0        ;
; CLK_50MHZ           ; CLK_50MHZ           ; 683      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 78    ; 78   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 45    ; 45   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 14 14:39:34 2018
Info: Command: quartus_sta LCD -c LCD
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lcd/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lcd/synthesis/submodules/lcd_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'clock.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at clock.sdc(88): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_oci_break:the_Main_nios2_processor_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at clock.sdc(88): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at clock.sdc(88): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_oci_break:the_Main_nios2_processor_cpu_nios2_oci_break|break_readreg*}] -to [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck|*sr*}]
Warning (332049): Ignored set_false_path at clock.sdc(88): Argument <to> is an empty collection
Warning (332174): Ignored filter at clock.sdc(89): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at clock.sdc(89): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at clock.sdc(89): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug|*resetlatch}] -to [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at clock.sdc(89): Argument <to> is an empty collection
Warning (332174): Ignored filter at clock.sdc(90): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at clock.sdc(90): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at clock.sdc(90): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at clock.sdc(90): Argument <to> is an empty collection
Warning (332174): Ignored filter at clock.sdc(91): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at clock.sdc(91): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at clock.sdc(91): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug|monitor_error}] -to [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at clock.sdc(91): Argument <to> is an empty collection
Warning (332174): Ignored filter at clock.sdc(92): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at clock.sdc(92): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_ocimem:the_Main_nios2_processor_cpu_nios2_ocimem|*MonDReg*}] -to [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck|*sr*}]
Warning (332049): Ignored set_false_path at clock.sdc(92): Argument <to> is an empty collection
Warning (332174): Ignored filter at clock.sdc(93): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_sysclk:the_Main_nios2_processor_cpu_debug_slave_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at clock.sdc(93): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_tck:the_Main_nios2_processor_cpu_debug_slave_tck|*sr*}] -to [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_sysclk:the_Main_nios2_processor_cpu_debug_slave_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at clock.sdc(93): Argument <to> is an empty collection
Warning (332174): Ignored filter at clock.sdc(94): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_sysclk:the_Main_nios2_processor_cpu_debug_slave_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at clock.sdc(94): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_debug_slave_wrapper:the_Main_nios2_processor_cpu_debug_slave_wrapper|Main_nios2_processor_cpu_debug_slave_sysclk:the_Main_nios2_processor_cpu_debug_slave_sysclk|ir*}]
Warning (332174): Ignored filter at clock.sdc(95): *Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at clock.sdc(95): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*Main_nios2_processor_cpu:*|Main_nios2_processor_cpu_nios2_oci:the_Main_nios2_processor_cpu_nios2_oci|Main_nios2_processor_cpu_nios2_oci_debug:the_Main_nios2_processor_cpu_nios2_oci_debug|monitor_go}]
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK_50MHZ (Rise) to CLK_50MHZ (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.258
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.258         0.000 CLK_50MHZ 
    Info (332119):    46.498         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.352         0.000 CLK_50MHZ 
    Info (332119):     0.410         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.986
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.986         0.000 CLK_50MHZ 
    Info (332119):    47.511         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.025         0.000 CLK_50MHZ 
    Info (332119):     1.259         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.627         0.000 CLK_50MHZ 
    Info (332119):    49.629         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.659 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK_50MHZ (Rise) to CLK_50MHZ (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9.293
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.293         0.000 CLK_50MHZ 
    Info (332119):    46.861         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.351
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.351         0.000 CLK_50MHZ 
    Info (332119):     0.361         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.361
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.361         0.000 CLK_50MHZ 
    Info (332119):    47.786         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.932
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.932         0.000 CLK_50MHZ 
    Info (332119):     1.160         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.641
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.641         0.000 CLK_50MHZ 
    Info (332119):    49.570         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.985 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLK_50MHZ (Rise) to CLK_50MHZ (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.164         0.000 CLK_50MHZ 
    Info (332119):    48.482         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.148         0.000 CLK_50MHZ 
    Info (332119):     0.184         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.933         0.000 CLK_50MHZ 
    Info (332119):    48.925         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.487         0.000 CLK_50MHZ 
    Info (332119):     0.587         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.380         0.000 CLK_50MHZ 
    Info (332119):    49.480         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.373 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 408 megabytes
    Info: Processing ended: Wed Nov 14 14:39:48 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


