=====
SETUP
24.017
20.318
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n1501_s0
16.728
17.416
uvga/currentCursorCol_1_s0
20.318
=====
SETUP
24.017
20.318
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n1501_s0
16.728
17.416
uvga/currentCursorCol_5_s0
20.318
=====
SETUP
24.073
20.262
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/scrollRow_4_s7
18.702
19.390
uvga/scrollRow_3_s0
20.262
=====
SETUP
24.073
20.262
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/scrollRow_4_s7
18.702
19.390
uvga/scrollRow_4_s0
20.262
=====
SETUP
24.078
20.257
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/currentCursorRow_4_s7
18.702
19.390
uvga/currentCursorRow_0_s0
20.257
=====
SETUP
24.078
20.257
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/currentCursorRow_4_s7
18.702
19.390
uvga/currentCursorRow_1_s0
20.257
=====
SETUP
24.160
20.174
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/currentCursorRow_4_s7
18.702
19.390
uvga/currentCursorRow_2_s0
20.174
=====
SETUP
24.160
20.174
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/currentCursorRow_4_s7
18.702
19.390
uvga/currentCursorRow_3_s0
20.174
=====
SETUP
24.160
20.174
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/currentCursorRow_4_s7
18.702
19.390
uvga/currentCursorRow_4_s0
20.174
=====
SETUP
24.174
20.160
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n807_s2
17.794
18.923
uvga/currentCursorRow_2_s0
20.160
=====
SETUP
24.174
20.160
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n807_s2
17.794
18.923
uvga/currentCursorRow_3_s0
20.160
=====
SETUP
24.174
20.160
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n807_s2
17.794
18.923
uvga/currentCursorRow_4_s0
20.160
=====
SETUP
24.426
19.908
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n1501_s0
16.728
17.416
uvga/currentCursorCol_4_s0
19.908
=====
SETUP
24.426
19.908
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n1501_s0
16.728
17.416
uvga/currentCursorCol_6_s0
19.908
=====
SETUP
24.472
19.862
44.335
uvga/scrollRow_1_s0
2.716
3.220
uvga/currentScrolledRow_1_s
5.930
7.079
uvga/currentScrolledRow_2_s
7.079
7.142
uvga/currentScrolledRow_3_s
7.142
7.761
uvga/n181_s0
8.670
9.820
uvga/n182_s0
9.820
9.882
uvga/n300_s5
10.526
11.661
uvga/ucharbufinit/n295_s2
13.811
14.500
uvga/ucharbufinit/initCursorCol_6_s4
15.958
17.093
uvga/ucharbufinit/n312_s1
18.364
19.492
uvga/ucharbufinit/initState_1_s1
19.862
=====
SETUP
24.557
19.778
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/scrollRow_4_s7
18.702
19.390
uvga/scrollRow_0_s0
19.778
=====
SETUP
24.557
19.778
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/scrollRow_4_s7
18.702
19.390
uvga/scrollRow_1_s0
19.778
=====
SETUP
24.557
19.778
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/scrollRow_4_s7
18.702
19.390
uvga/scrollRow_2_s0
19.778
=====
SETUP
24.583
19.751
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n807_s2
17.794
18.923
uvga/scrollRow_0_s0
19.751
=====
SETUP
24.583
19.751
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n807_s2
17.794
18.923
uvga/scrollRow_1_s0
19.751
=====
SETUP
24.583
19.751
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n807_s2
17.794
18.923
uvga/scrollRow_2_s0
19.751
=====
SETUP
24.867
19.468
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n1501_s0
16.728
17.416
uvga/currentCursorCol_0_s0
19.468
=====
SETUP
24.872
19.463
44.335
uvga/currentCursorCol_1_s0
2.716
3.220
uvga/n127_s
7.326
7.931
uvga/n126_s
7.931
8.511
uvga/n1075_s4
8.972
10.107
uvga/n1075_s3
10.646
11.855
uvga/n202_s6
12.756
13.965
uvga/n1501_s1
14.515
15.650
uvga/n1501_s0
16.728
17.416
uvga/currentCursorCol_3_s0
19.463
=====
SETUP
24.962
18.980
43.942
uvga/scrollRow_1_s0
2.716
3.220
uvga/currentScrolledRow_1_s
5.930
7.079
uvga/currentScrolledRow_2_s
7.079
7.142
uvga/currentScrolledRow_3_s
7.142
7.761
uvga/n181_s0
8.670
9.820
uvga/n182_s0
9.820
9.882
uvga/n300_s5
10.526
11.661
uvga/ucharbufinit/n295_s2
13.811
14.500
uvga/ucharbufinit/n200_s3
15.774
16.462
uvga/ucharbufinit/n207_s0
18.291
18.980
uvga/ucharbufinit/initCursorCol_4_s1
18.980
=====
SETUP
24.964
18.978
43.942
uvga/scrollRow_1_s0
2.716
3.220
uvga/currentScrolledRow_1_s
5.930
7.079
uvga/currentScrolledRow_2_s
7.079
7.142
uvga/currentScrolledRow_3_s
7.142
7.761
uvga/n181_s0
8.670
9.820
uvga/n182_s0
9.820
9.882
uvga/n300_s5
10.526
11.661
uvga/ucharbufinit/n295_s2
13.811
14.500
uvga/ucharbufinit/n200_s3
15.774
16.462
uvga/ucharbufinit/n209_s0
17.769
18.978
uvga/ucharbufinit/initCursorCol_2_s1
18.978
=====
HOLD
0.607
3.271
2.664
ukbd/ps2kbd/kbdcode_7_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_1_s
3.271
=====
HOLD
0.607
3.271
2.664
ukbd/ps2kbd/kbdcode_6_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_1_s
3.271
=====
HOLD
0.607
3.271
2.664
ukbd/ps2kbd/kbdcode_3_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_0_s
3.271
=====
HOLD
0.607
3.271
2.664
ukbd/ps2kbd/kbdcode_2_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_0_s
3.271
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initCursorRow_0_s1
2.650
3.017
uvga/ucharbufinit/n204_s1
3.019
3.429
uvga/ucharbufinit/initCursorRow_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/ucharbufinit/initData_2_s0
2.650
3.017
uvga/ucharbufinit/n190_s2
3.019
3.429
uvga/ucharbufinit/initData_2_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/uheartbeat/heartbeatCounter_3_s0
2.650
3.017
uvga/uheartbeat/n12_s0
3.019
3.429
uvga/uheartbeat/heartbeatCounter_3_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/cursorInvisible_s1
2.650
3.017
uvga/n465_s2
3.019
3.429
uvga/cursorInvisible_s1
3.429
=====
HOLD
0.778
3.429
2.650
uvga/currentScanCharCol_0_s0
2.650
3.017
uvga/nextCurrentScanCharCol_0_s2
3.019
3.429
uvga/currentScanCharCol_0_s0
3.429
=====
HOLD
0.778
3.429
2.650
uarb/dfifo1/cnt_3_s1
2.650
3.017
uarb/dfifo1/n35_s3
3.019
3.429
uarb/dfifo1/cnt_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uarb/dfifo0/cnt_3_s1
2.650
3.017
uarb/dfifo0/cnt_c_3_s13
3.019
3.429
uarb/dfifo0/cnt_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txBitCount_0_s4
2.650
3.017
uuart0/n488_s5
3.019
3.429
uuart0/txBitCount_0_s4
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_1_s1
2.650
3.017
uuart0/n229_s2
3.019
3.429
uuart0/rxClockDividerReg_1_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_6_s1
2.650
3.017
uuart0/n224_s2
3.019
3.429
uuart0/rxClockDividerReg_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_1_s1
2.650
3.017
uuart0/n483_s1
3.019
3.429
uuart0/txClockDividerReg_1_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_6_s1
2.650
3.017
uuart0/n478_s1
3.019
3.429
uuart0/txClockDividerReg_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_7_s1
2.650
3.017
uuart0/n477_s1
3.019
3.429
uuart0/txClockDividerReg_7_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_11_s1
2.650
3.017
uuart0/n473_s1
3.019
3.429
uuart0/txClockDividerReg_11_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_12_s1
2.650
3.017
uuart0/n472_s1
3.019
3.429
uuart0/txClockDividerReg_12_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_15_s1
2.650
3.017
uuart0/n469_s1
3.019
3.429
uuart0/txClockDividerReg_15_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_10_s1
2.650
3.017
uuart0/n154_s1
3.019
3.429
uuart0/rxClockDividerReg_10_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxBitCount_1_s0
2.650
3.017
uuart0/n179_s4
3.019
3.429
uuart0/rxBitCount_1_s0
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxBitCount_2_s0
2.650
3.017
uuart0/n77_s2
3.019
3.429
uuart0/rxBitCount_2_s0
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ps2kbd/data_count_2_s1
2.650
3.017
ukbd/ps2kbd/n50_s1
3.019
3.429
ukbd/ps2kbd/data_count_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/kbdfifo/cnt_3_s1
2.650
3.017
ukbd/kbdfifo/cnt_c_3_s13
3.019
3.429
ukbd/kbdfifo/cnt_3_s1
3.429
