[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847019 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847019 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847019 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11387860 heartbeat IPC: 1.171 cumulative IPC: 1.171 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18471343 heartbeat IPC: 1.412 cumulative IPC: 1.28 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26367063 heartbeat IPC: 1.267 cumulative IPC: 1.276 (Simulation time: 00 hr 02 min 48 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30988339 cumulative IPC: 1.291 (Simulation time: 00 hr 03 min 38 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30988339 cumulative IPC: 1.291 (Simulation time: 00 hr 03 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.291 instructions: 40000000 cycles: 30988339
CPU 0 Branch Prediction Accuracy: 95.49% MPKI: 10.18 Average ROB Occupancy at Mispredict: 47.41
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.306
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197785 HIT:     194176 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197785 HIT:     194176 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568444 HIT:     460495 MISS:     107949 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430580 HIT:     343652 MISS:      86928 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35368 HIT:      21422 MISS:      13946 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95417 HIT:      95166 MISS:        251 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7079 HIT:        255 MISS:       6824 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3331355 HIT:    3060989 MISS:     270366 MSHR_MERGE:      70652
cpu0->cpu0_L1I LOAD         ACCESS:    3331355 HIT:    3060989 MISS:     270366 MSHR_MERGE:      70652
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.414 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13252751 HIT:   12833451 MISS:     419300 MSHR_MERGE:     145982
cpu0->cpu0_L1D LOAD         ACCESS:    7360228 HIT:    7062752 MISS:     297476 MSHR_MERGE:      66608
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884782 HIT:    5770053 MISS:     114729 MSHR_MERGE:      79358
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7741 HIT:        646 MISS:       7095 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2946075 HIT:    2901247 MISS:      44828 MSHR_MERGE:      28952
cpu0->cpu0_ITLB LOAD         ACCESS:    2946075 HIT:    2901247 MISS:      44828 MSHR_MERGE:      28952
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.36 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12522992 HIT:   12281577 MISS:     241415 MSHR_MERGE:      59506
cpu0->cpu0_DTLB LOAD         ACCESS:   12522992 HIT:   12281577 MISS:     241415 MSHR_MERGE:      59506
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.869 cycles
cpu0->LLC TOTAL        ACCESS:     136471 HIT:     129132 MISS:       7339 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86928 HIT:      83761 MISS:       3167 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13946 HIT:      11230 MISS:       2716 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28773 HIT:      28666 MISS:        107 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6824 HIT:       5475 MISS:       1349 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 165.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        473
  ROW_BUFFER_MISS:       6759
  AVG DBUS CONGESTED CYCLE: 5.066
Channel 0 WQ ROW_BUFFER_HIT:         11
  ROW_BUFFER_MISS:        127
  FULL:          0
Channel 0 REFRESHES ISSUED:       2582
