#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 26 23:19:58 2019
# Process ID: 4880
# Current directory: C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7460 C:\Xilinx\workspace\2018.3\zybo_GrabberBoard\system\system.xpr
# Log file: C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/vivado.log
# Journal file: C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.xpr
open_bd_design {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
delete_bd_objs [get_bd_cells rgb2dvi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property name axi_vdma_s2mm [get_bd_cells axi_vdma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property name axi_vdma_mm2s [get_bd_cells axi_vdma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:8.0 v_tpg_0
endgroup
set_property -dict [list CONFIG.SAMPLES_PER_CLOCK {2}] [get_bd_cells v_tpg_0]
set_property -dict [list CONFIG.FOREGROUND {1}] [get_bd_cells v_tpg_0]
set_property -dict [list CONFIG.SAMPLES_PER_CLOCK {2} CONFIG.MAX_DATA_WIDTH {8} CONFIG.HAS_AXI4S_SLAVE {1}] [get_bd_cells v_tpg_0]
set_property -dict [list CONFIG.HAS_AXI4S_SLAVE {0}] [get_bd_cells v_tpg_0]
set_property location {1 138 562} [get_bd_cells v_tpg_0]
set_property name v_tpg [get_bd_cells v_tpg_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property name axi_s2mm_interconnect [get_bd_cells axi_interconnect_0]
group_bd_cells vdma_in_s2mm [get_bd_cells axi_vdma_s2mm] [get_bd_cells axi_s2mm_interconnect]
set_property location {2 596 616} [get_bd_cells vdma_in_s2mm]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property name axi_mm2s_interconnect [get_bd_cells axi_interconnect_0]
group_bd_cells vdma_out_mm2s [get_bd_cells axi_vdma_mm2s] [get_bd_cells axi_mm2s_interconnect]
set_property location {2 528 706} [get_bd_cells vdma_out_mm2s]
group_bd_cells Zynq_system [get_bd_cells processing_system7_0] [get_bd_cells PL2PS_IRQ] [get_bd_cells rst_ps7_0_50M] [get_bd_cells clk_wiz_0] [get_bd_cells ps7_0_axi_periph]
set_property -dict [list CONFIG.c_mm2s_genlock_mode {0} CONFIG.c_include_mm2s {0}] [get_bd_cells vdma_out_mm2s/axi_vdma_mm2s]
set_property -dict [list CONFIG.c_mm2s_genlock_mode {3} CONFIG.c_s2mm_genlock_mode {0} CONFIG.c_include_mm2s {1} CONFIG.c_include_s2mm {0}] [get_bd_cells vdma_out_mm2s/axi_vdma_mm2s]
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {48} CONFIG.c_num_fstores {1} CONFIG.c_mm2s_linebuffer_depth {2048} CONFIG.c_mm2s_max_burst_length {32} CONFIG.c_addr_width {48}] [get_bd_cells vdma_out_mm2s/axi_vdma_mm2s]
set_property -dict [list CONFIG.c_num_fstores {1} CONFIG.c_mm2s_genlock_mode {0} CONFIG.c_s2mm_linebuffer_depth {2048} CONFIG.c_include_mm2s {0} CONFIG.c_s2mm_max_burst_length {64}] [get_bd_cells vdma_in_s2mm/axi_vdma_s2mm]
set_property -dict [list CONFIG.c_num_fstores {3} CONFIG.c_addr_width {32}] [get_bd_cells vdma_out_mm2s/axi_vdma_mm2s]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells vdma_in_s2mm/axi_s2mm_interconnect]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells vdma_out_mm2s/axi_mm2s_interconnect]
connect_bd_intf_net [get_bd_intf_pins vdma_out_mm2s/axi_vdma_mm2s/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins vdma_out_mm2s/axi_mm2s_interconnect/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins vdma_in_s2mm/axi_vdma_s2mm/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins vdma_in_s2mm/axi_s2mm_interconnect/S00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 vdma_out_mm2s/ila_0
endgroup
set_property -dict [list CONFIG.C_PROBE1_WIDTH {6} CONFIG.C_NUM_OF_PROBES {2} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells vdma_out_mm2s/ila_0]
set_property name mm2s_ila [get_bd_cells vdma_out_mm2s/ila_0]
connect_bd_net [get_bd_pins vdma_out_mm2s/axi_vdma_mm2s/mm2s_introut] [get_bd_pins vdma_out_mm2s/mm2s_ila/probe0]
connect_bd_net [get_bd_pins vdma_out_mm2s/axi_vdma_mm2s/mm2s_frame_ptr_out] [get_bd_pins vdma_out_mm2s/mm2s_ila/probe1]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 vdma_in_s2mm/ila_0
endgroup
set_property name s2mm_ila [get_bd_cells vdma_in_s2mm/ila_0]
set_property -dict [list CONFIG.C_PROBE1_WIDTH {6} CONFIG.C_NUM_OF_PROBES {2} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells vdma_in_s2mm/s2mm_ila]
connect_bd_net [get_bd_pins vdma_in_s2mm/axi_vdma_s2mm/s2mm_introut] [get_bd_pins vdma_in_s2mm/s2mm_ila/probe0]
connect_bd_net [get_bd_pins vdma_in_s2mm/s2mm_ila/probe1] [get_bd_pins vdma_in_s2mm/axi_vdma_s2mm/s2mm_frame_ptr_out]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins v_tpg/m_axis_video] [get_bd_intf_pins vdma_in_s2mm/axi_vdma_s2mm/S_AXIS_S2MM]
startgroup
set_property -dict [list CONFIG.SAMPLES_PER_CLOCK {1} CONFIG.MAX_COLS {1920} CONFIG.MAX_ROWS {1080}] [get_bd_cells v_tpg]
endgroup
delete_bd_objs [get_bd_intf_nets v_tpg_m_axis_video]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
set_property name axis_24to32_converter [get_bd_cells axis_subset_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.S_HAS_TREADY.VALUE_SRC PROPAGATED] [get_bd_cells axis_24to32_converter]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {3} CONFIG.M_TDATA_NUM_BYTES {4} CONFIG.TDATA_REMAP {8'b00000000,tdata[23:0]}] [get_bd_cells axis_24to32_converter]
connect_bd_intf_net [get_bd_intf_pins axis_24to32_converter/S_AXIS] [get_bd_intf_pins v_tpg/m_axis_video]
undo
group_bd_cells TPG [get_bd_cells axis_24to32_converter] [get_bd_cells v_tpg]
connect_bd_intf_net [get_bd_intf_pins TPG/v_tpg/m_axis_video] [get_bd_intf_pins TPG/axis_24to32_converter/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins TPG/axis_24to32_converter/M_AXIS] -boundary_type upper [get_bd_intf_pins vdma_in_s2mm/S_AXIS_S2MM]
set_property name AXIS_TPG [get_bd_intf_pins TPG/M_AXIS]
regenerate_bd_layout
set_property name clk_150_200_150 [get_bd_cells Zynq_system/clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 Zynq_system/proc_sys_reset_0
endgroup
set_property name proc_sys_reset_150M [get_bd_cells Zynq_system/proc_sys_reset_0]
connect_bd_net [get_bd_pins Zynq_system/processing_system7_0/FCLK_RESET0_N] [get_bd_pins Zynq_system/proc_sys_reset_150M/ext_reset_in]
connect_bd_net [get_bd_pins Zynq_system/clk_150_200_150/clk_out1] [get_bd_pins Zynq_system/proc_sys_reset_150M/slowest_sync_clk]
regenerate_bd_layout -hierarchy [get_bd_cells Zynq_system]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 Zynq_system/proc_sys_reset_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 Zynq_system/proc_sys_reset_1
endgroup
set_property name proc_sys_reset_200M [get_bd_cells Zynq_system/proc_sys_reset_0]
set_property name proc_sys_reset_250M [get_bd_cells Zynq_system/proc_sys_reset_1]
connect_bd_net [get_bd_pins Zynq_system/proc_sys_reset_200M/slowest_sync_clk] [get_bd_pins Zynq_system/clk_150_200_150/clk_out2]
startgroup
connect_bd_net [get_bd_pins Zynq_system/proc_sys_reset_200M/ext_reset_in] [get_bd_pins Zynq_system/processing_system7_0/FCLK_RESET0_N]
endgroup
connect_bd_net [get_bd_pins Zynq_system/proc_sys_reset_250M/ext_reset_in] [get_bd_pins Zynq_system/processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins Zynq_system/proc_sys_reset_250M/slowest_sync_clk] [get_bd_pins Zynq_system/clk_150_200_150/clk_out3]
regenerate_bd_layout -hierarchy [get_bd_cells Zynq_system]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 Zynq_system/proc_sys_reset_0
endgroup
set_property name rst_ps7_0_100M [get_bd_cells Zynq_system/proc_sys_reset_0]
copy_bd_objs Zynq_system  [get_bd_cells {Zynq_system/rst_ps7_0_100M}]
set_property name rst_ps7_0_1250M [get_bd_cells Zynq_system/rst_ps7_0_100M]
set_property name rst_ps7_0_250M [get_bd_cells Zynq_system/rst_ps7_0_1250M]
connect_bd_net [get_bd_pins Zynq_system/processing_system7_0/FCLK_CLK1] [get_bd_pins Zynq_system/rst_ps7_0_100M1/slowest_sync_clk]
connect_bd_net [get_bd_pins Zynq_system/processing_system7_0/FCLK_RESET0_N] [get_bd_pins Zynq_system/rst_ps7_0_100M1/ext_reset_in]
connect_bd_net [get_bd_pins Zynq_system/rst_ps7_0_250M/slowest_sync_clk] [get_bd_pins Zynq_system/processing_system7_0/FCLK_CLK2]
connect_bd_net [get_bd_pins Zynq_system/rst_ps7_0_250M/ext_reset_in] [get_bd_pins Zynq_system/processing_system7_0/FCLK_RESET0_N]
regenerate_bd_layout -hierarchy [get_bd_cells Zynq_system]
connect_bd_net [get_bd_pins TPG/v_tpg/ap_clk] [get_bd_pins Zynq_system/clk_150_200_150/clk_out1]
set_property name pix_clk150 [get_bd_pins Zynq_system/clk_out1]
connect_bd_net [get_bd_pins Zynq_system/proc_sys_reset_150M/peripheral_aresetn] [get_bd_pins TPG/v_tpg/ap_rst_n]
set_property name pix_clk [get_bd_nets ap_clk_1]
undo
set_property name pix_clk [get_bd_pins TPG/ap_clk]
set_property name pix_clk [get_bd_nets ap_clk_1]
set_property name pix_rst_n [get_bd_pins TPG/ap_rst_n]
set_property name per_pix_aresetn150 [get_bd_pins Zynq_system/peripheral_aresetn]
connect_bd_net [get_bd_pins TPG/pix_clk] [get_bd_pins TPG/axis_24to32_converter/aclk]
connect_bd_net [get_bd_pins TPG/pix_rst_n] [get_bd_pins TPG/axis_24to32_converter/aresetn]
regenerate_bd_layout
group_bd_cells pix_clk_reset [get_bd_cells Zynq_system/proc_sys_reset_200M] [get_bd_cells Zynq_system/proc_sys_reset_150M] [get_bd_cells Zynq_system/proc_sys_reset_250M]
group_bd_cells pix_clk [get_bd_cells Zynq_system/clk_150_200_150] [get_bd_cells Zynq_system/pix_clk_reset]
regenerate_bd_layout -hierarchy [get_bd_cells Zynq_system]
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins vdma_in_s2mm/axi_s2mm_interconnect/M00_AXI] [get_bd_intf_pins Zynq_system/processing_system7_0/S_AXI_HP0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins vdma_out_mm2s/axi_mm2s_interconnect/M00_AXI] [get_bd_intf_pins Zynq_system/processing_system7_0/S_AXI_HP1]
connect_bd_net [get_bd_pins Zynq_system/processing_system7_0/FCLK_CLK2] [get_bd_pins vdma_in_s2mm/axi_s2mm_interconnect/ACLK]
connect_bd_net [get_bd_pins vdma_in_s2mm/ACLK] [get_bd_pins vdma_in_s2mm/axi_s2mm_interconnect/S00_ACLK]
connect_bd_net [get_bd_pins vdma_in_s2mm/ACLK] [get_bd_pins vdma_in_s2mm/axi_s2mm_interconnect/M00_ACLK]
set_property name Interconnect_ACLK [get_bd_pins vdma_in_s2mm/ACLK]
regenerate_bd_layout
connect_bd_net [get_bd_pins vdma_out_mm2s/axi_mm2s_interconnect/ACLK] [get_bd_pins Zynq_system/FCLK_CLK2] -boundary_type upper
set_property name Interconnect_ACLK [get_bd_pins vdma_out_mm2s/ACLK]
startgroup
connect_bd_net [get_bd_pins vdma_out_mm2s/Interconnect_ACLK] [get_bd_pins vdma_out_mm2s/axi_mm2s_interconnect/S00_ACLK]
endgroup
connect_bd_net [get_bd_pins vdma_out_mm2s/Interconnect_ACLK] [get_bd_pins vdma_out_mm2s/axi_mm2s_interconnect/M00_ACLK]
set_property name HP_Interconnect_ACLK [get_bd_pins Zynq_system/FCLK_CLK2]
regenerate_bd_layout
connect_bd_net [get_bd_pins vdma_in_s2mm/axi_vdma_s2mm/m_axi_s2mm_aclk] [get_bd_pins Zynq_system/HP_Interconnect_ACLK]
connect_bd_net [get_bd_pins vdma_out_mm2s/Interconnect_ACLK] [get_bd_pins vdma_out_mm2s/axi_vdma_mm2s/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins vdma_out_mm2s/axi_mm2s_interconnect/M00_ARESETN] [get_bd_pins Zynq_system/rst_ps7_0_250M/peripheral_aresetn]
set_property name HP_peripheral_aresetn [get_bd_pins Zynq_system/peripheral_aresetn]
set_property name periphera_ARESETN [get_bd_pins vdma_out_mm2s/M00_ARESETN]
startgroup
connect_bd_net [get_bd_pins vdma_out_mm2s/periphera_ARESETN] [get_bd_pins vdma_out_mm2s/axi_mm2s_interconnect/S00_ARESETN]
endgroup
connect_bd_net [get_bd_pins vdma_in_s2mm/axi_s2mm_interconnect/S00_ARESETN] [get_bd_pins Zynq_system/HP_peripheral_aresetn] -boundary_type upper
connect_bd_net [get_bd_pins vdma_in_s2mm/S00_ARESETN] [get_bd_pins vdma_in_s2mm/axi_s2mm_interconnect/M00_ARESETN]
set_property name periphera_ARESETN [get_bd_pins vdma_in_s2mm/S00_ARESETN]
connect_bd_net [get_bd_pins vdma_in_s2mm/axi_s2mm_interconnect/ARESETN] [get_bd_pins Zynq_system/rst_ps7_0_250M/interconnect_aresetn]
set_property name HP_interconnect_aresetn [get_bd_pins Zynq_system/interconnect_aresetn]
set_property name Interconnect_ARESETN [get_bd_pins vdma_in_s2mm/ARESETN]
connect_bd_net [get_bd_pins vdma_out_mm2s/axi_mm2s_interconnect/ARESETN] [get_bd_pins Zynq_system/HP_interconnect_aresetn] -boundary_type upper
set_property name Interconnect_ARESETN [get_bd_pins vdma_out_mm2s/ARESETN]
regenerate_bd_layout
connect_bd_net [get_bd_pins Zynq_system/FCLK_CLK0] [get_bd_pins vdma_out_mm2s/axi_vdma_mm2s/s_axi_lite_aclk]
connect_bd_net [get_bd_pins vdma_in_s2mm/axi_vdma_s2mm/s_axi_lite_aclk] [get_bd_pins Zynq_system/FCLK_CLK0]
regenerate_bd_layout
connect_bd_net [get_bd_pins vdma_out_mm2s/axi_vdma_mm2s/axi_resetn] [get_bd_pins Zynq_system/rst_ps7_0_50M/peripheral_aresetn]
disconnect_bd_net /Zynq_system/rst_ps7_0_50M_peripheral_aresetn [get_bd_pins Zynq_system/ps7_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/ARESETN] [get_bd_pins Zynq_system/rst_ps7_0_50M/interconnect_aresetn]
set_property name axi_lite_CLK [get_bd_pins Zynq_system/FCLK_CLK0]
set_property name axi_lite_ARESETN [get_bd_pins Zynq_system/S00_ARESETN]
regenerate_bd_layout
connect_bd_net [get_bd_pins vdma_in_s2mm/axi_vdma_s2mm/axi_resetn] [get_bd_pins Zynq_system/axi_lite_ARESETN]
connect_bd_net [get_bd_pins vdma_in_s2mm/axi_vdma_s2mm/s_axis_s2mm_aclk] [get_bd_pins Zynq_system/pix_clk150]
set_property name pxi_clk [get_bd_pins vdma_in_s2mm/s_axis_s2mm_aclk]
set_property name pix_clk [get_bd_pins vdma_in_s2mm/pxi_clk]
connect_bd_net [get_bd_pins vdma_out_mm2s/axi_vdma_mm2s/m_axis_mm2s_aclk] [get_bd_pins Zynq_system/pix_clk150]
set_property name pix_clk [get_bd_pins vdma_out_mm2s/m_axis_mm2s_aclk]
startgroup
connect_bd_net [get_bd_pins vdma_out_mm2s/pix_clk] [get_bd_pins vdma_out_mm2s/mm2s_ila/clk]
endgroup
connect_bd_net [get_bd_pins vdma_in_s2mm/pix_clk] [get_bd_pins vdma_in_s2mm/s2mm_ila/clk]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells Zynq_system/ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Zynq_system/ps7_0_axi_periph/M01_AXI] [get_bd_intf_pins vdma_out_mm2s/axi_vdma_mm2s/S_AXI_LITE]
undo
connect_bd_intf_net [get_bd_intf_pins vdma_in_s2mm/axi_vdma_s2mm/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins Zynq_system/ps7_0_axi_periph/M01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Zynq_system/ps7_0_axi_periph/M02_AXI] [get_bd_intf_pins vdma_out_mm2s/axi_vdma_mm2s/S_AXI_LITE]
connect_bd_net [get_bd_pins vdma_in_s2mm/axi_vdma_s2mm/s2mm_introut] [get_bd_pins vdma_out_mm2s/axi_vdma_mm2s/mm2s_frame_ptr_in]
connect_bd_net [get_bd_pins vdma_in_s2mm/axi_vdma_s2mm/s2mm_introut] [get_bd_pins Zynq_system/PL2PS_IRQ/In1]
disconnect_bd_net /vdma_in_s2mm_s2mm_introut [get_bd_pins vdma_out_mm2s/mm2s_frame_ptr_in]
connect_bd_net [get_bd_pins vdma_out_mm2s/mm2s_frame_ptr_in] [get_bd_pins vdma_in_s2mm/axi_vdma_s2mm/s2mm_frame_ptr_out]
set_property name s2mm_interrupt [get_bd_pins vdma_in_s2mm/s2mm_introut]
set_property name intr_1 [get_bd_pins Zynq_system/In1]
set_property name intr_0 [get_bd_pins Zynq_system/In0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
endgroup
set_property location {3 1900 1485} [get_bd_cells rgb2dvi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property name rgb2dvi [get_bd_cells rgb2dvi_0]
set_property name pix2 [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_cells pix2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0
endgroup
set_property name axis_subset_converter [get_bd_cells axis_subset_converter_0]
set_property name axis_32to24_converter [get_bd_cells axis_subset_converter]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
group_bd_cells HDMI_OUT [get_bd_cells axis_32to24_converter] [get_bd_cells v_axi4s_vid_out_0] [get_bd_cells v_tc_0] [get_bd_cells rgb2dvi]
set_property name hdmi_vid_out [get_bd_cells HDMI_OUT/v_axi4s_vid_out_0]
set_property name v_tc [get_bd_cells HDMI_OUT/v_tc_0]
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells HDMI_OUT/axis_32to24_converter]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {4} CONFIG.M_TDATA_NUM_BYTES {3} CONFIG.TDATA_REMAP {tdata[23:0]}] [get_bd_cells HDMI_OUT/axis_32to24_converter]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins HDMI_OUT/rgb2dvi/TMDS]
endgroup
set_property name TMDS [get_bd_intf_ports TMDS_0]
set_property name TMDS [get_bd_intf_pins HDMI_OUT/TMDS_0]
set_property location {0.5 -225 110} [get_bd_cells HDMI_OUT/v_tc]
set_property location {1 -354 382} [get_bd_cells HDMI_OUT/axis_32to24_converter]
set_property location {2 182 580} [get_bd_cells HDMI_OUT/rgb2dvi]
set_property location {2 133 112} [get_bd_cells HDMI_OUT/hdmi_vid_out]
set_property location {2 172 350} [get_bd_cells HDMI_OUT/rgb2dvi]
connect_bd_intf_net [get_bd_intf_pins HDMI_OUT/axis_32to24_converter/M_AXIS] [get_bd_intf_pins HDMI_OUT/hdmi_vid_out/video_in]
set_property -dict [list CONFIG.HAS_AXI4_LITE {false} CONFIG.HAS_INTC_IF {true} CONFIG.VIDEO_MODE {1080p} CONFIG.GEN_F0_VSYNC_VSTART {1083} CONFIG.GEN_F1_VSYNC_VSTART {1083} CONFIG.GEN_HACTIVE_SIZE {1920} CONFIG.GEN_HSYNC_END {2052} CONFIG.GEN_HFRAME_SIZE {2200} CONFIG.GEN_F0_VSYNC_HSTART {1920} CONFIG.GEN_F1_VSYNC_HSTART {1920} CONFIG.GEN_F0_VSYNC_HEND {1920} CONFIG.GEN_F1_VSYNC_HEND {1920} CONFIG.GEN_F0_VFRAME_SIZE {1125} CONFIG.GEN_F1_VFRAME_SIZE {1125} CONFIG.GEN_F0_VSYNC_VEND {1088} CONFIG.GEN_F1_VSYNC_VEND {1088} CONFIG.GEN_F0_VBLANK_HEND {1920} CONFIG.GEN_F1_VBLANK_HEND {1920} CONFIG.GEN_HSYNC_START {2008} CONFIG.GEN_VACTIVE_SIZE {1080} CONFIG.GEN_F0_VBLANK_HSTART {1920} CONFIG.GEN_F1_VBLANK_HSTART {1920} CONFIG.enable_detection {false} CONFIG.enable_generation {true}] [get_bd_cells HDMI_OUT/v_tc]
set_property -dict [list CONFIG.HAS_INTC_IF {false} CONFIG.enable_detection {false} CONFIG.enable_generation {true}] [get_bd_cells HDMI_OUT/v_tc]
connect_bd_net [get_bd_pins HDMI_OUT/v_tc/active_video_out] [get_bd_pins HDMI_OUT/hdmi_vid_out/vtg_active_video]
connect_bd_net [get_bd_pins HDMI_OUT/v_tc/hblank_out] [get_bd_pins HDMI_OUT/hdmi_vid_out/vtg_hblank]
connect_bd_net [get_bd_pins HDMI_OUT/v_tc/hsync_out] [get_bd_pins HDMI_OUT/hdmi_vid_out/vtg_hsync]
connect_bd_net [get_bd_pins HDMI_OUT/v_tc/vblank_out] [get_bd_pins HDMI_OUT/hdmi_vid_out/vtg_vblank]
connect_bd_net [get_bd_pins HDMI_OUT/v_tc/vsync_out] [get_bd_pins HDMI_OUT/hdmi_vid_out/vtg_vsync]
connect_bd_net [get_bd_pins HDMI_OUT/hdmi_vid_out/vtg_ce] [get_bd_pins HDMI_OUT/v_tc/gen_clken]
set_property location {2.5 451 225} [get_bd_cells HDMI_OUT/rgb2dvi]
connect_bd_net [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_data] [get_bd_pins HDMI_OUT/rgb2dvi/vid_pData]
connect_bd_net [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_active_video] [get_bd_pins HDMI_OUT/rgb2dvi/vid_pVDE]
connect_bd_net [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_hsync] [get_bd_pins HDMI_OUT/rgb2dvi/vid_pHSync]
connect_bd_net [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_vsync] [get_bd_pins HDMI_OUT/rgb2dvi/vid_pVSync]
regenerate_bd_layout -hierarchy [get_bd_cells HDMI_OUT]
connect_bd_net [get_bd_pins HDMI_OUT/rgb2dvi/PixelClk] [get_bd_pins HDMI_OUT/hdmi_vid_out/aclk]
connect_bd_net [get_bd_pins HDMI_OUT/hdmi_vid_out/aclk] [get_bd_pins HDMI_OUT/v_tc/clk]
connect_bd_net [get_bd_pins HDMI_OUT/hdmi_vid_out/aclk] [get_bd_pins HDMI_OUT/axis_32to24_converter/aclk]
connect_bd_net [get_bd_pins HDMI_OUT/axis_32to24_converter/aresetn] [get_bd_pins HDMI_OUT/v_tc/resetn]
connect_bd_net [get_bd_pins HDMI_OUT/hdmi_vid_out/aresetn] [get_bd_pins HDMI_OUT/axis_32to24_converter/aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 HDMI_OUT/util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells HDMI_OUT/util_vector_logic_0]
set_property name util_vector_logic_not [get_bd_cells HDMI_OUT/util_vector_logic_0]
connect_bd_net [get_bd_pins HDMI_OUT/util_vector_logic_not/Op1] [get_bd_pins HDMI_OUT/axis_32to24_converter/aresetn]
connect_bd_net [get_bd_pins HDMI_OUT/util_vector_logic_not/Res] [get_bd_pins HDMI_OUT/rgb2dvi/aRst]
regenerate_bd_layout -hierarchy [get_bd_cells HDMI_OUT]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 HDMI_OUT/util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells HDMI_OUT/util_vector_logic_0]
set_property name util_vector_logic_and [get_bd_cells HDMI_OUT/util_vector_logic_0]
connect_bd_net [get_bd_pins HDMI_OUT/util_vector_logic_and/Res] [get_bd_pins HDMI_OUT/v_tc/clken]
connect_bd_net [get_bd_pins HDMI_OUT/util_vector_logic_and/Res] [get_bd_pins HDMI_OUT/hdmi_vid_out/aclken]
connect_bd_net [get_bd_pins HDMI_OUT/util_vector_logic_and/Op2] [get_bd_pins HDMI_OUT/axis_32to24_converter/aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 HDMI_OUT/xlconstant_0
endgroup
set_property name hdmi_high [get_bd_cells HDMI_OUT/xlconstant_0]
connect_bd_net [get_bd_pins HDMI_OUT/hdmi_high/dout] [get_bd_pins HDMI_OUT/util_vector_logic_and/Op1]
regenerate_bd_layout -hierarchy [get_bd_cells HDMI_OUT]
connect_bd_net [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_io_out_ce] [get_bd_pins HDMI_OUT/hdmi_high/dout]
regenerate_bd_layout -hierarchy [get_bd_cells HDMI_OUT]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 HDMI_OUT/ila_0
endgroup
set_property name ila_video_out [get_bd_cells HDMI_OUT/ila_0]
set_property -dict [list CONFIG.C_DATA_DEPTH {8192} CONFIG.C_NUM_OF_PROBES {11} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells HDMI_OUT/ila_video_out]
set_property -dict [list CONFIG.C_PROBE1_WIDTH {24}] [get_bd_cells HDMI_OUT/ila_video_out]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out/clk] [get_bd_pins HDMI_OUT/util_vector_logic_not/Res]
set_property location {5 1346 145} [get_bd_cells HDMI_OUT/ila_video_out]
connect_bd_net [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_active_video] [get_bd_pins HDMI_OUT/ila_video_out/probe0]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out/probe1] [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_data]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out/probe2] [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_field_id]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out/probe3] [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_hblank]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out/probe4] [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_hsync]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out/probe5] [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_vblank]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out/probe6] [get_bd_pins HDMI_OUT/hdmi_vid_out/vid_vsync]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out/probe7] [get_bd_pins HDMI_OUT/hdmi_vid_out/vtg_ce]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out/probe8] [get_bd_pins HDMI_OUT/hdmi_vid_out/locked]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out/probe9] [get_bd_pins HDMI_OUT/hdmi_vid_out/overflow]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out/probe10] [get_bd_pins HDMI_OUT/hdmi_vid_out/underflow]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 HDMI_OUT/ila_0
endgroup
set_property name ila_video_out_stream [get_bd_cells HDMI_OUT/ila_0]
set_property -dict [list CONFIG.C_DATA_DEPTH {8192} CONFIG.C_NUM_OF_PROBES {9} CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI4S}] [get_bd_cells HDMI_OUT/ila_video_out_stream]
connect_bd_intf_net [get_bd_intf_pins HDMI_OUT/ila_video_out_stream/SLOT_0_AXIS] [get_bd_intf_pins HDMI_OUT/axis_32to24_converter/M_AXIS]
connect_bd_net [get_bd_pins HDMI_OUT/ila_video_out_stream/clk] [get_bd_pins HDMI_OUT/v_tc/clk]
regenerate_bd_layout -hierarchy [get_bd_cells HDMI_OUT]
connect_bd_net [get_bd_pins HDMI_OUT/axis_32to24_converter/aclk] [get_bd_pins Zynq_system/pix_clk150]
set_property name pix_clk [get_bd_pins HDMI_OUT/aclk]
connect_bd_net [get_bd_pins HDMI_OUT/axis_32to24_converter/aresetn] [get_bd_pins Zynq_system/per_pix_aresetn150]
set_property name pix_aresetn [get_bd_pins HDMI_OUT/aresetn]
connect_bd_intf_net [get_bd_intf_pins HDMI_OUT/axis_32to24_converter/S_AXIS] [get_bd_intf_pins vdma_out_mm2s/axi_vdma_mm2s/M_AXIS_MM2S]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/M01_ARESETN] [get_bd_pins Zynq_system/rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/M02_ARESETN] [get_bd_pins Zynq_system/rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/M02_ACLK] [get_bd_pins Zynq_system/ps7_0_axi_periph/M01_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins Zynq_system/ps7_0_axi_periph/M01_ACLK] [get_bd_pins Zynq_system/processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.NUM_MI {4}] [get_bd_cells Zynq_system/ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Zynq_system/ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins TPG/v_tpg/s_axi_CTRL]
connect_bd_net [get_bd_pins Zynq_system/pix_clk/pix_clk150] [get_bd_pins Zynq_system/ps7_0_axi_periph/M03_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins Zynq_system/pix_clk/per_pix_aresetn150] [get_bd_pins Zynq_system/ps7_0_axi_periph/M03_ARESETN] -boundary_type upper
regenerate_bd_layout
validate_bd_design
assign_bd_address
validate_bd_design
startgroup
endgroup
validate_bd_design -force
startgroup
set_property -dict [list CONFIG.c_num_fstores {1}] [get_bd_cells vdma_out_mm2s/axi_vdma_mm2s]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {32} CONFIG.c_mm2s_linebuffer_depth {2048}] [get_bd_cells vdma_out_mm2s/axi_vdma_mm2s]
endgroup
regenerate_bd_layout
validate_bd_design
reset_target all [get_files  C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd]
make_wrapper -files [get_files C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports {TMDS_data_p[0]} D19
place_ports {TMDS_data_p[1]} C20
place_ports {TMDS_data_p[2]} B19
place_ports TMDS_clk_p H16
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_design
file copy -force C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper.sysdef C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.sdk -hwspec C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.sdk/system_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}] -trigger_now
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}] -trigger_now
open_bd_design {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd}
disconnect_bd_net /HDMI_OUT/util_vector_logic_not_Res [get_bd_pins HDMI_OUT/ila_video_out/clk]
connect_bd_net [get_bd_pins HDMI_OUT/pix_clk] [get_bd_pins HDMI_OUT/ila_video_out/clk]
set_property TRIGGER_COMPARE_VALUE neq24'hXX_XXXX [get_hw_probes system_i/HDMI_OUT/axis_32to24_converter_M_AXIS_TDATA -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
set_property TRIGGER_COMPARE_VALUE neq24'h00_0000 [get_hw_probes system_i/HDMI_OUT/axis_32to24_converter_M_AXIS_TDATA -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
open_bd_design {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_FORMAT.VALUE_SRC PROPAGATED] [get_bd_cells HDMI_OUT/hdmi_vid_out]
set_property -dict [list CONFIG.C_VTG_MASTER_SLAVE {0}] [get_bd_cells HDMI_OUT/hdmi_vid_out]
endgroup
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 TPG/ila_0
endgroup
set_property name ila_tpg [get_bd_cells TPG/ila_0]
connect_bd_net [get_bd_pins TPG/pix_clk] [get_bd_pins TPG/ila_tpg/clk]
startgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {8192} CONFIG.C_NUM_OF_PROBES {9} CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI4S}] [get_bd_cells TPG/ila_tpg]
endgroup
connect_bd_intf_net [get_bd_intf_pins TPG/ila_tpg/SLOT_0_AXIS] [get_bd_intf_pins TPG/axis_24to32_converter/M_AXIS]
regenerate_bd_layout -hierarchy [get_bd_cells TPG]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 vdma_out_mm2s/ila_0
endgroup
set_property -dict [list CONFIG.C_DATA_DEPTH {8192} CONFIG.C_NUM_OF_PROBES {9} CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI4S}] [get_bd_cells vdma_out_mm2s/ila_0]
connect_bd_net [get_bd_pins vdma_out_mm2s/pix_clk] [get_bd_pins vdma_out_mm2s/ila_0/clk]
connect_bd_intf_net [get_bd_intf_pins vdma_out_mm2s/ila_0/SLOT_0_AXIS] [get_bd_intf_pins vdma_out_mm2s/axi_vdma_mm2s/M_AXIS_MM2S]
set_property name mm2s_axis_ila [get_bd_cells vdma_out_mm2s/ila_0]
validate_bd_design
reset_target all [get_files  C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd]
save_bd_design
close_bd_design [get_bd_designs system]
save_wave_config {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
save_wave_config {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wcfg}
close_hw
open_bd_design {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd}
make_wrapper -files [get_files C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd] -top
open_bd_design {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper.sysdef C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.sdk -hwspec C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.sdk/system_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Xilinx/workspace/2018.3/zybo_GrabberBoard/system/system.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/TPG/ila_tpg"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_axis_ila"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_6 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_axis_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_axis_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_axis_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_axis_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_axis_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_axis_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_axis_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_axis_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_out_mm2s/mm2s_axis_ila"}]]
add_wave -into {hw_ila_data_4.wcfg} -radix hex { {system_i/vdma_in_s2mm/axi_vdma_s2mm_s2mm_frame_ptr_out} {system_i/vdma_in_s2mm/axi_vdma_s2mm_s2mm_introut} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vdma_in_s2mm/s2mm_ila"}]]
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {system_i/TPG/Conn1_TDATA} {system_i/TPG/Conn1_TDEST} {system_i/TPG/Conn1_TID} {system_i/TPG/Conn1_TKEEP} {system_i/TPG/Conn1_TLAST} {system_i/TPG/Conn1_TREADY} {system_i/TPG/Conn1_TSTRB} {system_i/TPG/Conn1_TUSER} {system_i/TPG/Conn1_TVALID} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/TPG/ila_tpg"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/TPG/ila_tpg"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/TPG/ila_tpg"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/TPG/ila_tpg"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/TPG/ila_tpg"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/TPG/ila_tpg"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out_stream"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/HDMI_OUT/ila_video_out"}]]
close_hw
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_osd:6.0 HDMI_OUT/v_osd_0
endgroup
delete_bd_objs [get_bd_cells HDMI_OUT/v_osd_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:dvi2rgb:1.9 dvi2rgb_0
endgroup
set_property -dict [list CONFIG.kClkRange {1} CONFIG.kEdidFileName {dgl_1080p_cea.data}] [get_bd_cells dvi2rgb_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_frmbuf_rd:2.1 v_frmbuf_rd_0
endgroup
delete_bd_objs [get_bd_cells v_frmbuf_rd_0]
delete_bd_objs [get_bd_cells dvi2rgb_0]
regenerate_bd_layout
save_bd_design
