<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../EdgedetectBaseline_host/src/edgedetect.cpp:10:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 921600 has been inferred" BundleName="gmem" VarName="input_image" LoopLoc="../EdgedetectBaseline_host/src/edgedetect.cpp:10:22" LoopName="VITIS_LOOP_10_1" ParentFunc="edgedetect(unsigned char*, unsigned char*)" Length="921600" Direction="read" AccessID="input_image5seq" OrigID="islist for.inc.load.12 for.inc.load.16 for.inc.load.20" OrigAccess-DebugLoc="isList ../EdgedetectBaseline_host/src/edgedetect.cpp:15:31 ../EdgedetectBaseline_host/src/edgedetect.cpp:16:31 ../EdgedetectBaseline_host/src/edgedetect.cpp:17:31" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../EdgedetectBaseline_host/src/edgedetect.cpp:10:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 307200 has been inferred" BundleName="gmem" VarName="output_image" LoopLoc="../EdgedetectBaseline_host/src/edgedetect.cpp:10:22" LoopName="VITIS_LOOP_10_1" ParentFunc="edgedetect(unsigned char*, unsigned char*)" Length="307200" Direction="write" AccessID="output_image6seq" OrigID="__hls_fptoui_double_i8.exit.store.8" OrigAccess-DebugLoc="../EdgedetectBaseline_host/src/edgedetect.cpp:21:39" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="../EdgedetectBaseline_host/src/edgedetect.cpp:13:26" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 307200 x 8bit words has been widened by 64: 4800 x 512bit words" BundleName="gmem" VarName="output_image" LoopLoc="../EdgedetectBaseline_host/src/edgedetect.cpp:13:26" LoopName="VITIS_LOOP_13_2" ParentFunc="edgedetect(unsigned char*, unsigned char*)" Length="4800" Direction="write" AccessID="wseq" OrigID="output_image6seq" OrigAccess-DebugLoc="../EdgedetectBaseline_host/src/edgedetect.cpp:10:22" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../EdgedetectBaseline_host/src/edgedetect.cpp:10:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4800 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="4800" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

