================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Nov 05 17:13:59 -0500 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         KhanhTran_Lab4
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  artix7
    * Target device:   xc7a35t-cpg236-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              210
FF:               212
DSP:              2
BRAM:             0
URAM:             0
SRL:              4


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 4.304       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                               | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                               | 210 | 212 | 2   |      |      |     |        |      |         |          |        |
|   (inst)                           | 6   | 211 |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_pipe_U         |     |     |     |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_16s_32s_32_4_1_U2 | 160 |     | 2   |      |      |     |        |      |         |          |        |
+------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.01%  | OK     |
| FD                                                        | 50%       | 0.51%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.04%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 2.22%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.22%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 390       | 3      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.48   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN             | ENDPOINT PIN                                                                                       | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                            |                                                                                                    |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.696 | b11_read_reg_510_reg[0]/C  | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[0]  |            1 |          1 |          2.292 |          0.751 |        1.541 |
| Path2 | 5.696 | b11_read_reg_510_reg[10]/C | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[10] |            1 |          1 |          2.292 |          0.751 |        1.541 |
| Path3 | 5.696 | b11_read_reg_510_reg[11]/C | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[11] |            1 |          1 |          2.292 |          0.751 |        1.541 |
| Path4 | 5.696 | b11_read_reg_510_reg[12]/C | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[12] |            1 |          1 |          2.292 |          0.751 |        1.541 |
| Path5 | 5.696 | b11_read_reg_510_reg[13]/C | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[13] |            1 |          1 |          2.292 |          0.751 |        1.541 |
+-------+-------+----------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | b11_read_reg_510_reg[0]                                                                           | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_32 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[10]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_22 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[11]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_21 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[12]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_20 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[13]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_19 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | b11_read_reg_510_reg[0]                                                                           | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_32 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[10]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_22 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[11]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_21 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[12]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_20 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[13]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_19 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | b11_read_reg_510_reg[0]                                                                           | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_32 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[10]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_22 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[11]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_21 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[12]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_20 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[13]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_19 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | b11_read_reg_510_reg[0]                                                                           | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_32 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[10]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_22 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[11]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_21 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[12]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_20 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[13]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_19 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | b11_read_reg_510_reg[0]                                                                           | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_32 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[10]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_22 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[11]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_21 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[12]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_20 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    | b11_read_reg_510_reg[13]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_19 | LUT.others.LUT3      |
    | mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg      | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/maxmul2x2_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/maxmul2x2_failfast_synth.rpt                 |
| power                    | impl/verilog/report/maxmul2x2_power_synth.rpt                    |
| timing                   | impl/verilog/report/maxmul2x2_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/maxmul2x2_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/maxmul2x2_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/maxmul2x2_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------+


