static int T_1 F_1 ( void )\r\n{\r\nvolatile T_2 * V_1 = & V_2 -> V_3 ;\r\nint V_4 ;\r\nint V_5 ;\r\n#ifdef F_2\r\nV_1 = F_3 ( 0xff700000 + 0x5000 , sizeof( T_2 ) ) ;\r\n#else\r\nV_1 = & V_2 -> V_3 ;\r\n#endif\r\nV_4 = 1 ;\r\nif ( ( V_1 -> V_6 & 0x00001800 ) == 0x00001800 )\r\nV_4 = 0 ;\r\nF_4 ( V_7 [ 0 ] , V_1 -> V_6 , V_1 -> V_8 ) ;\r\nF_4 ( V_7 [ 1 ] , V_1 -> V_9 , V_1 -> V_10 ) ;\r\nF_4 ( V_7 [ 2 ] , V_1 -> V_11 , V_1 -> V_12 ) ;\r\n#ifdef F_2\r\nF_5 ( ( void * ) V_1 ) ;\r\n#endif\r\nfor ( V_5 = 0 ; V_5 < 3 ; V_5 ++ ) {\r\nT_3 V_13 [ 3 ] = { 0 , 6 , 1 } ;\r\nint V_14 ;\r\nF_6 ( V_15 L_1 ,\r\nV_7 [ V_5 ] . V_16 ,\r\n( V_7 [ V_5 ] . V_17 >> 20 ) ,\r\nV_13 [ V_5 ] ) ;\r\nif ( ! V_7 [ V_5 ] . V_18 ) {\r\nF_6 ( L_2 ) ;\r\ncontinue;\r\n}\r\nF_6 ( L_3 , V_7 [ V_5 ] . V_18 ) ;\r\nV_7 [ V_5 ] . V_19 = F_3 ( V_7 [ V_5 ] . V_18 , V_7 [ V_5 ] . V_17 ) ;\r\nif ( ! V_7 [ V_5 ] . V_19 ) {\r\nF_6 ( L_4 ) ;\r\ncontinue;\r\n}\r\nF_7 ( & V_7 [ V_5 ] ) ;\r\nV_20 [ V_5 ] = F_8 ( L_5 , & V_7 [ V_5 ] ) ;\r\nif ( ! V_20 [ V_5 ] )\r\ncontinue;\r\nV_20 [ V_5 ] -> V_21 = V_22 ;\r\nV_14 = F_9 ( V_20 [ V_5 ] , V_23 ,\r\n& V_24 [ V_5 ] , 0 ) ;\r\nif ( V_14 > 0 ) {\r\nF_10 ( V_20 [ V_5 ] , V_24 [ V_5 ] ,\r\nV_14 ) ;\r\ncontinue;\r\n}\r\nif ( V_5 == 2 ) {\r\nF_10 ( V_20 [ V_5 ] , NULL , 0 ) ;\r\n} else if ( V_5 == V_4 ) {\r\nF_10 ( V_20 [ V_5 ] , V_25 ,\r\nF_11 ( V_25 ) ) ;\r\n} else {\r\nF_10 ( V_20 [ V_5 ] , V_26 ,\r\nF_11 ( V_26 ) ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_4 F_12 ( void )\r\n{\r\nint V_5 ;\r\nfor ( V_5 = 0 ; V_5 < 3 ; V_5 ++ ) {\r\nif ( ! V_20 [ V_5 ] )\r\ncontinue;\r\nif ( V_5 < 2 || V_24 [ V_5 ] )\r\nF_13 ( V_20 [ V_5 ] ) ;\r\nelse\r\nF_13 ( V_20 [ V_5 ] ) ;\r\nF_14 ( V_24 [ V_5 ] ) ;\r\nF_15 ( V_20 [ V_5 ] ) ;\r\nF_5 ( ( void * ) V_7 [ V_5 ] . V_19 ) ;\r\nV_7 [ V_5 ] . V_19 = 0 ;\r\n}\r\n}
