2
3
1 1 2
1 1 3
5 6 6

Example of a task set infeasible on 2 processors, but with a feasible 
synchronous arrival sequence. 
Source: Baruah 2007. 
