/* Generated by Yosys 0.43 (git sha1 ead4718e5, clang++ 15.0.0 -fPIC -Os) */

(* top =  1  *)
(* generator = "Amaranth" *)
(* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:186" *)
module top(global_program_enable, global_run_rst, global_run_enable, global_program_mem_rst, global_program_mem_enable, global_program_mem_in, global_state_mem_copy, global_state_mem_rst, global_state_mem_enable, clk, rst, global_state_mem_out, global_program_rst);
  wire _00000_;
  wire _00001_;
  wire _00002_;
  (* src = "hw.v:20936.3-20949.6" *)
  wire _00003_;
  (* src = "hw.v:20936.3-20949.6" *)
  wire _00004_;
  (* src = "hw.v:20936.3-20949.6" *)
  wire _00005_;
  (* src = "hw.v:20936.3-20949.6" *)
  wire _00006_;
  wire _00007_;
  wire _00008_;
  (* src = "hw.v:20988.3-21001.6" *)
  wire _00009_;
  (* src = "hw.v:20988.3-21001.6" *)
  wire _00010_;
  (* src = "hw.v:20988.3-21001.6" *)
  wire _00011_;
  (* src = "hw.v:20988.3-21001.6" *)
  wire _00012_;
  (* src = "hw.v:21039.3-21052.6" *)
  wire _00013_;
  (* src = "hw.v:21039.3-21052.6" *)
  wire _00014_;
  (* src = "hw.v:21039.3-21052.6" *)
  wire _00015_;
  (* src = "hw.v:21039.3-21052.6" *)
  wire _00016_;
  (* src = "hw.v:21090.3-21103.6" *)
  wire _00017_;
  (* src = "hw.v:21090.3-21103.6" *)
  wire _00018_;
  (* src = "hw.v:21090.3-21103.6" *)
  wire _00019_;
  (* src = "hw.v:21090.3-21103.6" *)
  wire _00020_;
  (* src = "hw.v:21141.3-21154.6" *)
  wire _00021_;
  (* src = "hw.v:21141.3-21154.6" *)
  wire _00022_;
  (* src = "hw.v:21141.3-21154.6" *)
  wire _00023_;
  (* src = "hw.v:21141.3-21154.6" *)
  wire _00024_;
  (* src = "hw.v:21192.3-21205.6" *)
  wire _00025_;
  (* src = "hw.v:21192.3-21205.6" *)
  wire _00026_;
  (* src = "hw.v:21192.3-21205.6" *)
  wire _00027_;
  (* src = "hw.v:21192.3-21205.6" *)
  wire _00028_;
  (* src = "hw.v:21243.3-21256.6" *)
  wire _00029_;
  (* src = "hw.v:21243.3-21256.6" *)
  wire _00030_;
  (* src = "hw.v:21243.3-21256.6" *)
  wire _00031_;
  (* src = "hw.v:21243.3-21256.6" *)
  wire _00032_;
  (* src = "hw.v:21294.3-21307.6" *)
  wire _00033_;
  (* src = "hw.v:21294.3-21307.6" *)
  wire _00034_;
  (* src = "hw.v:21294.3-21307.6" *)
  wire _00035_;
  (* src = "hw.v:21294.3-21307.6" *)
  wire _00036_;
  (* src = "hw.v:21345.3-21358.6" *)
  wire _00037_;
  (* src = "hw.v:21345.3-21358.6" *)
  wire _00038_;
  (* src = "hw.v:21345.3-21358.6" *)
  wire _00039_;
  (* src = "hw.v:21345.3-21358.6" *)
  wire _00040_;
  (* src = "hw.v:21396.3-21409.6" *)
  wire _00041_;
  (* src = "hw.v:21396.3-21409.6" *)
  wire _00042_;
  (* src = "hw.v:21396.3-21409.6" *)
  wire _00043_;
  (* src = "hw.v:21396.3-21409.6" *)
  wire _00044_;
  (* src = "hw.v:21447.3-21460.6" *)
  wire _00045_;
  (* src = "hw.v:21447.3-21460.6" *)
  wire _00046_;
  (* src = "hw.v:21447.3-21460.6" *)
  wire _00047_;
  (* src = "hw.v:21447.3-21460.6" *)
  wire _00048_;
  (* src = "hw.v:21498.3-21511.6" *)
  wire _00049_;
  (* src = "hw.v:21498.3-21511.6" *)
  wire _00050_;
  (* src = "hw.v:21498.3-21511.6" *)
  wire _00051_;
  (* src = "hw.v:21498.3-21511.6" *)
  wire _00052_;
  (* src = "hw.v:21549.3-21562.6" *)
  wire _00053_;
  (* src = "hw.v:21549.3-21562.6" *)
  wire _00054_;
  (* src = "hw.v:21549.3-21562.6" *)
  wire _00055_;
  (* src = "hw.v:21549.3-21562.6" *)
  wire _00056_;
  (* src = "hw.v:21600.3-21613.6" *)
  wire _00057_;
  (* src = "hw.v:21600.3-21613.6" *)
  wire _00058_;
  (* src = "hw.v:21600.3-21613.6" *)
  wire _00059_;
  (* src = "hw.v:21600.3-21613.6" *)
  wire _00060_;
  (* src = "hw.v:21651.3-21664.6" *)
  wire _00061_;
  (* src = "hw.v:21651.3-21664.6" *)
  wire _00062_;
  (* src = "hw.v:21651.3-21664.6" *)
  wire _00063_;
  (* src = "hw.v:21651.3-21664.6" *)
  wire _00064_;
  (* src = "hw.v:21702.3-21715.6" *)
  wire _00065_;
  (* src = "hw.v:21702.3-21715.6" *)
  wire _00066_;
  (* src = "hw.v:21702.3-21715.6" *)
  wire _00067_;
  (* src = "hw.v:21702.3-21715.6" *)
  wire _00068_;
  (* src = "hw.v:21753.3-21766.6" *)
  wire _00069_;
  (* src = "hw.v:21753.3-21766.6" *)
  wire _00070_;
  (* src = "hw.v:21753.3-21766.6" *)
  wire _00071_;
  (* src = "hw.v:21753.3-21766.6" *)
  wire _00072_;
  (* src = "hw.v:21804.3-21817.6" *)
  wire _00073_;
  (* src = "hw.v:21804.3-21817.6" *)
  wire _00074_;
  (* src = "hw.v:21804.3-21817.6" *)
  wire _00075_;
  (* src = "hw.v:21804.3-21817.6" *)
  wire _00076_;
  (* src = "hw.v:21855.3-21868.6" *)
  wire _00077_;
  (* src = "hw.v:21855.3-21868.6" *)
  wire _00078_;
  (* src = "hw.v:21855.3-21868.6" *)
  wire _00079_;
  (* src = "hw.v:21855.3-21868.6" *)
  wire _00080_;
  (* src = "hw.v:21906.3-21919.6" *)
  wire _00081_;
  (* src = "hw.v:21906.3-21919.6" *)
  wire _00082_;
  (* src = "hw.v:21906.3-21919.6" *)
  wire _00083_;
  (* src = "hw.v:21906.3-21919.6" *)
  wire _00084_;
  (* src = "hw.v:21957.3-21970.6" *)
  wire _00085_;
  (* src = "hw.v:21957.3-21970.6" *)
  wire _00086_;
  (* src = "hw.v:21957.3-21970.6" *)
  wire _00087_;
  (* src = "hw.v:21957.3-21970.6" *)
  wire _00088_;
  (* src = "hw.v:22008.3-22021.6" *)
  wire _00089_;
  (* src = "hw.v:22008.3-22021.6" *)
  wire _00090_;
  (* src = "hw.v:22008.3-22021.6" *)
  wire _00091_;
  (* src = "hw.v:22008.3-22021.6" *)
  wire _00092_;
  (* src = "hw.v:22059.3-22072.6" *)
  wire _00093_;
  (* src = "hw.v:22059.3-22072.6" *)
  wire _00094_;
  (* src = "hw.v:22059.3-22072.6" *)
  wire _00095_;
  (* src = "hw.v:22059.3-22072.6" *)
  wire _00096_;
  (* src = "hw.v:22110.3-22123.6" *)
  wire _00097_;
  (* src = "hw.v:22110.3-22123.6" *)
  wire _00098_;
  (* src = "hw.v:22110.3-22123.6" *)
  wire _00099_;
  (* src = "hw.v:22110.3-22123.6" *)
  wire _00100_;
  (* src = "hw.v:22161.3-22174.6" *)
  wire _00101_;
  (* src = "hw.v:22161.3-22174.6" *)
  wire _00102_;
  (* src = "hw.v:22161.3-22174.6" *)
  wire _00103_;
  (* src = "hw.v:22161.3-22174.6" *)
  wire _00104_;
  (* src = "hw.v:22212.3-22225.6" *)
  wire _00105_;
  (* src = "hw.v:22212.3-22225.6" *)
  wire _00106_;
  (* src = "hw.v:22212.3-22225.6" *)
  wire _00107_;
  (* src = "hw.v:22212.3-22225.6" *)
  wire _00108_;
  (* src = "hw.v:22263.3-22276.6" *)
  wire _00109_;
  (* src = "hw.v:22263.3-22276.6" *)
  wire _00110_;
  (* src = "hw.v:22263.3-22276.6" *)
  wire _00111_;
  (* src = "hw.v:22263.3-22276.6" *)
  wire _00112_;
  (* src = "hw.v:22314.3-22327.6" *)
  wire _00113_;
  (* src = "hw.v:22314.3-22327.6" *)
  wire _00114_;
  (* src = "hw.v:22314.3-22327.6" *)
  wire _00115_;
  (* src = "hw.v:22314.3-22327.6" *)
  wire _00116_;
  (* src = "hw.v:22365.3-22378.6" *)
  wire _00117_;
  (* src = "hw.v:22365.3-22378.6" *)
  wire _00118_;
  (* src = "hw.v:22365.3-22378.6" *)
  wire _00119_;
  (* src = "hw.v:22365.3-22378.6" *)
  wire _00120_;
  (* src = "hw.v:22416.3-22429.6" *)
  wire _00121_;
  (* src = "hw.v:22416.3-22429.6" *)
  wire _00122_;
  (* src = "hw.v:22416.3-22429.6" *)
  wire _00123_;
  (* src = "hw.v:22416.3-22429.6" *)
  wire _00124_;
  (* src = "hw.v:22467.3-22480.6" *)
  wire _00125_;
  (* src = "hw.v:22467.3-22480.6" *)
  wire _00126_;
  (* src = "hw.v:22467.3-22480.6" *)
  wire _00127_;
  (* src = "hw.v:22467.3-22480.6" *)
  wire _00128_;
  (* src = "hw.v:22518.3-22531.6" *)
  wire _00129_;
  (* src = "hw.v:22518.3-22531.6" *)
  wire _00130_;
  (* src = "hw.v:22518.3-22531.6" *)
  wire _00131_;
  (* src = "hw.v:22518.3-22531.6" *)
  wire _00132_;
  (* src = "hw.v:22569.3-22582.6" *)
  wire _00133_;
  (* src = "hw.v:22569.3-22582.6" *)
  wire _00134_;
  (* src = "hw.v:22569.3-22582.6" *)
  wire _00135_;
  (* src = "hw.v:22569.3-22582.6" *)
  wire _00136_;
  (* src = "hw.v:22620.3-22633.6" *)
  wire _00137_;
  (* src = "hw.v:22620.3-22633.6" *)
  wire _00138_;
  (* src = "hw.v:22620.3-22633.6" *)
  wire _00139_;
  (* src = "hw.v:22620.3-22633.6" *)
  wire _00140_;
  (* src = "hw.v:22671.3-22684.6" *)
  wire _00141_;
  (* src = "hw.v:22671.3-22684.6" *)
  wire _00142_;
  (* src = "hw.v:22671.3-22684.6" *)
  wire _00143_;
  (* src = "hw.v:22671.3-22684.6" *)
  wire _00144_;
  (* src = "hw.v:22722.3-22735.6" *)
  wire _00145_;
  (* src = "hw.v:22722.3-22735.6" *)
  wire _00146_;
  (* src = "hw.v:22722.3-22735.6" *)
  wire _00147_;
  (* src = "hw.v:22722.3-22735.6" *)
  wire _00148_;
  (* src = "hw.v:22773.3-22786.6" *)
  wire _00149_;
  (* src = "hw.v:22773.3-22786.6" *)
  wire _00150_;
  (* src = "hw.v:22773.3-22786.6" *)
  wire _00151_;
  (* src = "hw.v:22773.3-22786.6" *)
  wire _00152_;
  (* src = "hw.v:22824.3-22837.6" *)
  wire _00153_;
  (* src = "hw.v:22824.3-22837.6" *)
  wire _00154_;
  (* src = "hw.v:22824.3-22837.6" *)
  wire _00155_;
  (* src = "hw.v:22824.3-22837.6" *)
  wire _00156_;
  (* src = "hw.v:22875.3-22888.6" *)
  wire _00157_;
  (* src = "hw.v:22875.3-22888.6" *)
  wire _00158_;
  (* src = "hw.v:22875.3-22888.6" *)
  wire _00159_;
  (* src = "hw.v:22875.3-22888.6" *)
  wire _00160_;
  (* src = "hw.v:22926.3-22939.6" *)
  wire _00161_;
  (* src = "hw.v:22926.3-22939.6" *)
  wire _00162_;
  (* src = "hw.v:22926.3-22939.6" *)
  wire _00163_;
  (* src = "hw.v:22926.3-22939.6" *)
  wire _00164_;
  (* src = "hw.v:22977.3-22990.6" *)
  wire _00165_;
  (* src = "hw.v:22977.3-22990.6" *)
  wire _00166_;
  (* src = "hw.v:22977.3-22990.6" *)
  wire _00167_;
  (* src = "hw.v:22977.3-22990.6" *)
  wire _00168_;
  (* src = "hw.v:23028.3-23041.6" *)
  wire _00169_;
  (* src = "hw.v:23028.3-23041.6" *)
  wire _00170_;
  (* src = "hw.v:23028.3-23041.6" *)
  wire _00171_;
  (* src = "hw.v:23028.3-23041.6" *)
  wire _00172_;
  (* src = "hw.v:23079.3-23092.6" *)
  wire _00173_;
  (* src = "hw.v:23079.3-23092.6" *)
  wire _00174_;
  (* src = "hw.v:23079.3-23092.6" *)
  wire _00175_;
  (* src = "hw.v:23079.3-23092.6" *)
  wire _00176_;
  (* src = "hw.v:23130.3-23143.6" *)
  wire _00177_;
  (* src = "hw.v:23130.3-23143.6" *)
  wire _00178_;
  (* src = "hw.v:23130.3-23143.6" *)
  wire _00179_;
  (* src = "hw.v:23130.3-23143.6" *)
  wire _00180_;
  (* src = "hw.v:23181.3-23194.6" *)
  wire _00181_;
  (* src = "hw.v:23181.3-23194.6" *)
  wire _00182_;
  (* src = "hw.v:23181.3-23194.6" *)
  wire _00183_;
  (* src = "hw.v:23181.3-23194.6" *)
  wire _00184_;
  (* src = "hw.v:23232.3-23245.6" *)
  wire _00185_;
  (* src = "hw.v:23232.3-23245.6" *)
  wire _00186_;
  (* src = "hw.v:23232.3-23245.6" *)
  wire _00187_;
  (* src = "hw.v:23232.3-23245.6" *)
  wire _00188_;
  (* src = "hw.v:23283.3-23296.6" *)
  wire _00189_;
  (* src = "hw.v:23283.3-23296.6" *)
  wire _00190_;
  (* src = "hw.v:23283.3-23296.6" *)
  wire _00191_;
  (* src = "hw.v:23283.3-23296.6" *)
  wire _00192_;
  (* src = "hw.v:23334.3-23347.6" *)
  wire _00193_;
  (* src = "hw.v:23334.3-23347.6" *)
  wire _00194_;
  (* src = "hw.v:23334.3-23347.6" *)
  wire _00195_;
  (* src = "hw.v:23334.3-23347.6" *)
  wire _00196_;
  (* src = "hw.v:23385.3-23398.6" *)
  wire _00197_;
  (* src = "hw.v:23385.3-23398.6" *)
  wire _00198_;
  (* src = "hw.v:23385.3-23398.6" *)
  wire _00199_;
  (* src = "hw.v:23385.3-23398.6" *)
  wire _00200_;
  (* src = "hw.v:23436.3-23449.6" *)
  wire _00201_;
  (* src = "hw.v:23436.3-23449.6" *)
  wire _00202_;
  (* src = "hw.v:23436.3-23449.6" *)
  wire _00203_;
  (* src = "hw.v:23436.3-23449.6" *)
  wire _00204_;
  (* src = "hw.v:23487.3-23500.6" *)
  wire _00205_;
  (* src = "hw.v:23487.3-23500.6" *)
  wire _00206_;
  (* src = "hw.v:23487.3-23500.6" *)
  wire _00207_;
  (* src = "hw.v:23487.3-23500.6" *)
  wire _00208_;
  (* src = "hw.v:23538.3-23551.6" *)
  wire _00209_;
  (* src = "hw.v:23538.3-23551.6" *)
  wire _00210_;
  (* src = "hw.v:23538.3-23551.6" *)
  wire _00211_;
  (* src = "hw.v:23538.3-23551.6" *)
  wire _00212_;
  (* src = "hw.v:23589.3-23602.6" *)
  wire _00213_;
  (* src = "hw.v:23589.3-23602.6" *)
  wire _00214_;
  (* src = "hw.v:23589.3-23602.6" *)
  wire _00215_;
  (* src = "hw.v:23589.3-23602.6" *)
  wire _00216_;
  (* src = "hw.v:23640.3-23653.6" *)
  wire _00217_;
  (* src = "hw.v:23640.3-23653.6" *)
  wire _00218_;
  (* src = "hw.v:23640.3-23653.6" *)
  wire _00219_;
  (* src = "hw.v:23640.3-23653.6" *)
  wire _00220_;
  (* src = "hw.v:23691.3-23704.6" *)
  wire _00221_;
  (* src = "hw.v:23691.3-23704.6" *)
  wire _00222_;
  (* src = "hw.v:23691.3-23704.6" *)
  wire _00223_;
  (* src = "hw.v:23691.3-23704.6" *)
  wire _00224_;
  (* src = "hw.v:23742.3-23755.6" *)
  wire _00225_;
  (* src = "hw.v:23742.3-23755.6" *)
  wire _00226_;
  (* src = "hw.v:23742.3-23755.6" *)
  wire _00227_;
  (* src = "hw.v:23742.3-23755.6" *)
  wire _00228_;
  (* src = "hw.v:24149.3-24162.6" *)
  wire _00229_;
  (* src = "hw.v:24149.3-24162.6" *)
  wire _00230_;
  (* src = "hw.v:24149.3-24162.6" *)
  wire _00231_;
  (* src = "hw.v:24149.3-24162.6" *)
  wire _00232_;
  wire _00233_;
  wire _00234_;
  wire _00235_;
  wire _00236_;
  wire _00237_;
  wire _00238_;
  wire _00239_;
  wire _00240_;
  wire _00241_;
  wire _00242_;
  wire _00243_;
  wire _00244_;
  wire _00245_;
  wire _00246_;
  wire _00247_;
  wire _00248_;
  wire _00249_;
  wire _00250_;
  wire _00251_;
  wire _00252_;
  wire _00253_;
  wire _00254_;
  wire _00255_;
  wire _00256_;
  wire _00257_;
  wire _00258_;
  wire _00259_;
  wire _00260_;
  wire _00261_;
  wire _00262_;
  wire _00263_;
  wire _00264_;
  wire _00265_;
  wire _00266_;
  wire _00267_;
  wire _00268_;
  wire _00269_;
  wire _00270_;
  wire _00271_;
  wire _00272_;
  wire _00273_;
  wire _00274_;
  wire _00275_;
  wire _00276_;
  wire _00277_;
  wire _00278_;
  wire _00279_;
  wire _00280_;
  wire _00281_;
  wire _00282_;
  wire _00283_;
  wire _00284_;
  wire _00285_;
  wire _00286_;
  wire _00287_;
  wire _00288_;
  wire _00289_;
  wire _00290_;
  wire _00291_;
  wire _00292_;
  wire _00293_;
  wire _00294_;
  wire _00295_;
  wire _00296_;
  wire _00297_;
  wire _00298_;
  wire _00299_;
  wire _00300_;
  wire _00301_;
  wire _00302_;
  wire _00303_;
  wire _00304_;
  wire _00305_;
  wire _00306_;
  wire _00307_;
  wire _00308_;
  wire _00309_;
  wire _00310_;
  wire _00311_;
  wire _00312_;
  wire _00313_;
  wire _00314_;
  wire _00315_;
  wire _00316_;
  wire _00317_;
  wire _00318_;
  wire _00319_;
  wire _00320_;
  wire _00321_;
  wire _00322_;
  wire _00323_;
  wire _00324_;
  wire _00325_;
  wire _00326_;
  wire _00327_;
  wire _00328_;
  wire _00329_;
  wire _00330_;
  wire _00331_;
  wire _00332_;
  wire _00333_;
  wire _00334_;
  wire _00335_;
  wire _00336_;
  wire _00337_;
  wire _00338_;
  wire _00339_;
  wire _00340_;
  wire _00341_;
  wire _00342_;
  wire _00343_;
  wire _00344_;
  wire _00345_;
  wire _00346_;
  wire _00347_;
  wire _00348_;
  wire _00349_;
  wire _00350_;
  wire _00351_;
  wire _00352_;
  wire _00353_;
  wire _00354_;
  wire _00355_;
  wire _00356_;
  wire _00357_;
  wire _00358_;
  wire _00359_;
  wire _00360_;
  wire _00361_;
  wire _00362_;
  wire _00363_;
  wire _00364_;
  wire _00365_;
  wire _00366_;
  wire _00367_;
  wire _00368_;
  wire _00369_;
  wire _00370_;
  wire _00371_;
  wire _00372_;
  wire _00373_;
  wire _00374_;
  wire _00375_;
  wire _00376_;
  wire _00377_;
  wire _00378_;
  wire _00379_;
  wire _00380_;
  wire _00381_;
  wire _00382_;
  wire _00383_;
  wire _00384_;
  wire _00385_;
  wire _00386_;
  wire _00387_;
  wire _00388_;
  wire _00389_;
  wire _00390_;
  wire _00391_;
  wire _00392_;
  wire _00393_;
  wire _00394_;
  wire _00395_;
  wire _00396_;
  wire _00397_;
  wire _00398_;
  wire _00399_;
  wire _00400_;
  wire _00401_;
  wire _00402_;
  wire _00403_;
  wire _00404_;
  wire _00405_;
  wire _00406_;
  wire _00407_;
  wire _00408_;
  wire _00409_;
  wire _00410_;
  wire _00411_;
  wire _00412_;
  wire _00413_;
  wire _00414_;
  wire _00415_;
  wire _00416_;
  wire _00417_;
  wire _00418_;
  wire _00419_;
  wire _00420_;
  wire _00421_;
  wire _00422_;
  wire _00423_;
  wire _00424_;
  wire _00425_;
  wire _00426_;
  wire _00427_;
  wire _00428_;
  wire _00429_;
  wire _00430_;
  wire _00431_;
  wire _00432_;
  wire _00433_;
  wire _00434_;
  wire _00435_;
  wire _00436_;
  wire _00437_;
  wire _00438_;
  wire _00439_;
  wire _00440_;
  wire _00441_;
  wire _00442_;
  wire _00443_;
  wire _00444_;
  wire _00445_;
  wire _00446_;
  wire _00447_;
  wire _00448_;
  wire _00449_;
  wire _00450_;
  wire _00451_;
  wire _00452_;
  wire _00453_;
  wire _00454_;
  wire _00455_;
  wire _00456_;
  wire _00457_;
  wire _00458_;
  wire _00459_;
  wire _00460_;
  wire _00461_;
  wire _00462_;
  wire _00463_;
  wire _00464_;
  wire _00465_;
  wire _00466_;
  wire _00467_;
  wire _00468_;
  wire _00469_;
  wire _00470_;
  wire _00471_;
  wire _00472_;
  wire _00473_;
  wire _00474_;
  wire _00475_;
  wire _00476_;
  wire _00477_;
  wire _00478_;
  wire _00479_;
  wire _00480_;
  wire _00481_;
  wire _00482_;
  wire _00483_;
  wire _00484_;
  wire _00485_;
  wire _00486_;
  wire _00487_;
  wire _00488_;
  wire _00489_;
  wire _00490_;
  wire _00491_;
  wire _00492_;
  wire _00493_;
  wire _00494_;
  wire _00495_;
  wire _00496_;
  wire _00497_;
  wire _00498_;
  wire _00499_;
  wire _00500_;
  wire _00501_;
  wire _00502_;
  wire _00503_;
  wire _00504_;
  wire _00505_;
  wire _00506_;
  wire _00507_;
  wire _00508_;
  wire _00509_;
  wire _00510_;
  wire _00511_;
  wire _00512_;
  wire _00513_;
  wire _00514_;
  wire _00515_;
  wire _00516_;
  wire _00517_;
  wire _00518_;
  wire _00519_;
  wire _00520_;
  wire _00521_;
  wire _00522_;
  wire _00523_;
  wire _00524_;
  wire _00525_;
  wire _00526_;
  wire _00527_;
  wire _00528_;
  wire _00529_;
  wire _00530_;
  wire _00531_;
  wire _00532_;
  wire _00533_;
  wire _00534_;
  wire _00535_;
  wire _00536_;
  wire _00537_;
  wire _00538_;
  wire _00539_;
  wire _00540_;
  wire _00541_;
  wire _00542_;
  wire _00543_;
  wire _00544_;
  wire _00545_;
  wire _00546_;
  wire _00547_;
  wire _00548_;
  wire _00549_;
  wire _00550_;
  wire _00551_;
  wire _00552_;
  wire _00553_;
  wire _00554_;
  wire _00555_;
  wire _00556_;
  wire _00557_;
  wire _00558_;
  wire _00559_;
  wire _00560_;
  wire _00561_;
  wire _00562_;
  wire _00563_;
  wire _00564_;
  wire _00565_;
  wire _00566_;
  wire _00567_;
  wire _00568_;
  wire _00569_;
  wire _00570_;
  wire _00571_;
  wire _00572_;
  wire _00573_;
  wire _00574_;
  wire _00575_;
  wire _00576_;
  wire _00577_;
  wire _00578_;
  wire _00579_;
  wire _00580_;
  wire _00581_;
  wire _00582_;
  wire _00583_;
  wire _00584_;
  wire _00585_;
  wire _00586_;
  wire _00587_;
  wire _00588_;
  wire _00589_;
  wire _00590_;
  wire _00591_;
  wire _00592_;
  wire _00593_;
  wire _00594_;
  wire _00595_;
  wire _00596_;
  wire _00597_;
  wire _00598_;
  wire _00599_;
  wire _00600_;
  wire _00601_;
  wire _00602_;
  wire _00603_;
  wire _00604_;
  wire _00605_;
  wire _00606_;
  wire _00607_;
  wire _00608_;
  wire _00609_;
  wire _00610_;
  wire _00611_;
  wire _00612_;
  wire _00613_;
  wire _00614_;
  wire _00615_;
  wire _00616_;
  wire _00617_;
  wire _00618_;
  wire _00619_;
  wire _00620_;
  wire _00621_;
  wire _00622_;
  wire _00623_;
  wire _00624_;
  wire _00625_;
  wire _00626_;
  wire _00627_;
  wire _00628_;
  wire _00629_;
  wire _00630_;
  wire _00631_;
  wire _00632_;
  wire _00633_;
  wire _00634_;
  wire _00635_;
  wire _00636_;
  wire _00637_;
  wire _00638_;
  wire _00639_;
  wire _00640_;
  wire _00641_;
  wire _00642_;
  wire _00643_;
  wire _00644_;
  wire _00645_;
  wire _00646_;
  wire _00647_;
  wire _00648_;
  wire _00649_;
  wire _00650_;
  wire _00651_;
  wire _00652_;
  wire _00653_;
  wire _00654_;
  wire _00655_;
  wire _00656_;
  wire _00657_;
  wire _00658_;
  wire _00659_;
  wire _00660_;
  wire _00661_;
  wire _00662_;
  wire _00663_;
  wire _00664_;
  wire _00665_;
  wire _00666_;
  wire _00667_;
  wire _00668_;
  wire _00669_;
  wire _00670_;
  wire _00671_;
  wire _00672_;
  wire _00673_;
  wire _00674_;
  wire _00675_;
  wire _00676_;
  wire _00677_;
  wire _00678_;
  wire _00679_;
  wire _00680_;
  wire _00681_;
  wire _00682_;
  wire _00683_;
  wire _00684_;
  wire _00685_;
  wire _00686_;
  wire _00687_;
  wire _00688_;
  wire _00689_;
  wire _00690_;
  wire _00691_;
  wire _00692_;
  wire _00693_;
  wire _00694_;
  wire _00695_;
  wire _00696_;
  wire _00697_;
  wire _00698_;
  wire _00699_;
  wire _00700_;
  wire _00701_;
  wire _00702_;
  wire _00703_;
  wire _00704_;
  wire _00705_;
  wire _00706_;
  wire _00707_;
  wire _00708_;
  wire _00709_;
  wire _00710_;
  wire _00711_;
  wire _00712_;
  wire _00713_;
  wire _00714_;
  wire _00715_;
  wire _00716_;
  wire _00717_;
  wire _00718_;
  wire _00719_;
  wire _00720_;
  wire _00721_;
  wire _00722_;
  wire _00723_;
  wire _00724_;
  wire _00725_;
  wire _00726_;
  wire _00727_;
  wire _00728_;
  wire _00729_;
  wire _00730_;
  wire _00731_;
  wire _00732_;
  wire _00733_;
  wire _00734_;
  wire _00735_;
  wire _00736_;
  wire _00737_;
  wire _00738_;
  wire _00739_;
  wire _00740_;
  wire _00741_;
  wire _00742_;
  wire _00743_;
  wire _00744_;
  wire _00745_;
  wire _00746_;
  wire _00747_;
  wire _00748_;
  wire _00749_;
  wire _00750_;
  wire _00751_;
  wire _00752_;
  wire _00753_;
  wire _00754_;
  wire _00755_;
  wire _00756_;
  wire _00757_;
  wire _00758_;
  wire _00759_;
  wire _00760_;
  wire _00761_;
  wire _00762_;
  wire _00763_;
  wire _00764_;
  wire _00765_;
  wire _00766_;
  wire _00767_;
  wire _00768_;
  wire _00769_;
  wire _00770_;
  wire _00771_;
  wire _00772_;
  wire _00773_;
  wire _00774_;
  wire _00775_;
  wire _00776_;
  wire _00777_;
  wire _00778_;
  wire _00779_;
  wire _00780_;
  wire _00781_;
  wire _00782_;
  wire _00783_;
  wire _00784_;
  wire _00785_;
  wire _00786_;
  wire _00787_;
  wire _00788_;
  wire _00789_;
  wire _00790_;
  wire _00791_;
  wire _00792_;
  wire _00793_;
  wire _00794_;
  wire _00795_;
  wire _00796_;
  wire _00797_;
  wire _00798_;
  wire _00799_;
  wire _00800_;
  wire _00801_;
  wire _00802_;
  wire _00803_;
  wire _00804_;
  wire _00805_;
  wire _00806_;
  wire _00807_;
  wire _00808_;
  wire _00809_;
  wire _00810_;
  wire _00811_;
  wire _00812_;
  wire _00813_;
  wire _00814_;
  wire _00815_;
  wire _00816_;
  wire _00817_;
  wire _00818_;
  wire _00819_;
  wire _00820_;
  wire _00821_;
  wire _00822_;
  wire _00823_;
  wire _00824_;
  wire _00825_;
  wire _00826_;
  wire _00827_;
  wire _00828_;
  wire _00829_;
  wire _00830_;
  wire _00831_;
  wire _00832_;
  wire _00833_;
  wire _00834_;
  wire _00835_;
  wire _00836_;
  wire _00837_;
  wire _00838_;
  wire _00839_;
  wire _00840_;
  wire _00841_;
  wire _00842_;
  wire _00843_;
  wire _00844_;
  wire _00845_;
  wire _00846_;
  wire _00847_;
  wire _00848_;
  wire _00849_;
  wire _00850_;
  wire _00851_;
  wire _00852_;
  wire _00853_;
  wire _00854_;
  wire _00855_;
  wire _00856_;
  wire _00857_;
  wire _00858_;
  wire _00859_;
  wire _00860_;
  wire _00861_;
  wire _00862_;
  wire _00863_;
  wire _00864_;
  wire _00865_;
  wire _00866_;
  wire _00867_;
  wire _00868_;
  wire _00869_;
  wire _00870_;
  wire _00871_;
  wire _00872_;
  wire _00873_;
  wire _00874_;
  wire _00875_;
  wire _00876_;
  wire _00877_;
  wire _00878_;
  wire _00879_;
  wire _00880_;
  wire _00881_;
  wire _00882_;
  wire _00883_;
  wire _00884_;
  wire _00885_;
  wire _00886_;
  wire _00887_;
  wire _00888_;
  wire _00889_;
  wire _00890_;
  wire _00891_;
  wire _00892_;
  wire _00893_;
  wire _00894_;
  wire _00895_;
  wire _00896_;
  wire _00897_;
  wire _00898_;
  wire _00899_;
  wire _00900_;
  wire _00901_;
  wire _00902_;
  wire _00903_;
  wire _00904_;
  wire _00905_;
  wire _00906_;
  wire _00907_;
  wire _00908_;
  wire _00909_;
  wire _00910_;
  wire _00911_;
  wire _00912_;
  wire _00913_;
  wire _00914_;
  wire _00915_;
  wire _00916_;
  wire _00917_;
  wire _00918_;
  wire _00919_;
  wire _00920_;
  wire _00921_;
  wire _00922_;
  wire _00923_;
  wire _00924_;
  wire _00925_;
  wire _00926_;
  wire _00927_;
  wire _00928_;
  wire _00929_;
  wire _00930_;
  wire _00931_;
  wire _00932_;
  wire _00933_;
  wire _00934_;
  wire _00935_;
  wire _00936_;
  wire _00937_;
  wire _00938_;
  wire _00939_;
  wire _00940_;
  wire _00941_;
  wire _00942_;
  wire _00943_;
  wire _00944_;
  wire _00945_;
  wire _00946_;
  wire _00947_;
  wire _00948_;
  wire _00949_;
  wire _00950_;
  wire _00951_;
  wire _00952_;
  wire _00953_;
  wire _00954_;
  wire _00955_;
  wire _00956_;
  wire _00957_;
  wire _00958_;
  wire _00959_;
  wire _00960_;
  wire _00961_;
  wire _00962_;
  wire _00963_;
  wire _00964_;
  wire _00965_;
  wire _00966_;
  wire _00967_;
  wire _00968_;
  wire _00969_;
  wire _00970_;
  wire _00971_;
  wire _00972_;
  wire _00973_;
  wire _00974_;
  wire _00975_;
  wire _00976_;
  wire _00977_;
  wire _00978_;
  wire _00979_;
  wire _00980_;
  wire _00981_;
  wire _00982_;
  wire _00983_;
  wire _00984_;
  wire _00985_;
  wire _00986_;
  wire _00987_;
  wire _00988_;
  wire _00989_;
  wire _00990_;
  wire _00991_;
  wire _00992_;
  wire _00993_;
  wire _00994_;
  wire _00995_;
  wire _00996_;
  wire _00997_;
  wire _00998_;
  wire _00999_;
  wire _01000_;
  wire _01001_;
  wire _01002_;
  wire _01003_;
  wire _01004_;
  wire _01005_;
  wire _01006_;
  wire _01007_;
  wire _01008_;
  wire _01009_;
  wire _01010_;
  wire _01011_;
  wire _01012_;
  wire _01013_;
  wire _01014_;
  wire _01015_;
  wire _01016_;
  wire _01017_;
  wire _01018_;
  wire _01019_;
  wire _01020_;
  wire _01021_;
  wire _01022_;
  wire _01023_;
  wire _01024_;
  wire _01025_;
  wire _01026_;
  wire _01027_;
  wire _01028_;
  wire _01029_;
  wire _01030_;
  wire _01031_;
  wire _01032_;
  wire _01033_;
  wire _01034_;
  wire _01035_;
  wire _01036_;
  wire _01037_;
  wire _01038_;
  wire _01039_;
  wire _01040_;
  wire _01041_;
  wire _01042_;
  wire _01043_;
  wire _01044_;
  wire _01045_;
  wire _01046_;
  wire _01047_;
  wire _01048_;
  wire _01049_;
  wire _01050_;
  wire _01051_;
  wire _01052_;
  wire _01053_;
  wire _01054_;
  wire _01055_;
  wire _01056_;
  wire _01057_;
  wire _01058_;
  wire _01059_;
  wire _01060_;
  wire _01061_;
  wire _01062_;
  wire _01063_;
  wire _01064_;
  wire _01065_;
  wire _01066_;
  wire _01067_;
  wire _01068_;
  wire _01069_;
  wire _01070_;
  wire _01071_;
  wire _01072_;
  wire _01073_;
  wire _01074_;
  wire _01075_;
  wire _01076_;
  wire _01077_;
  wire _01078_;
  wire _01079_;
  wire _01080_;
  wire _01081_;
  wire _01082_;
  wire _01083_;
  wire _01084_;
  wire _01085_;
  wire _01086_;
  wire _01087_;
  wire _01088_;
  wire _01089_;
  wire _01090_;
  wire _01091_;
  wire _01092_;
  wire _01093_;
  wire _01094_;
  wire _01095_;
  wire _01096_;
  wire _01097_;
  wire _01098_;
  wire _01099_;
  wire _01100_;
  wire _01101_;
  wire _01102_;
  wire _01103_;
  wire _01104_;
  wire _01105_;
  wire _01106_;
  wire _01107_;
  wire _01108_;
  wire _01109_;
  wire _01110_;
  wire _01111_;
  wire _01112_;
  wire _01113_;
  wire _01114_;
  wire _01115_;
  wire _01116_;
  wire _01117_;
  wire _01118_;
  wire _01119_;
  wire _01120_;
  wire _01121_;
  wire _01122_;
  wire _01123_;
  wire _01124_;
  wire _01125_;
  wire _01126_;
  wire _01127_;
  wire _01128_;
  wire _01129_;
  wire _01130_;
  wire _01131_;
  wire _01132_;
  wire _01133_;
  wire _01134_;
  wire _01135_;
  wire _01136_;
  wire _01137_;
  wire _01138_;
  wire _01139_;
  wire _01140_;
  wire _01141_;
  wire _01142_;
  wire _01143_;
  wire _01144_;
  wire _01145_;
  wire _01146_;
  wire _01147_;
  wire _01148_;
  wire _01149_;
  wire _01150_;
  wire _01151_;
  wire _01152_;
  wire _01153_;
  wire _01154_;
  wire _01155_;
  wire _01156_;
  wire _01157_;
  wire _01158_;
  wire _01159_;
  wire _01160_;
  wire _01161_;
  wire _01162_;
  wire _01163_;
  wire _01164_;
  wire _01165_;
  wire _01166_;
  wire _01167_;
  wire _01168_;
  wire _01169_;
  wire _01170_;
  wire _01171_;
  wire _01172_;
  wire _01173_;
  wire _01174_;
  wire _01175_;
  wire _01176_;
  wire _01177_;
  wire _01178_;
  wire _01179_;
  wire _01180_;
  wire _01181_;
  wire _01182_;
  wire _01183_;
  wire _01184_;
  wire _01185_;
  wire _01186_;
  wire _01187_;
  wire _01188_;
  wire _01189_;
  wire _01190_;
  wire _01191_;
  wire _01192_;
  wire _01193_;
  wire _01194_;
  wire _01195_;
  wire _01196_;
  wire _01197_;
  wire _01198_;
  wire _01199_;
  wire _01200_;
  wire _01201_;
  wire _01202_;
  wire _01203_;
  wire _01204_;
  wire _01205_;
  wire _01206_;
  wire _01207_;
  wire _01208_;
  wire _01209_;
  wire _01210_;
  wire _01211_;
  wire _01212_;
  wire _01213_;
  wire _01214_;
  wire _01215_;
  wire _01216_;
  wire _01217_;
  wire _01218_;
  wire _01219_;
  wire _01220_;
  wire _01221_;
  wire _01222_;
  wire _01223_;
  wire _01224_;
  wire _01225_;
  wire _01226_;
  wire _01227_;
  wire _01228_;
  wire _01229_;
  wire _01230_;
  wire _01231_;
  wire _01232_;
  wire _01233_;
  wire _01234_;
  wire _01235_;
  wire _01236_;
  wire _01237_;
  wire _01238_;
  wire _01239_;
  wire _01240_;
  wire _01241_;
  wire _01242_;
  wire _01243_;
  wire _01244_;
  wire _01245_;
  wire _01246_;
  wire _01247_;
  wire _01248_;
  wire _01249_;
  wire _01250_;
  wire _01251_;
  wire _01252_;
  wire _01253_;
  wire _01254_;
  wire _01255_;
  wire _01256_;
  wire _01257_;
  wire _01258_;
  wire _01259_;
  wire _01260_;
  wire _01261_;
  wire _01262_;
  wire _01263_;
  wire _01264_;
  wire _01265_;
  wire _01266_;
  wire _01267_;
  wire _01268_;
  wire _01269_;
  wire _01270_;
  wire _01271_;
  wire _01272_;
  wire _01273_;
  wire _01274_;
  wire _01275_;
  wire _01276_;
  wire _01277_;
  wire _01278_;
  wire _01279_;
  wire _01280_;
  wire _01281_;
  wire _01282_;
  wire _01283_;
  wire _01284_;
  wire _01285_;
  wire _01286_;
  wire _01287_;
  wire _01288_;
  wire _01289_;
  wire _01290_;
  wire _01291_;
  wire _01292_;
  wire _01293_;
  wire _01294_;
  wire _01295_;
  wire _01296_;
  wire _01297_;
  wire _01298_;
  wire _01299_;
  wire _01300_;
  wire _01301_;
  wire _01302_;
  wire _01303_;
  wire _01304_;
  wire _01305_;
  wire _01306_;
  wire _01307_;
  wire _01308_;
  wire _01309_;
  wire _01310_;
  wire _01311_;
  wire _01312_;
  wire _01313_;
  wire _01314_;
  wire _01315_;
  wire _01316_;
  wire _01317_;
  wire _01318_;
  wire _01319_;
  wire _01320_;
  wire _01321_;
  wire _01322_;
  wire _01323_;
  wire _01324_;
  wire _01325_;
  wire _01326_;
  wire _01327_;
  wire _01328_;
  wire _01329_;
  wire _01330_;
  wire _01331_;
  wire _01332_;
  wire _01333_;
  wire _01334_;
  wire _01335_;
  wire _01336_;
  wire _01337_;
  wire _01338_;
  wire _01339_;
  wire _01340_;
  wire _01341_;
  wire _01342_;
  wire _01343_;
  wire _01344_;
  wire _01345_;
  wire _01346_;
  wire _01347_;
  wire _01348_;
  wire _01349_;
  wire _01350_;
  wire _01351_;
  wire _01352_;
  wire _01353_;
  wire _01354_;
  wire _01355_;
  wire _01356_;
  wire _01357_;
  wire _01358_;
  wire _01359_;
  wire _01360_;
  wire _01361_;
  wire _01362_;
  wire _01363_;
  wire _01364_;
  wire _01365_;
  wire _01366_;
  wire _01367_;
  wire _01368_;
  wire _01369_;
  wire _01370_;
  wire _01371_;
  wire _01372_;
  wire _01373_;
  wire _01374_;
  wire _01375_;
  wire _01376_;
  wire _01377_;
  wire _01378_;
  wire _01379_;
  wire _01380_;
  wire _01381_;
  wire _01382_;
  wire _01383_;
  wire _01384_;
  wire _01385_;
  wire _01386_;
  wire _01387_;
  wire _01388_;
  wire _01389_;
  wire _01390_;
  wire _01391_;
  wire _01392_;
  wire _01393_;
  wire _01394_;
  wire _01395_;
  wire _01396_;
  wire _01397_;
  wire _01398_;
  wire _01399_;
  wire _01400_;
  wire _01401_;
  wire _01402_;
  wire _01403_;
  wire _01404_;
  wire _01405_;
  wire _01406_;
  wire _01407_;
  wire _01408_;
  wire _01409_;
  wire _01410_;
  wire _01411_;
  wire _01412_;
  wire _01413_;
  wire _01414_;
  wire _01415_;
  wire _01416_;
  wire _01417_;
  wire _01418_;
  wire _01419_;
  wire _01420_;
  wire _01421_;
  wire _01422_;
  wire _01423_;
  wire _01424_;
  wire _01425_;
  wire _01426_;
  wire _01427_;
  wire _01428_;
  wire _01429_;
  wire _01430_;
  wire _01431_;
  wire _01432_;
  wire _01433_;
  wire _01434_;
  wire _01435_;
  wire _01436_;
  wire _01437_;
  wire _01438_;
  wire _01439_;
  wire _01440_;
  wire _01441_;
  wire _01442_;
  wire _01443_;
  wire _01444_;
  wire _01445_;
  wire _01446_;
  wire _01447_;
  wire _01448_;
  wire _01449_;
  wire _01450_;
  wire _01451_;
  wire _01452_;
  wire _01453_;
  wire _01454_;
  wire _01455_;
  wire _01456_;
  wire _01457_;
  wire _01458_;
  wire _01459_;
  wire _01460_;
  wire _01461_;
  wire _01462_;
  wire _01463_;
  wire _01464_;
  wire _01465_;
  wire _01466_;
  wire _01467_;
  wire _01468_;
  wire _01469_;
  wire _01470_;
  wire _01471_;
  wire _01472_;
  wire _01473_;
  wire _01474_;
  wire _01475_;
  wire _01476_;
  wire _01477_;
  wire _01478_;
  wire _01479_;
  wire _01480_;
  wire _01481_;
  wire _01482_;
  wire _01483_;
  wire _01484_;
  wire _01485_;
  wire _01486_;
  wire _01487_;
  wire _01488_;
  wire _01489_;
  wire _01490_;
  wire _01491_;
  wire _01492_;
  wire _01493_;
  wire _01494_;
  wire _01495_;
  wire _01496_;
  wire _01497_;
  wire _01498_;
  wire _01499_;
  wire _01500_;
  wire _01501_;
  wire _01502_;
  wire _01503_;
  wire _01504_;
  wire _01505_;
  wire _01506_;
  wire _01507_;
  wire _01508_;
  wire _01509_;
  wire _01510_;
  wire _01511_;
  wire _01512_;
  wire _01513_;
  wire _01514_;
  wire _01515_;
  wire _01516_;
  wire _01517_;
  wire _01518_;
  wire _01519_;
  wire _01520_;
  wire _01521_;
  wire _01522_;
  wire _01523_;
  wire _01524_;
  wire _01525_;
  wire _01526_;
  wire _01527_;
  wire _01528_;
  wire _01529_;
  wire _01530_;
  wire _01531_;
  wire _01532_;
  wire _01533_;
  wire _01534_;
  wire _01535_;
  wire _01536_;
  wire _01537_;
  wire _01538_;
  wire _01539_;
  wire _01540_;
  wire _01541_;
  wire _01542_;
  wire _01543_;
  wire _01544_;
  wire _01545_;
  wire _01546_;
  wire _01547_;
  wire _01548_;
  wire _01549_;
  wire _01550_;
  wire _01551_;
  wire _01552_;
  wire _01553_;
  wire _01554_;
  wire _01555_;
  wire _01556_;
  wire _01557_;
  wire _01558_;
  wire _01559_;
  wire _01560_;
  wire _01561_;
  wire _01562_;
  wire _01563_;
  wire _01564_;
  wire _01565_;
  wire _01566_;
  wire _01567_;
  wire _01568_;
  wire _01569_;
  wire _01570_;
  wire _01571_;
  wire _01572_;
  wire _01573_;
  wire _01574_;
  wire _01575_;
  wire _01576_;
  wire _01577_;
  wire _01578_;
  wire _01579_;
  wire _01580_;
  wire _01581_;
  wire _01582_;
  wire _01583_;
  wire _01584_;
  wire _01585_;
  wire _01586_;
  wire _01587_;
  wire _01588_;
  wire _01589_;
  wire _01590_;
  wire _01591_;
  wire _01592_;
  wire _01593_;
  wire _01594_;
  wire _01595_;
  wire _01596_;
  wire _01597_;
  wire _01598_;
  wire _01599_;
  wire _01600_;
  wire _01601_;
  wire _01602_;
  wire _01603_;
  wire _01604_;
  wire _01605_;
  wire _01606_;
  wire _01607_;
  wire _01608_;
  wire _01609_;
  wire _01610_;
  wire _01611_;
  wire _01612_;
  wire _01613_;
  wire _01614_;
  wire _01615_;
  wire _01616_;
  wire _01617_;
  wire _01618_;
  wire _01619_;
  wire _01620_;
  wire _01621_;
  wire _01622_;
  wire _01623_;
  wire _01624_;
  wire _01625_;
  wire _01626_;
  wire _01627_;
  wire _01628_;
  wire _01629_;
  wire _01630_;
  wire _01631_;
  wire _01632_;
  wire _01633_;
  wire _01634_;
  wire _01635_;
  wire _01636_;
  wire _01637_;
  wire _01638_;
  wire _01639_;
  wire _01640_;
  wire _01641_;
  wire _01642_;
  wire _01643_;
  wire _01644_;
  wire _01645_;
  wire _01646_;
  wire _01647_;
  wire _01648_;
  wire _01649_;
  wire _01650_;
  wire _01651_;
  wire _01652_;
  wire _01653_;
  wire _01654_;
  wire _01655_;
  wire _01656_;
  wire _01657_;
  wire _01658_;
  wire _01659_;
  wire _01660_;
  wire _01661_;
  wire _01662_;
  wire _01663_;
  wire _01664_;
  wire _01665_;
  wire _01666_;
  wire _01667_;
  wire _01668_;
  wire _01669_;
  wire _01670_;
  wire _01671_;
  wire _01672_;
  wire _01673_;
  wire _01674_;
  wire _01675_;
  wire _01676_;
  wire _01677_;
  wire _01678_;
  wire _01679_;
  wire _01680_;
  wire _01681_;
  wire _01682_;
  wire _01683_;
  wire _01684_;
  wire _01685_;
  wire _01686_;
  wire _01687_;
  wire _01688_;
  wire _01689_;
  wire _01690_;
  wire _01691_;
  wire _01692_;
  wire _01693_;
  wire _01694_;
  wire _01695_;
  wire _01696_;
  wire _01697_;
  wire _01698_;
  wire _01699_;
  wire _01700_;
  wire _01701_;
  wire _01702_;
  wire _01703_;
  wire _01704_;
  wire _01705_;
  wire _01706_;
  wire _01707_;
  wire _01708_;
  wire _01709_;
  wire _01710_;
  wire _01711_;
  wire _01712_;
  wire _01713_;
  wire _01714_;
  wire _01715_;
  wire _01716_;
  wire _01717_;
  wire _01718_;
  wire _01719_;
  wire _01720_;
  wire _01721_;
  wire _01722_;
  wire _01723_;
  wire _01724_;
  wire _01725_;
  wire _01726_;
  wire _01727_;
  wire _01728_;
  wire _01729_;
  wire _01730_;
  wire _01731_;
  wire _01732_;
  wire _01733_;
  wire _01734_;
  wire _01735_;
  wire _01736_;
  wire _01737_;
  wire _01738_;
  wire _01739_;
  wire _01740_;
  wire _01741_;
  wire _01742_;
  wire _01743_;
  wire _01744_;
  wire _01745_;
  wire _01746_;
  wire _01747_;
  wire _01748_;
  wire _01749_;
  wire _01750_;
  wire _01751_;
  wire _01752_;
  wire _01753_;
  wire _01754_;
  wire _01755_;
  wire _01756_;
  wire _01757_;
  wire _01758_;
  wire _01759_;
  wire _01760_;
  wire _01761_;
  wire _01762_;
  wire _01763_;
  wire _01764_;
  wire _01765_;
  wire _01766_;
  wire _01767_;
  wire _01768_;
  wire _01769_;
  wire _01770_;
  wire _01771_;
  wire _01772_;
  wire _01773_;
  wire _01774_;
  wire _01775_;
  wire _01776_;
  wire _01777_;
  wire _01778_;
  wire _01779_;
  wire _01780_;
  wire _01781_;
  wire _01782_;
  wire _01783_;
  wire _01784_;
  wire _01785_;
  wire _01786_;
  wire _01787_;
  wire _01788_;
  wire _01789_;
  wire _01790_;
  wire _01791_;
  wire _01792_;
  wire _01793_;
  wire _01794_;
  wire _01795_;
  wire _01796_;
  wire _01797_;
  wire _01798_;
  wire _01799_;
  wire _01800_;
  wire _01801_;
  wire _01802_;
  wire _01803_;
  wire _01804_;
  wire _01805_;
  wire _01806_;
  wire _01807_;
  wire _01808_;
  wire _01809_;
  wire _01810_;
  wire _01811_;
  wire _01812_;
  wire _01813_;
  wire _01814_;
  wire _01815_;
  wire _01816_;
  wire _01817_;
  wire _01818_;
  wire _01819_;
  wire _01820_;
  wire _01821_;
  wire _01822_;
  wire _01823_;
  wire _01824_;
  wire _01825_;
  wire _01826_;
  wire _01827_;
  wire _01828_;
  wire _01829_;
  wire _01830_;
  wire _01831_;
  wire _01832_;
  wire _01833_;
  wire _01834_;
  wire _01835_;
  wire _01836_;
  wire _01837_;
  wire _01838_;
  wire _01839_;
  wire _01840_;
  wire _01841_;
  wire _01842_;
  wire _01843_;
  wire _01844_;
  wire _01845_;
  wire _01846_;
  wire _01847_;
  wire _01848_;
  wire _01849_;
  wire _01850_;
  wire _01851_;
  wire _01852_;
  wire _01853_;
  wire _01854_;
  wire _01855_;
  wire _01856_;
  wire _01857_;
  wire _01858_;
  wire _01859_;
  wire _01860_;
  wire _01861_;
  wire _01862_;
  wire _01863_;
  wire _01864_;
  wire _01865_;
  wire _01866_;
  wire _01867_;
  wire _01868_;
  wire _01869_;
  wire _01870_;
  wire _01871_;
  wire _01872_;
  wire _01873_;
  wire _01874_;
  wire _01875_;
  wire _01876_;
  wire _01877_;
  wire _01878_;
  wire _01879_;
  wire _01880_;
  wire _01881_;
  wire _01882_;
  wire _01883_;
  wire _01884_;
  wire _01885_;
  wire _01886_;
  wire _01887_;
  wire _01888_;
  wire _01889_;
  wire _01890_;
  wire _01891_;
  wire _01892_;
  wire _01893_;
  wire _01894_;
  wire _01895_;
  wire _01896_;
  wire _01897_;
  wire _01898_;
  wire _01899_;
  wire _01900_;
  wire _01901_;
  wire _01902_;
  wire _01903_;
  wire _01904_;
  wire _01905_;
  wire _01906_;
  wire _01907_;
  wire _01908_;
  wire _01909_;
  wire _01910_;
  wire _01911_;
  wire _01912_;
  wire _01913_;
  wire _01914_;
  wire _01915_;
  wire _01916_;
  wire _01917_;
  wire _01918_;
  wire _01919_;
  wire _01920_;
  wire _01921_;
  wire _01922_;
  wire _01923_;
  wire _01924_;
  wire _01925_;
  wire _01926_;
  wire _01927_;
  wire _01928_;
  wire _01929_;
  wire _01930_;
  wire _01931_;
  wire _01932_;
  wire _01933_;
  wire _01934_;
  wire _01935_;
  wire _01936_;
  wire _01937_;
  wire _01938_;
  wire _01939_;
  wire _01940_;
  wire _01941_;
  wire _01942_;
  wire _01943_;
  wire _01944_;
  wire _01945_;
  wire _01946_;
  wire _01947_;
  wire _01948_;
  wire _01949_;
  wire _01950_;
  wire _01951_;
  wire _01952_;
  wire _01953_;
  wire _01954_;
  wire _01955_;
  wire _01956_;
  wire _01957_;
  wire _01958_;
  wire _01959_;
  wire _01960_;
  wire _01961_;
  wire _01962_;
  wire _01963_;
  wire _01964_;
  wire _01965_;
  wire _01966_;
  wire _01967_;
  wire _01968_;
  wire _01969_;
  wire _01970_;
  wire _01971_;
  wire _01972_;
  wire _01973_;
  wire _01974_;
  wire _01975_;
  wire _01976_;
  wire _01977_;
  wire _01978_;
  wire _01979_;
  wire _01980_;
  wire _01981_;
  wire _01982_;
  wire _01983_;
  wire _01984_;
  wire _01985_;
  wire _01986_;
  wire _01987_;
  wire _01988_;
  wire _01989_;
  wire _01990_;
  wire _01991_;
  wire _01992_;
  wire _01993_;
  wire _01994_;
  wire _01995_;
  wire _01996_;
  wire _01997_;
  wire _01998_;
  wire _01999_;
  wire _02000_;
  wire _02001_;
  wire _02002_;
  wire _02003_;
  wire _02004_;
  wire _02005_;
  wire _02006_;
  wire _02007_;
  wire _02008_;
  wire _02009_;
  wire _02010_;
  wire _02011_;
  wire _02012_;
  wire _02013_;
  wire _02014_;
  wire _02015_;
  wire _02016_;
  wire _02017_;
  wire _02018_;
  wire _02019_;
  wire _02020_;
  wire _02021_;
  wire _02022_;
  wire _02023_;
  wire _02024_;
  wire _02025_;
  wire _02026_;
  wire _02027_;
  wire _02028_;
  wire _02029_;
  wire _02030_;
  wire _02031_;
  wire _02032_;
  wire _02033_;
  wire _02034_;
  wire _02035_;
  wire _02036_;
  wire _02037_;
  wire _02038_;
  wire _02039_;
  wire _02040_;
  wire _02041_;
  wire _02042_;
  wire _02043_;
  wire _02044_;
  wire _02045_;
  wire _02046_;
  wire _02047_;
  wire _02048_;
  wire _02049_;
  wire _02050_;
  wire _02051_;
  wire _02052_;
  wire _02053_;
  wire _02054_;
  wire _02055_;
  wire _02056_;
  wire _02057_;
  wire _02058_;
  wire _02059_;
  wire _02060_;
  wire _02061_;
  wire _02062_;
  wire _02063_;
  wire _02064_;
  wire _02065_;
  wire _02066_;
  wire _02067_;
  wire _02068_;
  wire _02069_;
  wire _02070_;
  wire _02071_;
  wire _02072_;
  wire _02073_;
  wire _02074_;
  wire _02075_;
  wire _02076_;
  wire _02077_;
  wire _02078_;
  wire _02079_;
  wire _02080_;
  wire _02081_;
  wire _02082_;
  wire _02083_;
  wire _02084_;
  wire _02085_;
  wire _02086_;
  wire _02087_;
  wire _02088_;
  wire _02089_;
  wire _02090_;
  wire _02091_;
  wire _02092_;
  wire _02093_;
  wire _02094_;
  wire _02095_;
  wire _02096_;
  wire _02097_;
  wire _02098_;
  wire _02099_;
  wire _02100_;
  wire _02101_;
  wire _02102_;
  wire _02103_;
  wire _02104_;
  wire _02105_;
  wire _02106_;
  wire _02107_;
  wire _02108_;
  wire _02109_;
  wire _02110_;
  wire _02111_;
  wire _02112_;
  wire _02113_;
  wire _02114_;
  wire _02115_;
  wire _02116_;
  wire _02117_;
  wire _02118_;
  wire _02119_;
  wire _02120_;
  wire _02121_;
  wire _02122_;
  wire _02123_;
  wire _02124_;
  wire _02125_;
  wire _02126_;
  wire _02127_;
  wire _02128_;
  wire _02129_;
  wire _02130_;
  wire _02131_;
  wire _02132_;
  wire _02133_;
  wire _02134_;
  wire _02135_;
  wire _02136_;
  wire _02137_;
  wire _02138_;
  wire _02139_;
  wire _02140_;
  wire _02141_;
  wire _02142_;
  wire _02143_;
  wire _02144_;
  wire _02145_;
  wire _02146_;
  wire _02147_;
  wire _02148_;
  wire _02149_;
  wire _02150_;
  wire _02151_;
  wire _02152_;
  wire _02153_;
  wire _02154_;
  wire _02155_;
  wire _02156_;
  wire _02157_;
  wire _02158_;
  wire _02159_;
  wire _02160_;
  wire _02161_;
  wire _02162_;
  wire _02163_;
  wire _02164_;
  wire _02165_;
  wire _02166_;
  wire _02167_;
  wire _02168_;
  wire _02169_;
  wire _02170_;
  wire _02171_;
  wire _02172_;
  wire _02173_;
  wire _02174_;
  wire _02175_;
  wire _02176_;
  wire _02177_;
  wire _02178_;
  wire _02179_;
  wire _02180_;
  wire _02181_;
  wire _02182_;
  wire _02183_;
  wire _02184_;
  wire _02185_;
  wire _02186_;
  wire _02187_;
  wire _02188_;
  wire _02189_;
  wire _02190_;
  wire _02191_;
  wire _02192_;
  wire _02193_;
  wire _02194_;
  wire _02195_;
  wire _02196_;
  wire _02197_;
  wire _02198_;
  wire _02199_;
  wire _02200_;
  wire _02201_;
  wire _02202_;
  wire _02203_;
  wire _02204_;
  wire _02205_;
  wire _02206_;
  wire _02207_;
  wire _02208_;
  wire _02209_;
  wire _02210_;
  wire _02211_;
  wire _02212_;
  wire _02213_;
  wire _02214_;
  wire _02215_;
  wire _02216_;
  wire _02217_;
  wire _02218_;
  wire _02219_;
  wire _02220_;
  wire _02221_;
  wire _02222_;
  wire _02223_;
  wire _02224_;
  wire _02225_;
  wire _02226_;
  wire _02227_;
  wire _02228_;
  wire _02229_;
  wire _02230_;
  wire _02231_;
  wire _02232_;
  wire _02233_;
  wire _02234_;
  wire _02235_;
  wire _02236_;
  wire _02237_;
  wire _02238_;
  wire _02239_;
  wire _02240_;
  wire _02241_;
  wire _02242_;
  wire _02243_;
  wire _02244_;
  wire _02245_;
  wire _02246_;
  wire _02247_;
  wire _02248_;
  wire _02249_;
  wire _02250_;
  wire _02251_;
  wire _02252_;
  wire _02253_;
  wire _02254_;
  wire _02255_;
  wire _02256_;
  wire _02257_;
  wire _02258_;
  wire _02259_;
  wire _02260_;
  wire _02261_;
  wire _02262_;
  wire _02263_;
  wire _02264_;
  wire _02265_;
  wire _02266_;
  wire _02267_;
  wire _02268_;
  wire _02269_;
  wire _02270_;
  wire _02271_;
  wire _02272_;
  wire _02273_;
  wire _02274_;
  wire _02275_;
  wire _02276_;
  wire _02277_;
  wire _02278_;
  wire _02279_;
  wire _02280_;
  wire _02281_;
  wire _02282_;
  wire _02283_;
  wire _02284_;
  wire _02285_;
  wire _02286_;
  wire _02287_;
  wire _02288_;
  wire _02289_;
  wire _02290_;
  wire _02291_;
  wire _02292_;
  wire _02293_;
  wire _02294_;
  wire _02295_;
  wire _02296_;
  wire _02297_;
  wire _02298_;
  wire _02299_;
  wire _02300_;
  wire _02301_;
  wire _02302_;
  wire _02303_;
  wire _02304_;
  wire _02305_;
  wire _02306_;
  wire _02307_;
  wire _02308_;
  wire _02309_;
  wire _02310_;
  wire _02311_;
  wire _02312_;
  wire _02313_;
  wire _02314_;
  wire _02315_;
  wire _02316_;
  wire _02317_;
  wire _02318_;
  wire _02319_;
  wire _02320_;
  wire _02321_;
  wire _02322_;
  wire _02323_;
  wire _02324_;
  wire _02325_;
  wire _02326_;
  wire _02327_;
  wire _02328_;
  wire _02329_;
  wire _02330_;
  wire _02331_;
  wire _02332_;
  wire _02333_;
  wire _02334_;
  wire _02335_;
  wire _02336_;
  wire _02337_;
  wire _02338_;
  wire _02339_;
  wire _02340_;
  wire _02341_;
  wire _02342_;
  wire _02343_;
  wire _02344_;
  wire _02345_;
  wire _02346_;
  wire _02347_;
  wire _02348_;
  wire _02349_;
  wire _02350_;
  wire _02351_;
  wire _02352_;
  wire _02353_;
  wire _02354_;
  wire _02355_;
  wire _02356_;
  wire _02357_;
  wire _02358_;
  wire _02359_;
  wire _02360_;
  wire _02361_;
  wire _02362_;
  wire _02363_;
  wire _02364_;
  wire _02365_;
  wire _02366_;
  wire _02367_;
  wire _02368_;
  wire _02369_;
  wire _02370_;
  wire _02371_;
  wire _02372_;
  wire _02373_;
  wire _02374_;
  wire _02375_;
  wire _02376_;
  wire _02377_;
  wire _02378_;
  wire _02379_;
  wire _02380_;
  wire _02381_;
  wire _02382_;
  wire _02383_;
  wire _02384_;
  wire _02385_;
  wire _02386_;
  wire _02387_;
  wire _02388_;
  wire _02389_;
  wire _02390_;
  wire _02391_;
  wire _02392_;
  wire _02393_;
  wire _02394_;
  wire _02395_;
  wire _02396_;
  wire _02397_;
  wire _02398_;
  wire _02399_;
  wire _02400_;
  wire _02401_;
  wire _02402_;
  wire _02403_;
  wire _02404_;
  wire _02405_;
  wire _02406_;
  wire _02407_;
  wire _02408_;
  wire _02409_;
  wire _02410_;
  wire _02411_;
  wire _02412_;
  wire _02413_;
  wire _02414_;
  wire _02415_;
  wire _02416_;
  wire _02417_;
  wire _02418_;
  wire _02419_;
  wire _02420_;
  wire _02421_;
  wire _02422_;
  wire _02423_;
  wire _02424_;
  wire _02425_;
  wire _02426_;
  wire _02427_;
  wire _02428_;
  wire _02429_;
  wire _02430_;
  wire _02431_;
  wire _02432_;
  wire _02433_;
  wire _02434_;
  wire _02435_;
  wire _02436_;
  wire _02437_;
  wire _02438_;
  wire _02439_;
  wire _02440_;
  wire _02441_;
  wire _02442_;
  wire _02443_;
  wire _02444_;
  wire _02445_;
  wire _02446_;
  wire _02447_;
  wire _02448_;
  wire _02449_;
  wire _02450_;
  wire _02451_;
  wire _02452_;
  wire _02453_;
  wire _02454_;
  wire _02455_;
  wire _02456_;
  wire _02457_;
  wire _02458_;
  wire _02459_;
  wire _02460_;
  wire _02461_;
  wire _02462_;
  wire _02463_;
  wire _02464_;
  wire _02465_;
  wire _02466_;
  wire _02467_;
  wire _02468_;
  wire _02469_;
  wire _02470_;
  wire _02471_;
  wire _02472_;
  wire _02473_;
  wire _02474_;
  wire _02475_;
  wire _02476_;
  wire _02477_;
  wire _02478_;
  wire _02479_;
  wire _02480_;
  wire _02481_;
  wire _02482_;
  wire _02483_;
  wire _02484_;
  wire _02485_;
  wire _02486_;
  wire _02487_;
  wire _02488_;
  wire _02489_;
  wire _02490_;
  wire _02491_;
  wire _02492_;
  wire _02493_;
  wire _02494_;
  wire _02495_;
  wire _02496_;
  wire _02497_;
  wire _02498_;
  wire _02499_;
  wire _02500_;
  wire _02501_;
  wire _02502_;
  wire _02503_;
  wire _02504_;
  wire _02505_;
  wire _02506_;
  wire _02507_;
  wire _02508_;
  wire _02509_;
  wire _02510_;
  wire _02511_;
  wire _02512_;
  wire _02513_;
  wire _02514_;
  wire _02515_;
  wire _02516_;
  wire _02517_;
  wire _02518_;
  wire _02519_;
  wire _02520_;
  wire _02521_;
  wire _02522_;
  wire _02523_;
  wire _02524_;
  wire _02525_;
  wire _02526_;
  wire _02527_;
  wire _02528_;
  wire _02529_;
  wire _02530_;
  wire _02531_;
  wire _02532_;
  wire _02533_;
  wire _02534_;
  wire _02535_;
  wire _02536_;
  wire _02537_;
  wire _02538_;
  wire _02539_;
  wire _02540_;
  wire _02541_;
  wire _02542_;
  wire _02543_;
  wire _02544_;
  wire _02545_;
  wire _02546_;
  wire _02547_;
  wire _02548_;
  wire _02549_;
  wire _02550_;
  wire _02551_;
  wire _02552_;
  wire _02553_;
  wire _02554_;
  wire _02555_;
  wire _02556_;
  wire _02557_;
  wire _02558_;
  wire _02559_;
  wire _02560_;
  wire _02561_;
  wire _02562_;
  wire _02563_;
  wire _02564_;
  wire _02565_;
  wire _02566_;
  wire _02567_;
  wire _02568_;
  wire _02569_;
  wire _02570_;
  wire _02571_;
  wire _02572_;
  wire _02573_;
  wire _02574_;
  wire _02575_;
  wire _02576_;
  wire _02577_;
  wire _02578_;
  wire _02579_;
  wire _02580_;
  wire _02581_;
  wire _02582_;
  wire _02583_;
  wire _02584_;
  wire _02585_;
  wire _02586_;
  wire _02587_;
  wire _02588_;
  wire _02589_;
  wire _02590_;
  wire _02591_;
  wire _02592_;
  wire _02593_;
  wire _02594_;
  wire _02595_;
  wire _02596_;
  wire _02597_;
  wire _02598_;
  wire _02599_;
  wire _02600_;
  wire _02601_;
  wire _02602_;
  wire _02603_;
  wire _02604_;
  wire _02605_;
  wire _02606_;
  wire _02607_;
  wire _02608_;
  wire _02609_;
  wire _02610_;
  wire _02611_;
  wire _02612_;
  wire _02613_;
  wire _02614_;
  wire _02615_;
  wire _02616_;
  wire _02617_;
  wire _02618_;
  wire _02619_;
  wire _02620_;
  wire _02621_;
  wire _02622_;
  wire _02623_;
  wire _02624_;
  wire _02625_;
  wire _02626_;
  wire _02627_;
  wire _02628_;
  wire _02629_;
  wire _02630_;
  wire _02631_;
  wire _02632_;
  wire _02633_;
  wire _02634_;
  wire _02635_;
  wire _02636_;
  wire _02637_;
  wire _02638_;
  wire _02639_;
  wire _02640_;
  wire _02641_;
  wire _02642_;
  wire _02643_;
  wire _02644_;
  wire _02645_;
  wire _02646_;
  wire _02647_;
  wire _02648_;
  wire _02649_;
  wire _02650_;
  wire _02651_;
  wire _02652_;
  wire _02653_;
  wire _02654_;
  wire _02655_;
  wire _02656_;
  wire _02657_;
  wire _02658_;
  wire _02659_;
  wire _02660_;
  wire _02661_;
  wire _02662_;
  wire _02663_;
  wire _02664_;
  wire _02665_;
  wire _02666_;
  wire _02667_;
  wire _02668_;
  wire _02669_;
  wire _02670_;
  wire _02671_;
  wire _02672_;
  wire _02673_;
  wire _02674_;
  wire _02675_;
  wire _02676_;
  wire _02677_;
  wire _02678_;
  wire _02679_;
  wire _02680_;
  wire _02681_;
  wire _02682_;
  wire _02683_;
  wire _02684_;
  wire _02685_;
  wire _02686_;
  wire _02687_;
  wire _02688_;
  wire _02689_;
  wire _02690_;
  wire _02691_;
  wire _02692_;
  wire _02693_;
  wire _02694_;
  wire _02695_;
  wire _02696_;
  wire _02697_;
  wire _02698_;
  wire _02699_;
  wire _02700_;
  wire _02701_;
  wire _02702_;
  wire _02703_;
  wire _02704_;
  wire _02705_;
  wire _02706_;
  wire _02707_;
  wire _02708_;
  wire _02709_;
  wire _02710_;
  wire _02711_;
  wire _02712_;
  wire _02713_;
  wire _02714_;
  wire _02715_;
  wire _02716_;
  wire _02717_;
  wire _02718_;
  wire _02719_;
  wire _02720_;
  wire _02721_;
  wire _02722_;
  wire _02723_;
  wire _02724_;
  wire _02725_;
  wire _02726_;
  wire _02727_;
  wire _02728_;
  wire _02729_;
  wire _02730_;
  wire _02731_;
  wire _02732_;
  wire _02733_;
  wire _02734_;
  wire _02735_;
  wire _02736_;
  wire _02737_;
  wire _02738_;
  wire _02739_;
  wire _02740_;
  wire _02741_;
  wire _02742_;
  wire _02743_;
  wire _02744_;
  wire _02745_;
  wire _02746_;
  wire _02747_;
  wire _02748_;
  wire _02749_;
  wire _02750_;
  wire _02751_;
  wire _02752_;
  wire _02753_;
  wire _02754_;
  wire _02755_;
  wire _02756_;
  wire _02757_;
  wire _02758_;
  wire _02759_;
  wire _02760_;
  wire _02761_;
  wire _02762_;
  wire _02763_;
  wire _02764_;
  wire _02765_;
  wire _02766_;
  wire _02767_;
  wire _02768_;
  wire _02769_;
  wire _02770_;
  wire _02771_;
  wire _02772_;
  wire _02773_;
  wire _02774_;
  wire _02775_;
  wire _02776_;
  wire _02777_;
  wire _02778_;
  wire _02779_;
  wire _02780_;
  wire _02781_;
  wire _02782_;
  wire _02783_;
  wire _02784_;
  wire _02785_;
  wire _02786_;
  wire _02787_;
  wire _02788_;
  wire _02789_;
  wire _02790_;
  wire _02791_;
  wire _02792_;
  wire _02793_;
  wire _02794_;
  wire _02795_;
  wire _02796_;
  wire _02797_;
  wire _02798_;
  wire _02799_;
  wire _02800_;
  wire _02801_;
  wire _02802_;
  wire _02803_;
  wire _02804_;
  wire _02805_;
  wire _02806_;
  wire _02807_;
  wire _02808_;
  wire _02809_;
  wire _02810_;
  wire _02811_;
  wire _02812_;
  wire _02813_;
  wire _02814_;
  wire _02815_;
  wire _02816_;
  (* hdlname = "cell_0_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_0.clk ;
  (* hdlname = "cell_0_0 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_0_0.f_down ;
  (* hdlname = "cell_0_0 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_0_0.f_left ;
  (* hdlname = "cell_0_0 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_0_0.f_right ;
  (* hdlname = "cell_0_0 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_0_0.f_up ;
  (* hdlname = "cell_0_0 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_0_0.in_concat ;
  (* hdlname = "cell_0_0 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_0_0.in_down ;
  (* hdlname = "cell_0_0 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_0_0.in_left ;
  (* hdlname = "cell_0_0 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_0_0.in_right ;
  (* hdlname = "cell_0_0 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_0_0.in_up ;
  (* hdlname = "cell_0_0 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_0_0.out_down ;
  (* hdlname = "cell_0_0 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_0_0.out_left ;
  (* hdlname = "cell_0_0 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_0_0.out_reg  = 4'h0;
  (* hdlname = "cell_0_0 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_0_0.out_right ;
  (* hdlname = "cell_0_0 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_0_0.out_up ;
  (* hdlname = "cell_0_0 port$1104$0" *)
  (* src = "hw.v:7186.16-7186.28" *)
  wire [63:0] \cell_0_0.port$1104$0 ;
  (* hdlname = "cell_0_0 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_0_0.program_down ;
  (* hdlname = "cell_0_0 program_down_reg" *)
  (* init = 16'bxxxxx0x0xxxxx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "1 3 4 5 6 7 9 11 12 13 14 15" *)
  wire [15:0] \cell_0_0.program_down_reg ;
  (* hdlname = "cell_0_0 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_0_0.program_enable ;
  (* hdlname = "cell_0_0 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_0_0.program_left ;
  (* hdlname = "cell_0_0 program_left_reg" *)
  (* init = 16'bxxxxx0x0xxxxx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "1 3 4 5 6 7 9 11 12 13 14 15" *)
  wire [15:0] \cell_0_0.program_left_reg ;
  (* hdlname = "cell_0_0 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_0_0.program_right ;
  (* hdlname = "cell_0_0 program_right_reg" *)
  (* init = 16'bxxxxx0x0xxxxx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "1 3 4 5 6 7 9 11 12 13 14 15" *)
  wire [15:0] \cell_0_0.program_right_reg ;
  (* hdlname = "cell_0_0 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_0_0.program_rst ;
  (* hdlname = "cell_0_0 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_0_0.program_up ;
  (* hdlname = "cell_0_0 program_up_reg" *)
  (* init = 16'bxxxxx0x0xxxxx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "1 3 4 5 6 7 9 11 12 13 14 15" *)
  wire [15:0] \cell_0_0.program_up_reg ;
  (* hdlname = "cell_0_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_0.rst ;
  (* hdlname = "cell_0_0 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_0_0.run_enable ;
  (* hdlname = "cell_0_0 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_0_0.run_rst ;
  (* hdlname = "cell_0_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_1.clk ;
  (* hdlname = "cell_0_1 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_0_1.f_down ;
  (* hdlname = "cell_0_1 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_0_1.f_left ;
  (* hdlname = "cell_0_1 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_0_1.f_right ;
  (* hdlname = "cell_0_1 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_0_1.f_up ;
  (* hdlname = "cell_0_1 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_0_1.in_concat ;
  (* hdlname = "cell_0_1 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_0_1.in_down ;
  (* hdlname = "cell_0_1 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_0_1.in_left ;
  (* hdlname = "cell_0_1 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_0_1.in_right ;
  (* hdlname = "cell_0_1 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_0_1.in_up ;
  (* hdlname = "cell_0_1 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_0_1.out_down ;
  (* hdlname = "cell_0_1 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_0_1.out_left ;
  (* hdlname = "cell_0_1 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_0_1.out_reg  = 4'h0;
  (* hdlname = "cell_0_1 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_0_1.out_right ;
  (* hdlname = "cell_0_1 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_0_1.out_up ;
  (* hdlname = "cell_0_1 port$1124$0" *)
  (* src = "hw.v:7355.16-7355.28" *)
  wire [63:0] \cell_0_1.port$1124$0 ;
  (* hdlname = "cell_0_1 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_0_1.program_down ;
  (* hdlname = "cell_0_1 program_down_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_1.program_down_reg ;
  (* hdlname = "cell_0_1 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_0_1.program_enable ;
  (* hdlname = "cell_0_1 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_0_1.program_left ;
  (* hdlname = "cell_0_1 program_left_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_1.program_left_reg ;
  (* hdlname = "cell_0_1 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_0_1.program_right ;
  (* hdlname = "cell_0_1 program_right_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_1.program_right_reg ;
  (* hdlname = "cell_0_1 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_0_1.program_rst ;
  (* hdlname = "cell_0_1 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_0_1.program_up ;
  (* hdlname = "cell_0_1 program_up_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_1.program_up_reg ;
  (* hdlname = "cell_0_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_1.rst ;
  (* hdlname = "cell_0_1 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_0_1.run_enable ;
  (* hdlname = "cell_0_1 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_0_1.run_rst ;
  (* hdlname = "cell_0_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_2.clk ;
  (* hdlname = "cell_0_2 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_0_2.f_down ;
  (* hdlname = "cell_0_2 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_0_2.f_left ;
  (* hdlname = "cell_0_2 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_0_2.f_right ;
  (* hdlname = "cell_0_2 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_0_2.f_up ;
  (* hdlname = "cell_0_2 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_0_2.in_concat ;
  (* hdlname = "cell_0_2 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_0_2.in_down ;
  (* hdlname = "cell_0_2 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_0_2.in_left ;
  (* hdlname = "cell_0_2 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_0_2.in_right ;
  (* hdlname = "cell_0_2 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_0_2.in_up ;
  (* hdlname = "cell_0_2 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_0_2.out_down ;
  (* hdlname = "cell_0_2 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_0_2.out_left ;
  (* hdlname = "cell_0_2 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_0_2.out_reg  = 4'h0;
  (* hdlname = "cell_0_2 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_0_2.out_right ;
  (* hdlname = "cell_0_2 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_0_2.out_up ;
  (* hdlname = "cell_0_2 port$1144$0" *)
  (* src = "hw.v:7523.16-7523.28" *)
  wire [63:0] \cell_0_2.port$1144$0 ;
  (* hdlname = "cell_0_2 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_0_2.program_down ;
  (* hdlname = "cell_0_2 program_down_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_2.program_down_reg ;
  (* hdlname = "cell_0_2 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_0_2.program_enable ;
  (* hdlname = "cell_0_2 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_0_2.program_left ;
  (* hdlname = "cell_0_2 program_left_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_2.program_left_reg ;
  (* hdlname = "cell_0_2 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_0_2.program_right ;
  (* hdlname = "cell_0_2 program_right_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_2.program_right_reg ;
  (* hdlname = "cell_0_2 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_0_2.program_rst ;
  (* hdlname = "cell_0_2 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_0_2.program_up ;
  (* hdlname = "cell_0_2 program_up_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_2.program_up_reg ;
  (* hdlname = "cell_0_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_2.rst ;
  (* hdlname = "cell_0_2 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_0_2.run_enable ;
  (* hdlname = "cell_0_2 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_0_2.run_rst ;
  (* hdlname = "cell_0_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_3.clk ;
  (* hdlname = "cell_0_3 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_0_3.f_down ;
  (* hdlname = "cell_0_3 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_0_3.f_left ;
  (* hdlname = "cell_0_3 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_0_3.f_right ;
  (* hdlname = "cell_0_3 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_0_3.f_up ;
  (* hdlname = "cell_0_3 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_0_3.in_concat ;
  (* hdlname = "cell_0_3 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_0_3.in_down ;
  (* hdlname = "cell_0_3 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_0_3.in_left ;
  (* hdlname = "cell_0_3 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_0_3.in_right ;
  (* hdlname = "cell_0_3 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_0_3.in_up ;
  (* hdlname = "cell_0_3 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_0_3.out_down ;
  (* hdlname = "cell_0_3 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_0_3.out_left ;
  (* hdlname = "cell_0_3 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_0_3.out_reg  = 4'h0;
  (* hdlname = "cell_0_3 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_0_3.out_right ;
  (* hdlname = "cell_0_3 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_0_3.out_up ;
  (* hdlname = "cell_0_3 port$1164$0" *)
  (* src = "hw.v:7691.16-7691.28" *)
  wire [63:0] \cell_0_3.port$1164$0 ;
  (* hdlname = "cell_0_3 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_0_3.program_down ;
  (* hdlname = "cell_0_3 program_down_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_3.program_down_reg ;
  (* hdlname = "cell_0_3 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_0_3.program_enable ;
  (* hdlname = "cell_0_3 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_0_3.program_left ;
  (* hdlname = "cell_0_3 program_left_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_3.program_left_reg ;
  (* hdlname = "cell_0_3 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_0_3.program_right ;
  (* hdlname = "cell_0_3 program_right_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_3.program_right_reg ;
  (* hdlname = "cell_0_3 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_0_3.program_rst ;
  (* hdlname = "cell_0_3 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_0_3.program_up ;
  (* hdlname = "cell_0_3 program_up_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_3.program_up_reg ;
  (* hdlname = "cell_0_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_3.rst ;
  (* hdlname = "cell_0_3 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_0_3.run_enable ;
  (* hdlname = "cell_0_3 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_0_3.run_rst ;
  (* hdlname = "cell_0_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_4.clk ;
  (* hdlname = "cell_0_4 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_0_4.f_down ;
  (* hdlname = "cell_0_4 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_0_4.f_left ;
  (* hdlname = "cell_0_4 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_0_4.f_right ;
  (* hdlname = "cell_0_4 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_0_4.f_up ;
  (* hdlname = "cell_0_4 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_0_4.in_concat ;
  (* hdlname = "cell_0_4 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_0_4.in_down ;
  (* hdlname = "cell_0_4 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_0_4.in_left ;
  (* hdlname = "cell_0_4 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_0_4.in_right ;
  (* hdlname = "cell_0_4 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_0_4.in_up ;
  (* hdlname = "cell_0_4 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_0_4.out_down ;
  (* hdlname = "cell_0_4 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_0_4.out_left ;
  (* hdlname = "cell_0_4 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_0_4.out_reg  = 4'h0;
  (* hdlname = "cell_0_4 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_0_4.out_right ;
  (* hdlname = "cell_0_4 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_0_4.out_up ;
  (* hdlname = "cell_0_4 port$1184$0" *)
  (* src = "hw.v:7859.16-7859.28" *)
  wire [63:0] \cell_0_4.port$1184$0 ;
  (* hdlname = "cell_0_4 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_0_4.program_down ;
  (* hdlname = "cell_0_4 program_down_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_4.program_down_reg ;
  (* hdlname = "cell_0_4 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_0_4.program_enable ;
  (* hdlname = "cell_0_4 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_0_4.program_left ;
  (* hdlname = "cell_0_4 program_left_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_4.program_left_reg ;
  (* hdlname = "cell_0_4 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_0_4.program_right ;
  (* hdlname = "cell_0_4 program_right_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_4.program_right_reg ;
  (* hdlname = "cell_0_4 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_0_4.program_rst ;
  (* hdlname = "cell_0_4 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_0_4.program_up ;
  (* hdlname = "cell_0_4 program_up_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_4.program_up_reg ;
  (* hdlname = "cell_0_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_4.rst ;
  (* hdlname = "cell_0_4 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_0_4.run_enable ;
  (* hdlname = "cell_0_4 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_0_4.run_rst ;
  (* hdlname = "cell_0_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_5.clk ;
  (* hdlname = "cell_0_5 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_0_5.f_down ;
  (* hdlname = "cell_0_5 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_0_5.f_left ;
  (* hdlname = "cell_0_5 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_0_5.f_right ;
  (* hdlname = "cell_0_5 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_0_5.f_up ;
  (* hdlname = "cell_0_5 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_0_5.in_concat ;
  (* hdlname = "cell_0_5 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_0_5.in_down ;
  (* hdlname = "cell_0_5 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_0_5.in_left ;
  (* hdlname = "cell_0_5 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_0_5.in_right ;
  (* hdlname = "cell_0_5 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_0_5.in_up ;
  (* hdlname = "cell_0_5 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_0_5.out_down ;
  (* hdlname = "cell_0_5 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_0_5.out_left ;
  (* hdlname = "cell_0_5 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_0_5.out_reg  = 4'h0;
  (* hdlname = "cell_0_5 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_0_5.out_right ;
  (* hdlname = "cell_0_5 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_0_5.out_up ;
  (* hdlname = "cell_0_5 port$1204$0" *)
  (* src = "hw.v:8027.16-8027.28" *)
  wire [63:0] \cell_0_5.port$1204$0 ;
  (* hdlname = "cell_0_5 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_0_5.program_down ;
  (* hdlname = "cell_0_5 program_down_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_5.program_down_reg ;
  (* hdlname = "cell_0_5 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_0_5.program_enable ;
  (* hdlname = "cell_0_5 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_0_5.program_left ;
  (* hdlname = "cell_0_5 program_left_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_5.program_left_reg ;
  (* hdlname = "cell_0_5 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_0_5.program_right ;
  (* hdlname = "cell_0_5 program_right_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_5.program_right_reg ;
  (* hdlname = "cell_0_5 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_0_5.program_rst ;
  (* hdlname = "cell_0_5 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_0_5.program_up ;
  (* hdlname = "cell_0_5 program_up_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_5.program_up_reg ;
  (* hdlname = "cell_0_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_5.rst ;
  (* hdlname = "cell_0_5 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_0_5.run_enable ;
  (* hdlname = "cell_0_5 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_0_5.run_rst ;
  (* hdlname = "cell_0_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_6.clk ;
  (* hdlname = "cell_0_6 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_0_6.f_down ;
  (* hdlname = "cell_0_6 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_0_6.f_left ;
  (* hdlname = "cell_0_6 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_0_6.f_right ;
  (* hdlname = "cell_0_6 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_0_6.f_up ;
  (* hdlname = "cell_0_6 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_0_6.in_concat ;
  (* hdlname = "cell_0_6 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_0_6.in_down ;
  (* hdlname = "cell_0_6 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_0_6.in_left ;
  (* hdlname = "cell_0_6 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_0_6.in_right ;
  (* hdlname = "cell_0_6 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_0_6.in_up ;
  (* hdlname = "cell_0_6 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_0_6.out_down ;
  (* hdlname = "cell_0_6 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_0_6.out_left ;
  (* hdlname = "cell_0_6 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_0_6.out_reg  = 4'h0;
  (* hdlname = "cell_0_6 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_0_6.out_right ;
  (* hdlname = "cell_0_6 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_0_6.out_up ;
  (* hdlname = "cell_0_6 port$1224$0" *)
  (* src = "hw.v:8195.16-8195.28" *)
  wire [63:0] \cell_0_6.port$1224$0 ;
  (* hdlname = "cell_0_6 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_0_6.program_down ;
  (* hdlname = "cell_0_6 program_down_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_6.program_down_reg ;
  (* hdlname = "cell_0_6 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_0_6.program_enable ;
  (* hdlname = "cell_0_6 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_0_6.program_left ;
  (* hdlname = "cell_0_6 program_left_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_6.program_left_reg ;
  (* hdlname = "cell_0_6 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_0_6.program_right ;
  (* hdlname = "cell_0_6 program_right_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_6.program_right_reg ;
  (* hdlname = "cell_0_6 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_0_6.program_rst ;
  (* hdlname = "cell_0_6 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_0_6.program_up ;
  (* hdlname = "cell_0_6 program_up_reg" *)
  (* init = 16'bx0x0x0x0x0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \cell_0_6.program_up_reg ;
  (* hdlname = "cell_0_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_6.rst ;
  (* hdlname = "cell_0_6 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_0_6.run_enable ;
  (* hdlname = "cell_0_6 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_0_6.run_rst ;
  (* hdlname = "cell_0_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_7.clk ;
  (* hdlname = "cell_0_7 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_0_7.f_down ;
  (* hdlname = "cell_0_7 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_0_7.f_left ;
  (* hdlname = "cell_0_7 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_0_7.f_right ;
  (* hdlname = "cell_0_7 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_0_7.f_up ;
  (* hdlname = "cell_0_7 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_0_7.in_concat ;
  (* hdlname = "cell_0_7 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_0_7.in_down ;
  (* hdlname = "cell_0_7 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_0_7.in_left ;
  (* hdlname = "cell_0_7 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_0_7.in_right ;
  (* hdlname = "cell_0_7 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_0_7.in_up ;
  (* hdlname = "cell_0_7 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_0_7.out_down ;
  (* hdlname = "cell_0_7 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_0_7.out_left ;
  (* hdlname = "cell_0_7 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_0_7.out_reg  = 4'h0;
  (* hdlname = "cell_0_7 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_0_7.out_right ;
  (* hdlname = "cell_0_7 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_0_7.out_up ;
  (* hdlname = "cell_0_7 port$1244$0" *)
  (* src = "hw.v:8362.16-8362.28" *)
  wire [63:0] \cell_0_7.port$1244$0 ;
  (* hdlname = "cell_0_7 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_0_7.program_down ;
  (* hdlname = "cell_0_7 program_down_reg" *)
  (* init = 16'bxxxxxxxxx0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "1 3 5 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_0_7.program_down_reg ;
  (* hdlname = "cell_0_7 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_0_7.program_enable ;
  (* hdlname = "cell_0_7 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_0_7.program_left ;
  (* hdlname = "cell_0_7 program_left_reg" *)
  (* init = 16'bxxxxxxxxx0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "1 3 5 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_0_7.program_left_reg ;
  (* hdlname = "cell_0_7 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_0_7.program_right ;
  (* hdlname = "cell_0_7 program_right_reg" *)
  (* init = 16'bxxxxxxxxx0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "1 3 5 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_0_7.program_right_reg ;
  (* hdlname = "cell_0_7 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_0_7.program_rst ;
  (* hdlname = "cell_0_7 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_0_7.program_up ;
  (* hdlname = "cell_0_7 program_up_reg" *)
  (* init = 16'bxxxxxxxxx0x0x0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "1 3 5 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_0_7.program_up_reg ;
  (* hdlname = "cell_0_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_0_7.rst ;
  (* hdlname = "cell_0_7 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_0_7.run_enable ;
  (* hdlname = "cell_0_7 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_0_7.run_rst ;
  (* hdlname = "cell_1_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_0.clk ;
  (* hdlname = "cell_1_0 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_1_0.f_down ;
  (* hdlname = "cell_1_0 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_1_0.f_left ;
  (* hdlname = "cell_1_0 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_1_0.f_right ;
  (* hdlname = "cell_1_0 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_1_0.f_up ;
  (* hdlname = "cell_1_0 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_1_0.in_concat ;
  (* hdlname = "cell_1_0 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_1_0.in_down ;
  (* hdlname = "cell_1_0 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_1_0.in_left ;
  (* hdlname = "cell_1_0 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_1_0.in_right ;
  (* hdlname = "cell_1_0 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_1_0.in_up ;
  (* hdlname = "cell_1_0 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_1_0.out_down ;
  (* hdlname = "cell_1_0 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_1_0.out_left ;
  (* hdlname = "cell_1_0 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_1_0.out_reg  = 4'h0;
  (* hdlname = "cell_1_0 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_1_0.out_right ;
  (* hdlname = "cell_1_0 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_1_0.out_up ;
  (* hdlname = "cell_1_0 port$1264$0" *)
  (* src = "hw.v:8531.16-8531.28" *)
  wire [63:0] \cell_1_0.port$1264$0 ;
  (* hdlname = "cell_1_0 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_1_0.program_down ;
  (* hdlname = "cell_1_0 program_down_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_1_0.program_down_reg ;
  (* hdlname = "cell_1_0 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_1_0.program_enable ;
  (* hdlname = "cell_1_0 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_1_0.program_left ;
  (* hdlname = "cell_1_0 program_left_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_1_0.program_left_reg ;
  (* hdlname = "cell_1_0 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_1_0.program_right ;
  (* hdlname = "cell_1_0 program_right_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_1_0.program_right_reg ;
  (* hdlname = "cell_1_0 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_1_0.program_rst ;
  (* hdlname = "cell_1_0 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_1_0.program_up ;
  (* hdlname = "cell_1_0 program_up_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_1_0.program_up_reg ;
  (* hdlname = "cell_1_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_0.rst ;
  (* hdlname = "cell_1_0 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_1_0.run_enable ;
  (* hdlname = "cell_1_0 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_1_0.run_rst ;
  (* hdlname = "cell_1_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_1.clk ;
  (* hdlname = "cell_1_1 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_1_1.f_down ;
  (* hdlname = "cell_1_1 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_1_1.f_left ;
  (* hdlname = "cell_1_1 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_1_1.f_right ;
  (* hdlname = "cell_1_1 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_1_1.f_up ;
  (* hdlname = "cell_1_1 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_1_1.in_concat ;
  (* hdlname = "cell_1_1 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_1_1.in_down ;
  (* hdlname = "cell_1_1 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_1_1.in_left ;
  (* hdlname = "cell_1_1 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_1_1.in_right ;
  (* hdlname = "cell_1_1 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_1_1.in_up ;
  (* hdlname = "cell_1_1 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_1_1.out_down ;
  (* hdlname = "cell_1_1 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_1_1.out_left ;
  (* hdlname = "cell_1_1 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_1_1.out_reg  = 4'h0;
  (* hdlname = "cell_1_1 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_1_1.out_right ;
  (* hdlname = "cell_1_1 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_1_1.out_up ;
  (* hdlname = "cell_1_1 port$1284$0" *)
  (* src = "hw.v:8700.16-8700.28" *)
  wire [63:0] \cell_1_1.port$1284$0 ;
  (* hdlname = "cell_1_1 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_1_1.program_down ;
  (* hdlname = "cell_1_1 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_1_1.program_down_reg  = 16'h0000;
  (* hdlname = "cell_1_1 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_1_1.program_enable ;
  (* hdlname = "cell_1_1 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_1_1.program_left ;
  (* hdlname = "cell_1_1 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_1_1.program_left_reg  = 16'h0000;
  (* hdlname = "cell_1_1 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_1_1.program_right ;
  (* hdlname = "cell_1_1 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_1_1.program_right_reg  = 16'h0000;
  (* hdlname = "cell_1_1 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_1_1.program_rst ;
  (* hdlname = "cell_1_1 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_1_1.program_up ;
  (* hdlname = "cell_1_1 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_1_1.program_up_reg  = 16'h0000;
  (* hdlname = "cell_1_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_1.rst ;
  (* hdlname = "cell_1_1 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_1_1.run_enable ;
  (* hdlname = "cell_1_1 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_1_1.run_rst ;
  (* hdlname = "cell_1_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_2.clk ;
  (* hdlname = "cell_1_2 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_1_2.f_down ;
  (* hdlname = "cell_1_2 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_1_2.f_left ;
  (* hdlname = "cell_1_2 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_1_2.f_right ;
  (* hdlname = "cell_1_2 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_1_2.f_up ;
  (* hdlname = "cell_1_2 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_1_2.in_concat ;
  (* hdlname = "cell_1_2 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_1_2.in_down ;
  (* hdlname = "cell_1_2 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_1_2.in_left ;
  (* hdlname = "cell_1_2 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_1_2.in_right ;
  (* hdlname = "cell_1_2 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_1_2.in_up ;
  (* hdlname = "cell_1_2 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_1_2.out_down ;
  (* hdlname = "cell_1_2 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_1_2.out_left ;
  (* hdlname = "cell_1_2 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_1_2.out_reg  = 4'h0;
  (* hdlname = "cell_1_2 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_1_2.out_right ;
  (* hdlname = "cell_1_2 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_1_2.out_up ;
  (* hdlname = "cell_1_2 port$1304$0" *)
  (* src = "hw.v:8868.16-8868.28" *)
  wire [63:0] \cell_1_2.port$1304$0 ;
  (* hdlname = "cell_1_2 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_1_2.program_down ;
  (* hdlname = "cell_1_2 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_1_2.program_down_reg  = 16'h0000;
  (* hdlname = "cell_1_2 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_1_2.program_enable ;
  (* hdlname = "cell_1_2 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_1_2.program_left ;
  (* hdlname = "cell_1_2 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_1_2.program_left_reg  = 16'h0000;
  (* hdlname = "cell_1_2 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_1_2.program_right ;
  (* hdlname = "cell_1_2 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_1_2.program_right_reg  = 16'h0000;
  (* hdlname = "cell_1_2 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_1_2.program_rst ;
  (* hdlname = "cell_1_2 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_1_2.program_up ;
  (* hdlname = "cell_1_2 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_1_2.program_up_reg  = 16'h0000;
  (* hdlname = "cell_1_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_2.rst ;
  (* hdlname = "cell_1_2 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_1_2.run_enable ;
  (* hdlname = "cell_1_2 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_1_2.run_rst ;
  (* hdlname = "cell_1_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_3.clk ;
  (* hdlname = "cell_1_3 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_1_3.f_down ;
  (* hdlname = "cell_1_3 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_1_3.f_left ;
  (* hdlname = "cell_1_3 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_1_3.f_right ;
  (* hdlname = "cell_1_3 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_1_3.f_up ;
  (* hdlname = "cell_1_3 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_1_3.in_concat ;
  (* hdlname = "cell_1_3 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_1_3.in_down ;
  (* hdlname = "cell_1_3 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_1_3.in_left ;
  (* hdlname = "cell_1_3 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_1_3.in_right ;
  (* hdlname = "cell_1_3 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_1_3.in_up ;
  (* hdlname = "cell_1_3 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_1_3.out_down ;
  (* hdlname = "cell_1_3 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_1_3.out_left ;
  (* hdlname = "cell_1_3 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_1_3.out_reg  = 4'h0;
  (* hdlname = "cell_1_3 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_1_3.out_right ;
  (* hdlname = "cell_1_3 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_1_3.out_up ;
  (* hdlname = "cell_1_3 port$1324$0" *)
  (* src = "hw.v:9036.16-9036.28" *)
  wire [63:0] \cell_1_3.port$1324$0 ;
  (* hdlname = "cell_1_3 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_1_3.program_down ;
  (* hdlname = "cell_1_3 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_1_3.program_down_reg  = 16'h0000;
  (* hdlname = "cell_1_3 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_1_3.program_enable ;
  (* hdlname = "cell_1_3 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_1_3.program_left ;
  (* hdlname = "cell_1_3 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_1_3.program_left_reg  = 16'h0000;
  (* hdlname = "cell_1_3 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_1_3.program_right ;
  (* hdlname = "cell_1_3 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_1_3.program_right_reg  = 16'h0000;
  (* hdlname = "cell_1_3 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_1_3.program_rst ;
  (* hdlname = "cell_1_3 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_1_3.program_up ;
  (* hdlname = "cell_1_3 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_1_3.program_up_reg  = 16'h0000;
  (* hdlname = "cell_1_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_3.rst ;
  (* hdlname = "cell_1_3 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_1_3.run_enable ;
  (* hdlname = "cell_1_3 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_1_3.run_rst ;
  (* hdlname = "cell_1_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_4.clk ;
  (* hdlname = "cell_1_4 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_1_4.f_down ;
  (* hdlname = "cell_1_4 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_1_4.f_left ;
  (* hdlname = "cell_1_4 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_1_4.f_right ;
  (* hdlname = "cell_1_4 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_1_4.f_up ;
  (* hdlname = "cell_1_4 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_1_4.in_concat ;
  (* hdlname = "cell_1_4 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_1_4.in_down ;
  (* hdlname = "cell_1_4 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_1_4.in_left ;
  (* hdlname = "cell_1_4 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_1_4.in_right ;
  (* hdlname = "cell_1_4 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_1_4.in_up ;
  (* hdlname = "cell_1_4 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_1_4.out_down ;
  (* hdlname = "cell_1_4 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_1_4.out_left ;
  (* hdlname = "cell_1_4 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_1_4.out_reg  = 4'h0;
  (* hdlname = "cell_1_4 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_1_4.out_right ;
  (* hdlname = "cell_1_4 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_1_4.out_up ;
  (* hdlname = "cell_1_4 port$1344$0" *)
  (* src = "hw.v:9204.16-9204.28" *)
  wire [63:0] \cell_1_4.port$1344$0 ;
  (* hdlname = "cell_1_4 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_1_4.program_down ;
  (* hdlname = "cell_1_4 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_1_4.program_down_reg  = 16'h0000;
  (* hdlname = "cell_1_4 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_1_4.program_enable ;
  (* hdlname = "cell_1_4 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_1_4.program_left ;
  (* hdlname = "cell_1_4 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_1_4.program_left_reg  = 16'h0000;
  (* hdlname = "cell_1_4 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_1_4.program_right ;
  (* hdlname = "cell_1_4 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_1_4.program_right_reg  = 16'h0000;
  (* hdlname = "cell_1_4 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_1_4.program_rst ;
  (* hdlname = "cell_1_4 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_1_4.program_up ;
  (* hdlname = "cell_1_4 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_1_4.program_up_reg  = 16'h0000;
  (* hdlname = "cell_1_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_4.rst ;
  (* hdlname = "cell_1_4 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_1_4.run_enable ;
  (* hdlname = "cell_1_4 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_1_4.run_rst ;
  (* hdlname = "cell_1_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_5.clk ;
  (* hdlname = "cell_1_5 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_1_5.f_down ;
  (* hdlname = "cell_1_5 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_1_5.f_left ;
  (* hdlname = "cell_1_5 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_1_5.f_right ;
  (* hdlname = "cell_1_5 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_1_5.f_up ;
  (* hdlname = "cell_1_5 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_1_5.in_concat ;
  (* hdlname = "cell_1_5 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_1_5.in_down ;
  (* hdlname = "cell_1_5 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_1_5.in_left ;
  (* hdlname = "cell_1_5 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_1_5.in_right ;
  (* hdlname = "cell_1_5 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_1_5.in_up ;
  (* hdlname = "cell_1_5 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_1_5.out_down ;
  (* hdlname = "cell_1_5 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_1_5.out_left ;
  (* hdlname = "cell_1_5 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_1_5.out_reg  = 4'h0;
  (* hdlname = "cell_1_5 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_1_5.out_right ;
  (* hdlname = "cell_1_5 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_1_5.out_up ;
  (* hdlname = "cell_1_5 port$1364$0" *)
  (* src = "hw.v:9372.16-9372.28" *)
  wire [63:0] \cell_1_5.port$1364$0 ;
  (* hdlname = "cell_1_5 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_1_5.program_down ;
  (* hdlname = "cell_1_5 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_1_5.program_down_reg  = 16'h0000;
  (* hdlname = "cell_1_5 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_1_5.program_enable ;
  (* hdlname = "cell_1_5 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_1_5.program_left ;
  (* hdlname = "cell_1_5 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_1_5.program_left_reg  = 16'h0000;
  (* hdlname = "cell_1_5 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_1_5.program_right ;
  (* hdlname = "cell_1_5 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_1_5.program_right_reg  = 16'h0000;
  (* hdlname = "cell_1_5 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_1_5.program_rst ;
  (* hdlname = "cell_1_5 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_1_5.program_up ;
  (* hdlname = "cell_1_5 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_1_5.program_up_reg  = 16'h0000;
  (* hdlname = "cell_1_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_5.rst ;
  (* hdlname = "cell_1_5 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_1_5.run_enable ;
  (* hdlname = "cell_1_5 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_1_5.run_rst ;
  (* hdlname = "cell_1_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_6.clk ;
  (* hdlname = "cell_1_6 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_1_6.f_down ;
  (* hdlname = "cell_1_6 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_1_6.f_left ;
  (* hdlname = "cell_1_6 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_1_6.f_right ;
  (* hdlname = "cell_1_6 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_1_6.f_up ;
  (* hdlname = "cell_1_6 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_1_6.in_concat ;
  (* hdlname = "cell_1_6 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_1_6.in_down ;
  (* hdlname = "cell_1_6 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_1_6.in_left ;
  (* hdlname = "cell_1_6 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_1_6.in_right ;
  (* hdlname = "cell_1_6 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_1_6.in_up ;
  (* hdlname = "cell_1_6 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_1_6.out_down ;
  (* hdlname = "cell_1_6 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_1_6.out_left ;
  (* hdlname = "cell_1_6 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_1_6.out_reg  = 4'h0;
  (* hdlname = "cell_1_6 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_1_6.out_right ;
  (* hdlname = "cell_1_6 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_1_6.out_up ;
  (* hdlname = "cell_1_6 port$1384$0" *)
  (* src = "hw.v:9540.16-9540.28" *)
  wire [63:0] \cell_1_6.port$1384$0 ;
  (* hdlname = "cell_1_6 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_1_6.program_down ;
  (* hdlname = "cell_1_6 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_1_6.program_down_reg  = 16'h0000;
  (* hdlname = "cell_1_6 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_1_6.program_enable ;
  (* hdlname = "cell_1_6 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_1_6.program_left ;
  (* hdlname = "cell_1_6 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_1_6.program_left_reg  = 16'h0000;
  (* hdlname = "cell_1_6 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_1_6.program_right ;
  (* hdlname = "cell_1_6 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_1_6.program_right_reg  = 16'h0000;
  (* hdlname = "cell_1_6 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_1_6.program_rst ;
  (* hdlname = "cell_1_6 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_1_6.program_up ;
  (* hdlname = "cell_1_6 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_1_6.program_up_reg  = 16'h0000;
  (* hdlname = "cell_1_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_6.rst ;
  (* hdlname = "cell_1_6 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_1_6.run_enable ;
  (* hdlname = "cell_1_6 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_1_6.run_rst ;
  (* hdlname = "cell_1_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_7.clk ;
  (* hdlname = "cell_1_7 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_1_7.f_down ;
  (* hdlname = "cell_1_7 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_1_7.f_left ;
  (* hdlname = "cell_1_7 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_1_7.f_right ;
  (* hdlname = "cell_1_7 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_1_7.f_up ;
  (* hdlname = "cell_1_7 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_1_7.in_concat ;
  (* hdlname = "cell_1_7 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_1_7.in_down ;
  (* hdlname = "cell_1_7 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_1_7.in_left ;
  (* hdlname = "cell_1_7 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_1_7.in_right ;
  (* hdlname = "cell_1_7 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_1_7.in_up ;
  (* hdlname = "cell_1_7 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_1_7.out_down ;
  (* hdlname = "cell_1_7 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_1_7.out_left ;
  (* hdlname = "cell_1_7 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_1_7.out_reg  = 4'h0;
  (* hdlname = "cell_1_7 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_1_7.out_right ;
  (* hdlname = "cell_1_7 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_1_7.out_up ;
  (* hdlname = "cell_1_7 port$1404$0" *)
  (* src = "hw.v:9707.16-9707.28" *)
  wire [63:0] \cell_1_7.port$1404$0 ;
  (* hdlname = "cell_1_7 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_1_7.program_down ;
  (* hdlname = "cell_1_7 program_down_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_1_7.program_down_reg ;
  (* hdlname = "cell_1_7 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_1_7.program_enable ;
  (* hdlname = "cell_1_7 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_1_7.program_left ;
  (* hdlname = "cell_1_7 program_left_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_1_7.program_left_reg ;
  (* hdlname = "cell_1_7 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_1_7.program_right ;
  (* hdlname = "cell_1_7 program_right_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_1_7.program_right_reg ;
  (* hdlname = "cell_1_7 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_1_7.program_rst ;
  (* hdlname = "cell_1_7 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_1_7.program_up ;
  (* hdlname = "cell_1_7 program_up_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_1_7.program_up_reg ;
  (* hdlname = "cell_1_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_1_7.rst ;
  (* hdlname = "cell_1_7 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_1_7.run_enable ;
  (* hdlname = "cell_1_7 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_1_7.run_rst ;
  (* hdlname = "cell_2_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_0.clk ;
  (* hdlname = "cell_2_0 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_2_0.f_down ;
  (* hdlname = "cell_2_0 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_2_0.f_left ;
  (* hdlname = "cell_2_0 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_2_0.f_right ;
  (* hdlname = "cell_2_0 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_2_0.f_up ;
  (* hdlname = "cell_2_0 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_2_0.in_concat ;
  (* hdlname = "cell_2_0 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_2_0.in_down ;
  (* hdlname = "cell_2_0 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_2_0.in_left ;
  (* hdlname = "cell_2_0 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_2_0.in_right ;
  (* hdlname = "cell_2_0 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_2_0.in_up ;
  (* hdlname = "cell_2_0 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_2_0.out_down ;
  (* hdlname = "cell_2_0 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_2_0.out_left ;
  (* hdlname = "cell_2_0 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_2_0.out_reg  = 4'h0;
  (* hdlname = "cell_2_0 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_2_0.out_right ;
  (* hdlname = "cell_2_0 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_2_0.out_up ;
  (* hdlname = "cell_2_0 port$1424$0" *)
  (* src = "hw.v:9875.16-9875.28" *)
  wire [63:0] \cell_2_0.port$1424$0 ;
  (* hdlname = "cell_2_0 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_2_0.program_down ;
  (* hdlname = "cell_2_0 program_down_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_2_0.program_down_reg ;
  (* hdlname = "cell_2_0 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_2_0.program_enable ;
  (* hdlname = "cell_2_0 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_2_0.program_left ;
  (* hdlname = "cell_2_0 program_left_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_2_0.program_left_reg ;
  (* hdlname = "cell_2_0 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_2_0.program_right ;
  (* hdlname = "cell_2_0 program_right_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_2_0.program_right_reg ;
  (* hdlname = "cell_2_0 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_2_0.program_rst ;
  (* hdlname = "cell_2_0 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_2_0.program_up ;
  (* hdlname = "cell_2_0 program_up_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_2_0.program_up_reg ;
  (* hdlname = "cell_2_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_0.rst ;
  (* hdlname = "cell_2_0 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_2_0.run_enable ;
  (* hdlname = "cell_2_0 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_2_0.run_rst ;
  (* hdlname = "cell_2_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_1.clk ;
  (* hdlname = "cell_2_1 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_2_1.f_down ;
  (* hdlname = "cell_2_1 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_2_1.f_left ;
  (* hdlname = "cell_2_1 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_2_1.f_right ;
  (* hdlname = "cell_2_1 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_2_1.f_up ;
  (* hdlname = "cell_2_1 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_2_1.in_concat ;
  (* hdlname = "cell_2_1 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_2_1.in_down ;
  (* hdlname = "cell_2_1 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_2_1.in_left ;
  (* hdlname = "cell_2_1 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_2_1.in_right ;
  (* hdlname = "cell_2_1 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_2_1.in_up ;
  (* hdlname = "cell_2_1 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_2_1.out_down ;
  (* hdlname = "cell_2_1 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_2_1.out_left ;
  (* hdlname = "cell_2_1 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_2_1.out_reg  = 4'h0;
  (* hdlname = "cell_2_1 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_2_1.out_right ;
  (* hdlname = "cell_2_1 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_2_1.out_up ;
  (* hdlname = "cell_2_1 port$1444$0" *)
  (* src = "hw.v:10044.16-10044.28" *)
  wire [63:0] \cell_2_1.port$1444$0 ;
  (* hdlname = "cell_2_1 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_2_1.program_down ;
  (* hdlname = "cell_2_1 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_2_1.program_down_reg  = 16'h0000;
  (* hdlname = "cell_2_1 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_2_1.program_enable ;
  (* hdlname = "cell_2_1 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_2_1.program_left ;
  (* hdlname = "cell_2_1 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_2_1.program_left_reg  = 16'h0000;
  (* hdlname = "cell_2_1 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_2_1.program_right ;
  (* hdlname = "cell_2_1 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_2_1.program_right_reg  = 16'h0000;
  (* hdlname = "cell_2_1 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_2_1.program_rst ;
  (* hdlname = "cell_2_1 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_2_1.program_up ;
  (* hdlname = "cell_2_1 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_2_1.program_up_reg  = 16'h0000;
  (* hdlname = "cell_2_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_1.rst ;
  (* hdlname = "cell_2_1 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_2_1.run_enable ;
  (* hdlname = "cell_2_1 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_2_1.run_rst ;
  (* hdlname = "cell_2_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_2.clk ;
  (* hdlname = "cell_2_2 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_2_2.f_down ;
  (* hdlname = "cell_2_2 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_2_2.f_left ;
  (* hdlname = "cell_2_2 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_2_2.f_right ;
  (* hdlname = "cell_2_2 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_2_2.f_up ;
  (* hdlname = "cell_2_2 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_2_2.in_concat ;
  (* hdlname = "cell_2_2 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_2_2.in_down ;
  (* hdlname = "cell_2_2 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_2_2.in_left ;
  (* hdlname = "cell_2_2 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_2_2.in_right ;
  (* hdlname = "cell_2_2 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_2_2.in_up ;
  (* hdlname = "cell_2_2 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_2_2.out_down ;
  (* hdlname = "cell_2_2 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_2_2.out_left ;
  (* hdlname = "cell_2_2 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_2_2.out_reg  = 4'h0;
  (* hdlname = "cell_2_2 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_2_2.out_right ;
  (* hdlname = "cell_2_2 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_2_2.out_up ;
  (* hdlname = "cell_2_2 port$1464$0" *)
  (* src = "hw.v:10212.16-10212.28" *)
  wire [63:0] \cell_2_2.port$1464$0 ;
  (* hdlname = "cell_2_2 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_2_2.program_down ;
  (* hdlname = "cell_2_2 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_2_2.program_down_reg  = 16'h0000;
  (* hdlname = "cell_2_2 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_2_2.program_enable ;
  (* hdlname = "cell_2_2 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_2_2.program_left ;
  (* hdlname = "cell_2_2 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_2_2.program_left_reg  = 16'h0000;
  (* hdlname = "cell_2_2 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_2_2.program_right ;
  (* hdlname = "cell_2_2 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_2_2.program_right_reg  = 16'h0000;
  (* hdlname = "cell_2_2 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_2_2.program_rst ;
  (* hdlname = "cell_2_2 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_2_2.program_up ;
  (* hdlname = "cell_2_2 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_2_2.program_up_reg  = 16'h0000;
  (* hdlname = "cell_2_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_2.rst ;
  (* hdlname = "cell_2_2 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_2_2.run_enable ;
  (* hdlname = "cell_2_2 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_2_2.run_rst ;
  (* hdlname = "cell_2_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_3.clk ;
  (* hdlname = "cell_2_3 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_2_3.f_down ;
  (* hdlname = "cell_2_3 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_2_3.f_left ;
  (* hdlname = "cell_2_3 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_2_3.f_right ;
  (* hdlname = "cell_2_3 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_2_3.f_up ;
  (* hdlname = "cell_2_3 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_2_3.in_concat ;
  (* hdlname = "cell_2_3 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_2_3.in_down ;
  (* hdlname = "cell_2_3 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_2_3.in_left ;
  (* hdlname = "cell_2_3 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_2_3.in_right ;
  (* hdlname = "cell_2_3 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_2_3.in_up ;
  (* hdlname = "cell_2_3 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_2_3.out_down ;
  (* hdlname = "cell_2_3 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_2_3.out_left ;
  (* hdlname = "cell_2_3 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_2_3.out_reg  = 4'h0;
  (* hdlname = "cell_2_3 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_2_3.out_right ;
  (* hdlname = "cell_2_3 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_2_3.out_up ;
  (* hdlname = "cell_2_3 port$1484$0" *)
  (* src = "hw.v:10380.16-10380.28" *)
  wire [63:0] \cell_2_3.port$1484$0 ;
  (* hdlname = "cell_2_3 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_2_3.program_down ;
  (* hdlname = "cell_2_3 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_2_3.program_down_reg  = 16'h0000;
  (* hdlname = "cell_2_3 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_2_3.program_enable ;
  (* hdlname = "cell_2_3 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_2_3.program_left ;
  (* hdlname = "cell_2_3 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_2_3.program_left_reg  = 16'h0000;
  (* hdlname = "cell_2_3 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_2_3.program_right ;
  (* hdlname = "cell_2_3 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_2_3.program_right_reg  = 16'h0000;
  (* hdlname = "cell_2_3 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_2_3.program_rst ;
  (* hdlname = "cell_2_3 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_2_3.program_up ;
  (* hdlname = "cell_2_3 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_2_3.program_up_reg  = 16'h0000;
  (* hdlname = "cell_2_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_3.rst ;
  (* hdlname = "cell_2_3 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_2_3.run_enable ;
  (* hdlname = "cell_2_3 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_2_3.run_rst ;
  (* hdlname = "cell_2_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_4.clk ;
  (* hdlname = "cell_2_4 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_2_4.f_down ;
  (* hdlname = "cell_2_4 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_2_4.f_left ;
  (* hdlname = "cell_2_4 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_2_4.f_right ;
  (* hdlname = "cell_2_4 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_2_4.f_up ;
  (* hdlname = "cell_2_4 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_2_4.in_concat ;
  (* hdlname = "cell_2_4 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_2_4.in_down ;
  (* hdlname = "cell_2_4 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_2_4.in_left ;
  (* hdlname = "cell_2_4 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_2_4.in_right ;
  (* hdlname = "cell_2_4 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_2_4.in_up ;
  (* hdlname = "cell_2_4 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_2_4.out_down ;
  (* hdlname = "cell_2_4 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_2_4.out_left ;
  (* hdlname = "cell_2_4 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_2_4.out_reg  = 4'h0;
  (* hdlname = "cell_2_4 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_2_4.out_right ;
  (* hdlname = "cell_2_4 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_2_4.out_up ;
  (* hdlname = "cell_2_4 port$1504$0" *)
  (* src = "hw.v:10548.16-10548.28" *)
  wire [63:0] \cell_2_4.port$1504$0 ;
  (* hdlname = "cell_2_4 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_2_4.program_down ;
  (* hdlname = "cell_2_4 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_2_4.program_down_reg  = 16'h0000;
  (* hdlname = "cell_2_4 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_2_4.program_enable ;
  (* hdlname = "cell_2_4 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_2_4.program_left ;
  (* hdlname = "cell_2_4 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_2_4.program_left_reg  = 16'h0000;
  (* hdlname = "cell_2_4 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_2_4.program_right ;
  (* hdlname = "cell_2_4 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_2_4.program_right_reg  = 16'h0000;
  (* hdlname = "cell_2_4 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_2_4.program_rst ;
  (* hdlname = "cell_2_4 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_2_4.program_up ;
  (* hdlname = "cell_2_4 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_2_4.program_up_reg  = 16'h0000;
  (* hdlname = "cell_2_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_4.rst ;
  (* hdlname = "cell_2_4 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_2_4.run_enable ;
  (* hdlname = "cell_2_4 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_2_4.run_rst ;
  (* hdlname = "cell_2_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_5.clk ;
  (* hdlname = "cell_2_5 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_2_5.f_down ;
  (* hdlname = "cell_2_5 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_2_5.f_left ;
  (* hdlname = "cell_2_5 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_2_5.f_right ;
  (* hdlname = "cell_2_5 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_2_5.f_up ;
  (* hdlname = "cell_2_5 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_2_5.in_concat ;
  (* hdlname = "cell_2_5 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_2_5.in_down ;
  (* hdlname = "cell_2_5 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_2_5.in_left ;
  (* hdlname = "cell_2_5 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_2_5.in_right ;
  (* hdlname = "cell_2_5 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_2_5.in_up ;
  (* hdlname = "cell_2_5 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_2_5.out_down ;
  (* hdlname = "cell_2_5 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_2_5.out_left ;
  (* hdlname = "cell_2_5 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_2_5.out_reg  = 4'h0;
  (* hdlname = "cell_2_5 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_2_5.out_right ;
  (* hdlname = "cell_2_5 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_2_5.out_up ;
  (* hdlname = "cell_2_5 port$1524$0" *)
  (* src = "hw.v:10716.16-10716.28" *)
  wire [63:0] \cell_2_5.port$1524$0 ;
  (* hdlname = "cell_2_5 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_2_5.program_down ;
  (* hdlname = "cell_2_5 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_2_5.program_down_reg  = 16'h0000;
  (* hdlname = "cell_2_5 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_2_5.program_enable ;
  (* hdlname = "cell_2_5 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_2_5.program_left ;
  (* hdlname = "cell_2_5 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_2_5.program_left_reg  = 16'h0000;
  (* hdlname = "cell_2_5 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_2_5.program_right ;
  (* hdlname = "cell_2_5 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_2_5.program_right_reg  = 16'h0000;
  (* hdlname = "cell_2_5 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_2_5.program_rst ;
  (* hdlname = "cell_2_5 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_2_5.program_up ;
  (* hdlname = "cell_2_5 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_2_5.program_up_reg  = 16'h0000;
  (* hdlname = "cell_2_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_5.rst ;
  (* hdlname = "cell_2_5 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_2_5.run_enable ;
  (* hdlname = "cell_2_5 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_2_5.run_rst ;
  (* hdlname = "cell_2_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_6.clk ;
  (* hdlname = "cell_2_6 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_2_6.f_down ;
  (* hdlname = "cell_2_6 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_2_6.f_left ;
  (* hdlname = "cell_2_6 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_2_6.f_right ;
  (* hdlname = "cell_2_6 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_2_6.f_up ;
  (* hdlname = "cell_2_6 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_2_6.in_concat ;
  (* hdlname = "cell_2_6 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_2_6.in_down ;
  (* hdlname = "cell_2_6 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_2_6.in_left ;
  (* hdlname = "cell_2_6 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_2_6.in_right ;
  (* hdlname = "cell_2_6 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_2_6.in_up ;
  (* hdlname = "cell_2_6 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_2_6.out_down ;
  (* hdlname = "cell_2_6 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_2_6.out_left ;
  (* hdlname = "cell_2_6 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_2_6.out_reg  = 4'h0;
  (* hdlname = "cell_2_6 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_2_6.out_right ;
  (* hdlname = "cell_2_6 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_2_6.out_up ;
  (* hdlname = "cell_2_6 port$1544$0" *)
  (* src = "hw.v:10884.16-10884.28" *)
  wire [63:0] \cell_2_6.port$1544$0 ;
  (* hdlname = "cell_2_6 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_2_6.program_down ;
  (* hdlname = "cell_2_6 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_2_6.program_down_reg  = 16'h0000;
  (* hdlname = "cell_2_6 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_2_6.program_enable ;
  (* hdlname = "cell_2_6 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_2_6.program_left ;
  (* hdlname = "cell_2_6 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_2_6.program_left_reg  = 16'h0000;
  (* hdlname = "cell_2_6 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_2_6.program_right ;
  (* hdlname = "cell_2_6 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_2_6.program_right_reg  = 16'h0000;
  (* hdlname = "cell_2_6 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_2_6.program_rst ;
  (* hdlname = "cell_2_6 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_2_6.program_up ;
  (* hdlname = "cell_2_6 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_2_6.program_up_reg  = 16'h0000;
  (* hdlname = "cell_2_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_6.rst ;
  (* hdlname = "cell_2_6 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_2_6.run_enable ;
  (* hdlname = "cell_2_6 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_2_6.run_rst ;
  (* hdlname = "cell_2_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_7.clk ;
  (* hdlname = "cell_2_7 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_2_7.f_down ;
  (* hdlname = "cell_2_7 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_2_7.f_left ;
  (* hdlname = "cell_2_7 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_2_7.f_right ;
  (* hdlname = "cell_2_7 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_2_7.f_up ;
  (* hdlname = "cell_2_7 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_2_7.in_concat ;
  (* hdlname = "cell_2_7 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_2_7.in_down ;
  (* hdlname = "cell_2_7 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_2_7.in_left ;
  (* hdlname = "cell_2_7 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_2_7.in_right ;
  (* hdlname = "cell_2_7 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_2_7.in_up ;
  (* hdlname = "cell_2_7 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_2_7.out_down ;
  (* hdlname = "cell_2_7 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_2_7.out_left ;
  (* hdlname = "cell_2_7 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_2_7.out_reg  = 4'h0;
  (* hdlname = "cell_2_7 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_2_7.out_right ;
  (* hdlname = "cell_2_7 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_2_7.out_up ;
  (* hdlname = "cell_2_7 port$1564$0" *)
  (* src = "hw.v:11051.16-11051.28" *)
  wire [63:0] \cell_2_7.port$1564$0 ;
  (* hdlname = "cell_2_7 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_2_7.program_down ;
  (* hdlname = "cell_2_7 program_down_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_2_7.program_down_reg ;
  (* hdlname = "cell_2_7 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_2_7.program_enable ;
  (* hdlname = "cell_2_7 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_2_7.program_left ;
  (* hdlname = "cell_2_7 program_left_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_2_7.program_left_reg ;
  (* hdlname = "cell_2_7 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_2_7.program_right ;
  (* hdlname = "cell_2_7 program_right_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_2_7.program_right_reg ;
  (* hdlname = "cell_2_7 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_2_7.program_rst ;
  (* hdlname = "cell_2_7 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_2_7.program_up ;
  (* hdlname = "cell_2_7 program_up_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_2_7.program_up_reg ;
  (* hdlname = "cell_2_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_2_7.rst ;
  (* hdlname = "cell_2_7 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_2_7.run_enable ;
  (* hdlname = "cell_2_7 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_2_7.run_rst ;
  (* hdlname = "cell_3_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_0.clk ;
  (* hdlname = "cell_3_0 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_3_0.f_down ;
  (* hdlname = "cell_3_0 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_3_0.f_left ;
  (* hdlname = "cell_3_0 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_3_0.f_right ;
  (* hdlname = "cell_3_0 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_3_0.f_up ;
  (* hdlname = "cell_3_0 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_3_0.in_concat ;
  (* hdlname = "cell_3_0 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_3_0.in_down ;
  (* hdlname = "cell_3_0 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_3_0.in_left ;
  (* hdlname = "cell_3_0 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_3_0.in_right ;
  (* hdlname = "cell_3_0 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_3_0.in_up ;
  (* hdlname = "cell_3_0 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_3_0.out_down ;
  (* hdlname = "cell_3_0 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_3_0.out_left ;
  (* hdlname = "cell_3_0 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_3_0.out_reg  = 4'h0;
  (* hdlname = "cell_3_0 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_3_0.out_right ;
  (* hdlname = "cell_3_0 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_3_0.out_up ;
  (* hdlname = "cell_3_0 port$1584$0" *)
  (* src = "hw.v:11219.16-11219.28" *)
  wire [63:0] \cell_3_0.port$1584$0 ;
  (* hdlname = "cell_3_0 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_3_0.program_down ;
  (* hdlname = "cell_3_0 program_down_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_3_0.program_down_reg ;
  (* hdlname = "cell_3_0 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_3_0.program_enable ;
  (* hdlname = "cell_3_0 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_3_0.program_left ;
  (* hdlname = "cell_3_0 program_left_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_3_0.program_left_reg ;
  (* hdlname = "cell_3_0 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_3_0.program_right ;
  (* hdlname = "cell_3_0 program_right_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_3_0.program_right_reg ;
  (* hdlname = "cell_3_0 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_3_0.program_rst ;
  (* hdlname = "cell_3_0 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_3_0.program_up ;
  (* hdlname = "cell_3_0 program_up_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_3_0.program_up_reg ;
  (* hdlname = "cell_3_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_0.rst ;
  (* hdlname = "cell_3_0 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_3_0.run_enable ;
  (* hdlname = "cell_3_0 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_3_0.run_rst ;
  (* hdlname = "cell_3_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_1.clk ;
  (* hdlname = "cell_3_1 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_3_1.f_down ;
  (* hdlname = "cell_3_1 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_3_1.f_left ;
  (* hdlname = "cell_3_1 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_3_1.f_right ;
  (* hdlname = "cell_3_1 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_3_1.f_up ;
  (* hdlname = "cell_3_1 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_3_1.in_concat ;
  (* hdlname = "cell_3_1 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_3_1.in_down ;
  (* hdlname = "cell_3_1 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_3_1.in_left ;
  (* hdlname = "cell_3_1 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_3_1.in_right ;
  (* hdlname = "cell_3_1 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_3_1.in_up ;
  (* hdlname = "cell_3_1 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_3_1.out_down ;
  (* hdlname = "cell_3_1 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_3_1.out_left ;
  (* hdlname = "cell_3_1 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_3_1.out_reg  = 4'h0;
  (* hdlname = "cell_3_1 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_3_1.out_right ;
  (* hdlname = "cell_3_1 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_3_1.out_up ;
  (* hdlname = "cell_3_1 port$1604$0" *)
  (* src = "hw.v:11388.16-11388.28" *)
  wire [63:0] \cell_3_1.port$1604$0 ;
  (* hdlname = "cell_3_1 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_3_1.program_down ;
  (* hdlname = "cell_3_1 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_3_1.program_down_reg  = 16'h0000;
  (* hdlname = "cell_3_1 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_3_1.program_enable ;
  (* hdlname = "cell_3_1 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_3_1.program_left ;
  (* hdlname = "cell_3_1 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_3_1.program_left_reg  = 16'h0000;
  (* hdlname = "cell_3_1 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_3_1.program_right ;
  (* hdlname = "cell_3_1 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_3_1.program_right_reg  = 16'h0000;
  (* hdlname = "cell_3_1 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_3_1.program_rst ;
  (* hdlname = "cell_3_1 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_3_1.program_up ;
  (* hdlname = "cell_3_1 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_3_1.program_up_reg  = 16'h0000;
  (* hdlname = "cell_3_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_1.rst ;
  (* hdlname = "cell_3_1 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_3_1.run_enable ;
  (* hdlname = "cell_3_1 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_3_1.run_rst ;
  (* hdlname = "cell_3_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_2.clk ;
  (* hdlname = "cell_3_2 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_3_2.f_down ;
  (* hdlname = "cell_3_2 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_3_2.f_left ;
  (* hdlname = "cell_3_2 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_3_2.f_right ;
  (* hdlname = "cell_3_2 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_3_2.f_up ;
  (* hdlname = "cell_3_2 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_3_2.in_concat ;
  (* hdlname = "cell_3_2 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_3_2.in_down ;
  (* hdlname = "cell_3_2 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_3_2.in_left ;
  (* hdlname = "cell_3_2 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_3_2.in_right ;
  (* hdlname = "cell_3_2 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_3_2.in_up ;
  (* hdlname = "cell_3_2 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_3_2.out_down ;
  (* hdlname = "cell_3_2 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_3_2.out_left ;
  (* hdlname = "cell_3_2 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_3_2.out_reg  = 4'h0;
  (* hdlname = "cell_3_2 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_3_2.out_right ;
  (* hdlname = "cell_3_2 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_3_2.out_up ;
  (* hdlname = "cell_3_2 port$1624$0" *)
  (* src = "hw.v:11556.16-11556.28" *)
  wire [63:0] \cell_3_2.port$1624$0 ;
  (* hdlname = "cell_3_2 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_3_2.program_down ;
  (* hdlname = "cell_3_2 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_3_2.program_down_reg  = 16'h0000;
  (* hdlname = "cell_3_2 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_3_2.program_enable ;
  (* hdlname = "cell_3_2 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_3_2.program_left ;
  (* hdlname = "cell_3_2 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_3_2.program_left_reg  = 16'h0000;
  (* hdlname = "cell_3_2 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_3_2.program_right ;
  (* hdlname = "cell_3_2 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_3_2.program_right_reg  = 16'h0000;
  (* hdlname = "cell_3_2 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_3_2.program_rst ;
  (* hdlname = "cell_3_2 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_3_2.program_up ;
  (* hdlname = "cell_3_2 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_3_2.program_up_reg  = 16'h0000;
  (* hdlname = "cell_3_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_2.rst ;
  (* hdlname = "cell_3_2 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_3_2.run_enable ;
  (* hdlname = "cell_3_2 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_3_2.run_rst ;
  (* hdlname = "cell_3_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_3.clk ;
  (* hdlname = "cell_3_3 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_3_3.f_down ;
  (* hdlname = "cell_3_3 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_3_3.f_left ;
  (* hdlname = "cell_3_3 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_3_3.f_right ;
  (* hdlname = "cell_3_3 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_3_3.f_up ;
  (* hdlname = "cell_3_3 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_3_3.in_concat ;
  (* hdlname = "cell_3_3 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_3_3.in_down ;
  (* hdlname = "cell_3_3 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_3_3.in_left ;
  (* hdlname = "cell_3_3 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_3_3.in_right ;
  (* hdlname = "cell_3_3 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_3_3.in_up ;
  (* hdlname = "cell_3_3 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_3_3.out_down ;
  (* hdlname = "cell_3_3 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_3_3.out_left ;
  (* hdlname = "cell_3_3 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_3_3.out_reg  = 4'h0;
  (* hdlname = "cell_3_3 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_3_3.out_right ;
  (* hdlname = "cell_3_3 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_3_3.out_up ;
  (* hdlname = "cell_3_3 port$1644$0" *)
  (* src = "hw.v:11724.16-11724.28" *)
  wire [63:0] \cell_3_3.port$1644$0 ;
  (* hdlname = "cell_3_3 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_3_3.program_down ;
  (* hdlname = "cell_3_3 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_3_3.program_down_reg  = 16'h0000;
  (* hdlname = "cell_3_3 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_3_3.program_enable ;
  (* hdlname = "cell_3_3 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_3_3.program_left ;
  (* hdlname = "cell_3_3 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_3_3.program_left_reg  = 16'h0000;
  (* hdlname = "cell_3_3 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_3_3.program_right ;
  (* hdlname = "cell_3_3 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_3_3.program_right_reg  = 16'h0000;
  (* hdlname = "cell_3_3 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_3_3.program_rst ;
  (* hdlname = "cell_3_3 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_3_3.program_up ;
  (* hdlname = "cell_3_3 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_3_3.program_up_reg  = 16'h0000;
  (* hdlname = "cell_3_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_3.rst ;
  (* hdlname = "cell_3_3 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_3_3.run_enable ;
  (* hdlname = "cell_3_3 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_3_3.run_rst ;
  (* hdlname = "cell_3_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_4.clk ;
  (* hdlname = "cell_3_4 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_3_4.f_down ;
  (* hdlname = "cell_3_4 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_3_4.f_left ;
  (* hdlname = "cell_3_4 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_3_4.f_right ;
  (* hdlname = "cell_3_4 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_3_4.f_up ;
  (* hdlname = "cell_3_4 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_3_4.in_concat ;
  (* hdlname = "cell_3_4 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_3_4.in_down ;
  (* hdlname = "cell_3_4 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_3_4.in_left ;
  (* hdlname = "cell_3_4 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_3_4.in_right ;
  (* hdlname = "cell_3_4 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_3_4.in_up ;
  (* hdlname = "cell_3_4 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_3_4.out_down ;
  (* hdlname = "cell_3_4 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_3_4.out_left ;
  (* hdlname = "cell_3_4 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_3_4.out_reg  = 4'h0;
  (* hdlname = "cell_3_4 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_3_4.out_right ;
  (* hdlname = "cell_3_4 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_3_4.out_up ;
  (* hdlname = "cell_3_4 port$1664$0" *)
  (* src = "hw.v:11892.16-11892.28" *)
  wire [63:0] \cell_3_4.port$1664$0 ;
  (* hdlname = "cell_3_4 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_3_4.program_down ;
  (* hdlname = "cell_3_4 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_3_4.program_down_reg  = 16'h0000;
  (* hdlname = "cell_3_4 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_3_4.program_enable ;
  (* hdlname = "cell_3_4 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_3_4.program_left ;
  (* hdlname = "cell_3_4 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_3_4.program_left_reg  = 16'h0000;
  (* hdlname = "cell_3_4 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_3_4.program_right ;
  (* hdlname = "cell_3_4 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_3_4.program_right_reg  = 16'h0000;
  (* hdlname = "cell_3_4 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_3_4.program_rst ;
  (* hdlname = "cell_3_4 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_3_4.program_up ;
  (* hdlname = "cell_3_4 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_3_4.program_up_reg  = 16'h0000;
  (* hdlname = "cell_3_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_4.rst ;
  (* hdlname = "cell_3_4 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_3_4.run_enable ;
  (* hdlname = "cell_3_4 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_3_4.run_rst ;
  (* hdlname = "cell_3_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_5.clk ;
  (* hdlname = "cell_3_5 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_3_5.f_down ;
  (* hdlname = "cell_3_5 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_3_5.f_left ;
  (* hdlname = "cell_3_5 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_3_5.f_right ;
  (* hdlname = "cell_3_5 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_3_5.f_up ;
  (* hdlname = "cell_3_5 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_3_5.in_concat ;
  (* hdlname = "cell_3_5 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_3_5.in_down ;
  (* hdlname = "cell_3_5 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_3_5.in_left ;
  (* hdlname = "cell_3_5 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_3_5.in_right ;
  (* hdlname = "cell_3_5 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_3_5.in_up ;
  (* hdlname = "cell_3_5 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_3_5.out_down ;
  (* hdlname = "cell_3_5 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_3_5.out_left ;
  (* hdlname = "cell_3_5 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_3_5.out_reg  = 4'h0;
  (* hdlname = "cell_3_5 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_3_5.out_right ;
  (* hdlname = "cell_3_5 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_3_5.out_up ;
  (* hdlname = "cell_3_5 port$1684$0" *)
  (* src = "hw.v:12060.16-12060.28" *)
  wire [63:0] \cell_3_5.port$1684$0 ;
  (* hdlname = "cell_3_5 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_3_5.program_down ;
  (* hdlname = "cell_3_5 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_3_5.program_down_reg  = 16'h0000;
  (* hdlname = "cell_3_5 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_3_5.program_enable ;
  (* hdlname = "cell_3_5 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_3_5.program_left ;
  (* hdlname = "cell_3_5 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_3_5.program_left_reg  = 16'h0000;
  (* hdlname = "cell_3_5 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_3_5.program_right ;
  (* hdlname = "cell_3_5 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_3_5.program_right_reg  = 16'h0000;
  (* hdlname = "cell_3_5 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_3_5.program_rst ;
  (* hdlname = "cell_3_5 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_3_5.program_up ;
  (* hdlname = "cell_3_5 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_3_5.program_up_reg  = 16'h0000;
  (* hdlname = "cell_3_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_5.rst ;
  (* hdlname = "cell_3_5 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_3_5.run_enable ;
  (* hdlname = "cell_3_5 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_3_5.run_rst ;
  (* hdlname = "cell_3_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_6.clk ;
  (* hdlname = "cell_3_6 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_3_6.f_down ;
  (* hdlname = "cell_3_6 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_3_6.f_left ;
  (* hdlname = "cell_3_6 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_3_6.f_right ;
  (* hdlname = "cell_3_6 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_3_6.f_up ;
  (* hdlname = "cell_3_6 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_3_6.in_concat ;
  (* hdlname = "cell_3_6 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_3_6.in_down ;
  (* hdlname = "cell_3_6 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_3_6.in_left ;
  (* hdlname = "cell_3_6 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_3_6.in_right ;
  (* hdlname = "cell_3_6 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_3_6.in_up ;
  (* hdlname = "cell_3_6 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_3_6.out_down ;
  (* hdlname = "cell_3_6 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_3_6.out_left ;
  (* hdlname = "cell_3_6 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_3_6.out_reg  = 4'h0;
  (* hdlname = "cell_3_6 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_3_6.out_right ;
  (* hdlname = "cell_3_6 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_3_6.out_up ;
  (* hdlname = "cell_3_6 port$1704$0" *)
  (* src = "hw.v:12228.16-12228.28" *)
  wire [63:0] \cell_3_6.port$1704$0 ;
  (* hdlname = "cell_3_6 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_3_6.program_down ;
  (* hdlname = "cell_3_6 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_3_6.program_down_reg  = 16'h0000;
  (* hdlname = "cell_3_6 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_3_6.program_enable ;
  (* hdlname = "cell_3_6 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_3_6.program_left ;
  (* hdlname = "cell_3_6 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_3_6.program_left_reg  = 16'h0000;
  (* hdlname = "cell_3_6 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_3_6.program_right ;
  (* hdlname = "cell_3_6 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_3_6.program_right_reg  = 16'h0000;
  (* hdlname = "cell_3_6 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_3_6.program_rst ;
  (* hdlname = "cell_3_6 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_3_6.program_up ;
  (* hdlname = "cell_3_6 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_3_6.program_up_reg  = 16'h0000;
  (* hdlname = "cell_3_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_6.rst ;
  (* hdlname = "cell_3_6 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_3_6.run_enable ;
  (* hdlname = "cell_3_6 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_3_6.run_rst ;
  (* hdlname = "cell_3_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_7.clk ;
  (* hdlname = "cell_3_7 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_3_7.f_down ;
  (* hdlname = "cell_3_7 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_3_7.f_left ;
  (* hdlname = "cell_3_7 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_3_7.f_right ;
  (* hdlname = "cell_3_7 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_3_7.f_up ;
  (* hdlname = "cell_3_7 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_3_7.in_concat ;
  (* hdlname = "cell_3_7 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_3_7.in_down ;
  (* hdlname = "cell_3_7 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_3_7.in_left ;
  (* hdlname = "cell_3_7 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_3_7.in_right ;
  (* hdlname = "cell_3_7 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_3_7.in_up ;
  (* hdlname = "cell_3_7 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_3_7.out_down ;
  (* hdlname = "cell_3_7 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_3_7.out_left ;
  (* hdlname = "cell_3_7 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_3_7.out_reg  = 4'h0;
  (* hdlname = "cell_3_7 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_3_7.out_right ;
  (* hdlname = "cell_3_7 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_3_7.out_up ;
  (* hdlname = "cell_3_7 port$1724$0" *)
  (* src = "hw.v:12395.16-12395.28" *)
  wire [63:0] \cell_3_7.port$1724$0 ;
  (* hdlname = "cell_3_7 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_3_7.program_down ;
  (* hdlname = "cell_3_7 program_down_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_3_7.program_down_reg ;
  (* hdlname = "cell_3_7 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_3_7.program_enable ;
  (* hdlname = "cell_3_7 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_3_7.program_left ;
  (* hdlname = "cell_3_7 program_left_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_3_7.program_left_reg ;
  (* hdlname = "cell_3_7 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_3_7.program_right ;
  (* hdlname = "cell_3_7 program_right_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_3_7.program_right_reg ;
  (* hdlname = "cell_3_7 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_3_7.program_rst ;
  (* hdlname = "cell_3_7 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_3_7.program_up ;
  (* hdlname = "cell_3_7 program_up_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_3_7.program_up_reg ;
  (* hdlname = "cell_3_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_3_7.rst ;
  (* hdlname = "cell_3_7 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_3_7.run_enable ;
  (* hdlname = "cell_3_7 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_3_7.run_rst ;
  (* hdlname = "cell_4_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_0.clk ;
  (* hdlname = "cell_4_0 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_4_0.f_down ;
  (* hdlname = "cell_4_0 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_4_0.f_left ;
  (* hdlname = "cell_4_0 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_4_0.f_right ;
  (* hdlname = "cell_4_0 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_4_0.f_up ;
  (* hdlname = "cell_4_0 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_4_0.in_concat ;
  (* hdlname = "cell_4_0 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_4_0.in_down ;
  (* hdlname = "cell_4_0 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_4_0.in_left ;
  (* hdlname = "cell_4_0 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_4_0.in_right ;
  (* hdlname = "cell_4_0 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_4_0.in_up ;
  (* hdlname = "cell_4_0 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_4_0.out_down ;
  (* hdlname = "cell_4_0 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_4_0.out_left ;
  (* hdlname = "cell_4_0 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_4_0.out_reg  = 4'h0;
  (* hdlname = "cell_4_0 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_4_0.out_right ;
  (* hdlname = "cell_4_0 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_4_0.out_up ;
  (* hdlname = "cell_4_0 port$1744$0" *)
  (* src = "hw.v:12563.16-12563.28" *)
  wire [63:0] \cell_4_0.port$1744$0 ;
  (* hdlname = "cell_4_0 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_4_0.program_down ;
  (* hdlname = "cell_4_0 program_down_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_4_0.program_down_reg ;
  (* hdlname = "cell_4_0 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_4_0.program_enable ;
  (* hdlname = "cell_4_0 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_4_0.program_left ;
  (* hdlname = "cell_4_0 program_left_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_4_0.program_left_reg ;
  (* hdlname = "cell_4_0 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_4_0.program_right ;
  (* hdlname = "cell_4_0 program_right_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_4_0.program_right_reg ;
  (* hdlname = "cell_4_0 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_4_0.program_rst ;
  (* hdlname = "cell_4_0 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_4_0.program_up ;
  (* hdlname = "cell_4_0 program_up_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_4_0.program_up_reg ;
  (* hdlname = "cell_4_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_0.rst ;
  (* hdlname = "cell_4_0 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_4_0.run_enable ;
  (* hdlname = "cell_4_0 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_4_0.run_rst ;
  (* hdlname = "cell_4_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_1.clk ;
  (* hdlname = "cell_4_1 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_4_1.f_down ;
  (* hdlname = "cell_4_1 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_4_1.f_left ;
  (* hdlname = "cell_4_1 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_4_1.f_right ;
  (* hdlname = "cell_4_1 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_4_1.f_up ;
  (* hdlname = "cell_4_1 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_4_1.in_concat ;
  (* hdlname = "cell_4_1 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_4_1.in_down ;
  (* hdlname = "cell_4_1 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_4_1.in_left ;
  (* hdlname = "cell_4_1 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_4_1.in_right ;
  (* hdlname = "cell_4_1 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_4_1.in_up ;
  (* hdlname = "cell_4_1 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_4_1.out_down ;
  (* hdlname = "cell_4_1 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_4_1.out_left ;
  (* hdlname = "cell_4_1 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_4_1.out_reg  = 4'h0;
  (* hdlname = "cell_4_1 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_4_1.out_right ;
  (* hdlname = "cell_4_1 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_4_1.out_up ;
  (* hdlname = "cell_4_1 port$1764$0" *)
  (* src = "hw.v:12732.16-12732.28" *)
  wire [63:0] \cell_4_1.port$1764$0 ;
  (* hdlname = "cell_4_1 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_4_1.program_down ;
  (* hdlname = "cell_4_1 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_4_1.program_down_reg  = 16'h0000;
  (* hdlname = "cell_4_1 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_4_1.program_enable ;
  (* hdlname = "cell_4_1 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_4_1.program_left ;
  (* hdlname = "cell_4_1 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_4_1.program_left_reg  = 16'h0000;
  (* hdlname = "cell_4_1 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_4_1.program_right ;
  (* hdlname = "cell_4_1 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_4_1.program_right_reg  = 16'h0000;
  (* hdlname = "cell_4_1 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_4_1.program_rst ;
  (* hdlname = "cell_4_1 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_4_1.program_up ;
  (* hdlname = "cell_4_1 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_4_1.program_up_reg  = 16'h0000;
  (* hdlname = "cell_4_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_1.rst ;
  (* hdlname = "cell_4_1 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_4_1.run_enable ;
  (* hdlname = "cell_4_1 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_4_1.run_rst ;
  (* hdlname = "cell_4_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_2.clk ;
  (* hdlname = "cell_4_2 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_4_2.f_down ;
  (* hdlname = "cell_4_2 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_4_2.f_left ;
  (* hdlname = "cell_4_2 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_4_2.f_right ;
  (* hdlname = "cell_4_2 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_4_2.f_up ;
  (* hdlname = "cell_4_2 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_4_2.in_concat ;
  (* hdlname = "cell_4_2 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_4_2.in_down ;
  (* hdlname = "cell_4_2 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_4_2.in_left ;
  (* hdlname = "cell_4_2 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_4_2.in_right ;
  (* hdlname = "cell_4_2 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_4_2.in_up ;
  (* hdlname = "cell_4_2 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_4_2.out_down ;
  (* hdlname = "cell_4_2 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_4_2.out_left ;
  (* hdlname = "cell_4_2 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_4_2.out_reg  = 4'h0;
  (* hdlname = "cell_4_2 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_4_2.out_right ;
  (* hdlname = "cell_4_2 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_4_2.out_up ;
  (* hdlname = "cell_4_2 port$1784$0" *)
  (* src = "hw.v:12900.16-12900.28" *)
  wire [63:0] \cell_4_2.port$1784$0 ;
  (* hdlname = "cell_4_2 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_4_2.program_down ;
  (* hdlname = "cell_4_2 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_4_2.program_down_reg  = 16'h0000;
  (* hdlname = "cell_4_2 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_4_2.program_enable ;
  (* hdlname = "cell_4_2 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_4_2.program_left ;
  (* hdlname = "cell_4_2 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_4_2.program_left_reg  = 16'h0000;
  (* hdlname = "cell_4_2 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_4_2.program_right ;
  (* hdlname = "cell_4_2 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_4_2.program_right_reg  = 16'h0000;
  (* hdlname = "cell_4_2 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_4_2.program_rst ;
  (* hdlname = "cell_4_2 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_4_2.program_up ;
  (* hdlname = "cell_4_2 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_4_2.program_up_reg  = 16'h0000;
  (* hdlname = "cell_4_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_2.rst ;
  (* hdlname = "cell_4_2 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_4_2.run_enable ;
  (* hdlname = "cell_4_2 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_4_2.run_rst ;
  (* hdlname = "cell_4_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_3.clk ;
  (* hdlname = "cell_4_3 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_4_3.f_down ;
  (* hdlname = "cell_4_3 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_4_3.f_left ;
  (* hdlname = "cell_4_3 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_4_3.f_right ;
  (* hdlname = "cell_4_3 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_4_3.f_up ;
  (* hdlname = "cell_4_3 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_4_3.in_concat ;
  (* hdlname = "cell_4_3 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_4_3.in_down ;
  (* hdlname = "cell_4_3 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_4_3.in_left ;
  (* hdlname = "cell_4_3 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_4_3.in_right ;
  (* hdlname = "cell_4_3 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_4_3.in_up ;
  (* hdlname = "cell_4_3 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_4_3.out_down ;
  (* hdlname = "cell_4_3 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_4_3.out_left ;
  (* hdlname = "cell_4_3 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_4_3.out_reg  = 4'h0;
  (* hdlname = "cell_4_3 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_4_3.out_right ;
  (* hdlname = "cell_4_3 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_4_3.out_up ;
  (* hdlname = "cell_4_3 port$1804$0" *)
  (* src = "hw.v:13068.16-13068.28" *)
  wire [63:0] \cell_4_3.port$1804$0 ;
  (* hdlname = "cell_4_3 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_4_3.program_down ;
  (* hdlname = "cell_4_3 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_4_3.program_down_reg  = 16'h0000;
  (* hdlname = "cell_4_3 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_4_3.program_enable ;
  (* hdlname = "cell_4_3 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_4_3.program_left ;
  (* hdlname = "cell_4_3 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_4_3.program_left_reg  = 16'h0000;
  (* hdlname = "cell_4_3 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_4_3.program_right ;
  (* hdlname = "cell_4_3 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_4_3.program_right_reg  = 16'h0000;
  (* hdlname = "cell_4_3 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_4_3.program_rst ;
  (* hdlname = "cell_4_3 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_4_3.program_up ;
  (* hdlname = "cell_4_3 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_4_3.program_up_reg  = 16'h0000;
  (* hdlname = "cell_4_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_3.rst ;
  (* hdlname = "cell_4_3 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_4_3.run_enable ;
  (* hdlname = "cell_4_3 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_4_3.run_rst ;
  (* hdlname = "cell_4_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_4.clk ;
  (* hdlname = "cell_4_4 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_4_4.f_down ;
  (* hdlname = "cell_4_4 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_4_4.f_left ;
  (* hdlname = "cell_4_4 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_4_4.f_right ;
  (* hdlname = "cell_4_4 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_4_4.f_up ;
  (* hdlname = "cell_4_4 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_4_4.in_concat ;
  (* hdlname = "cell_4_4 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_4_4.in_down ;
  (* hdlname = "cell_4_4 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_4_4.in_left ;
  (* hdlname = "cell_4_4 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_4_4.in_right ;
  (* hdlname = "cell_4_4 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_4_4.in_up ;
  (* hdlname = "cell_4_4 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_4_4.out_down ;
  (* hdlname = "cell_4_4 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_4_4.out_left ;
  (* hdlname = "cell_4_4 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_4_4.out_reg  = 4'h0;
  (* hdlname = "cell_4_4 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_4_4.out_right ;
  (* hdlname = "cell_4_4 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_4_4.out_up ;
  (* hdlname = "cell_4_4 port$1824$0" *)
  (* src = "hw.v:13236.16-13236.28" *)
  wire [63:0] \cell_4_4.port$1824$0 ;
  (* hdlname = "cell_4_4 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_4_4.program_down ;
  (* hdlname = "cell_4_4 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_4_4.program_down_reg  = 16'h0000;
  (* hdlname = "cell_4_4 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_4_4.program_enable ;
  (* hdlname = "cell_4_4 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_4_4.program_left ;
  (* hdlname = "cell_4_4 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_4_4.program_left_reg  = 16'h0000;
  (* hdlname = "cell_4_4 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_4_4.program_right ;
  (* hdlname = "cell_4_4 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_4_4.program_right_reg  = 16'h0000;
  (* hdlname = "cell_4_4 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_4_4.program_rst ;
  (* hdlname = "cell_4_4 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_4_4.program_up ;
  (* hdlname = "cell_4_4 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_4_4.program_up_reg  = 16'h0000;
  (* hdlname = "cell_4_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_4.rst ;
  (* hdlname = "cell_4_4 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_4_4.run_enable ;
  (* hdlname = "cell_4_4 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_4_4.run_rst ;
  (* hdlname = "cell_4_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_5.clk ;
  (* hdlname = "cell_4_5 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_4_5.f_down ;
  (* hdlname = "cell_4_5 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_4_5.f_left ;
  (* hdlname = "cell_4_5 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_4_5.f_right ;
  (* hdlname = "cell_4_5 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_4_5.f_up ;
  (* hdlname = "cell_4_5 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_4_5.in_concat ;
  (* hdlname = "cell_4_5 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_4_5.in_down ;
  (* hdlname = "cell_4_5 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_4_5.in_left ;
  (* hdlname = "cell_4_5 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_4_5.in_right ;
  (* hdlname = "cell_4_5 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_4_5.in_up ;
  (* hdlname = "cell_4_5 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_4_5.out_down ;
  (* hdlname = "cell_4_5 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_4_5.out_left ;
  (* hdlname = "cell_4_5 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_4_5.out_reg  = 4'h0;
  (* hdlname = "cell_4_5 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_4_5.out_right ;
  (* hdlname = "cell_4_5 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_4_5.out_up ;
  (* hdlname = "cell_4_5 port$1844$0" *)
  (* src = "hw.v:13404.16-13404.28" *)
  wire [63:0] \cell_4_5.port$1844$0 ;
  (* hdlname = "cell_4_5 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_4_5.program_down ;
  (* hdlname = "cell_4_5 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_4_5.program_down_reg  = 16'h0000;
  (* hdlname = "cell_4_5 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_4_5.program_enable ;
  (* hdlname = "cell_4_5 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_4_5.program_left ;
  (* hdlname = "cell_4_5 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_4_5.program_left_reg  = 16'h0000;
  (* hdlname = "cell_4_5 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_4_5.program_right ;
  (* hdlname = "cell_4_5 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_4_5.program_right_reg  = 16'h0000;
  (* hdlname = "cell_4_5 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_4_5.program_rst ;
  (* hdlname = "cell_4_5 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_4_5.program_up ;
  (* hdlname = "cell_4_5 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_4_5.program_up_reg  = 16'h0000;
  (* hdlname = "cell_4_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_5.rst ;
  (* hdlname = "cell_4_5 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_4_5.run_enable ;
  (* hdlname = "cell_4_5 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_4_5.run_rst ;
  (* hdlname = "cell_4_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_6.clk ;
  (* hdlname = "cell_4_6 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_4_6.f_down ;
  (* hdlname = "cell_4_6 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_4_6.f_left ;
  (* hdlname = "cell_4_6 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_4_6.f_right ;
  (* hdlname = "cell_4_6 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_4_6.f_up ;
  (* hdlname = "cell_4_6 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_4_6.in_concat ;
  (* hdlname = "cell_4_6 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_4_6.in_down ;
  (* hdlname = "cell_4_6 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_4_6.in_left ;
  (* hdlname = "cell_4_6 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_4_6.in_right ;
  (* hdlname = "cell_4_6 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_4_6.in_up ;
  (* hdlname = "cell_4_6 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_4_6.out_down ;
  (* hdlname = "cell_4_6 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_4_6.out_left ;
  (* hdlname = "cell_4_6 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_4_6.out_reg  = 4'h0;
  (* hdlname = "cell_4_6 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_4_6.out_right ;
  (* hdlname = "cell_4_6 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_4_6.out_up ;
  (* hdlname = "cell_4_6 port$1864$0" *)
  (* src = "hw.v:13572.16-13572.28" *)
  wire [63:0] \cell_4_6.port$1864$0 ;
  (* hdlname = "cell_4_6 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_4_6.program_down ;
  (* hdlname = "cell_4_6 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_4_6.program_down_reg  = 16'h0000;
  (* hdlname = "cell_4_6 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_4_6.program_enable ;
  (* hdlname = "cell_4_6 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_4_6.program_left ;
  (* hdlname = "cell_4_6 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_4_6.program_left_reg  = 16'h0000;
  (* hdlname = "cell_4_6 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_4_6.program_right ;
  (* hdlname = "cell_4_6 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_4_6.program_right_reg  = 16'h0000;
  (* hdlname = "cell_4_6 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_4_6.program_rst ;
  (* hdlname = "cell_4_6 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_4_6.program_up ;
  (* hdlname = "cell_4_6 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_4_6.program_up_reg  = 16'h0000;
  (* hdlname = "cell_4_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_6.rst ;
  (* hdlname = "cell_4_6 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_4_6.run_enable ;
  (* hdlname = "cell_4_6 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_4_6.run_rst ;
  (* hdlname = "cell_4_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_7.clk ;
  (* hdlname = "cell_4_7 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_4_7.f_down ;
  (* hdlname = "cell_4_7 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_4_7.f_left ;
  (* hdlname = "cell_4_7 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_4_7.f_right ;
  (* hdlname = "cell_4_7 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_4_7.f_up ;
  (* hdlname = "cell_4_7 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_4_7.in_concat ;
  (* hdlname = "cell_4_7 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_4_7.in_down ;
  (* hdlname = "cell_4_7 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_4_7.in_left ;
  (* hdlname = "cell_4_7 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_4_7.in_right ;
  (* hdlname = "cell_4_7 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_4_7.in_up ;
  (* hdlname = "cell_4_7 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_4_7.out_down ;
  (* hdlname = "cell_4_7 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_4_7.out_left ;
  (* hdlname = "cell_4_7 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_4_7.out_reg  = 4'h0;
  (* hdlname = "cell_4_7 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_4_7.out_right ;
  (* hdlname = "cell_4_7 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_4_7.out_up ;
  (* hdlname = "cell_4_7 port$1884$0" *)
  (* src = "hw.v:13739.16-13739.28" *)
  wire [63:0] \cell_4_7.port$1884$0 ;
  (* hdlname = "cell_4_7 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_4_7.program_down ;
  (* hdlname = "cell_4_7 program_down_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_4_7.program_down_reg ;
  (* hdlname = "cell_4_7 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_4_7.program_enable ;
  (* hdlname = "cell_4_7 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_4_7.program_left ;
  (* hdlname = "cell_4_7 program_left_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_4_7.program_left_reg ;
  (* hdlname = "cell_4_7 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_4_7.program_right ;
  (* hdlname = "cell_4_7 program_right_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_4_7.program_right_reg ;
  (* hdlname = "cell_4_7 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_4_7.program_rst ;
  (* hdlname = "cell_4_7 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_4_7.program_up ;
  (* hdlname = "cell_4_7 program_up_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_4_7.program_up_reg ;
  (* hdlname = "cell_4_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_4_7.rst ;
  (* hdlname = "cell_4_7 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_4_7.run_enable ;
  (* hdlname = "cell_4_7 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_4_7.run_rst ;
  (* hdlname = "cell_5_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_0.clk ;
  (* hdlname = "cell_5_0 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_5_0.f_down ;
  (* hdlname = "cell_5_0 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_5_0.f_left ;
  (* hdlname = "cell_5_0 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_5_0.f_right ;
  (* hdlname = "cell_5_0 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_5_0.f_up ;
  (* hdlname = "cell_5_0 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_5_0.in_concat ;
  (* hdlname = "cell_5_0 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_5_0.in_down ;
  (* hdlname = "cell_5_0 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_5_0.in_left ;
  (* hdlname = "cell_5_0 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_5_0.in_right ;
  (* hdlname = "cell_5_0 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_5_0.in_up ;
  (* hdlname = "cell_5_0 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_5_0.out_down ;
  (* hdlname = "cell_5_0 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_5_0.out_left ;
  (* hdlname = "cell_5_0 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_5_0.out_reg  = 4'h0;
  (* hdlname = "cell_5_0 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_5_0.out_right ;
  (* hdlname = "cell_5_0 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_5_0.out_up ;
  (* hdlname = "cell_5_0 port$1904$0" *)
  (* src = "hw.v:13907.16-13907.28" *)
  wire [63:0] \cell_5_0.port$1904$0 ;
  (* hdlname = "cell_5_0 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_5_0.program_down ;
  (* hdlname = "cell_5_0 program_down_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_5_0.program_down_reg ;
  (* hdlname = "cell_5_0 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_5_0.program_enable ;
  (* hdlname = "cell_5_0 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_5_0.program_left ;
  (* hdlname = "cell_5_0 program_left_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_5_0.program_left_reg ;
  (* hdlname = "cell_5_0 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_5_0.program_right ;
  (* hdlname = "cell_5_0 program_right_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_5_0.program_right_reg ;
  (* hdlname = "cell_5_0 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_5_0.program_rst ;
  (* hdlname = "cell_5_0 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_5_0.program_up ;
  (* hdlname = "cell_5_0 program_up_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_5_0.program_up_reg ;
  (* hdlname = "cell_5_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_0.rst ;
  (* hdlname = "cell_5_0 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_5_0.run_enable ;
  (* hdlname = "cell_5_0 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_5_0.run_rst ;
  (* hdlname = "cell_5_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_1.clk ;
  (* hdlname = "cell_5_1 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_5_1.f_down ;
  (* hdlname = "cell_5_1 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_5_1.f_left ;
  (* hdlname = "cell_5_1 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_5_1.f_right ;
  (* hdlname = "cell_5_1 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_5_1.f_up ;
  (* hdlname = "cell_5_1 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_5_1.in_concat ;
  (* hdlname = "cell_5_1 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_5_1.in_down ;
  (* hdlname = "cell_5_1 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_5_1.in_left ;
  (* hdlname = "cell_5_1 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_5_1.in_right ;
  (* hdlname = "cell_5_1 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_5_1.in_up ;
  (* hdlname = "cell_5_1 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_5_1.out_down ;
  (* hdlname = "cell_5_1 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_5_1.out_left ;
  (* hdlname = "cell_5_1 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_5_1.out_reg  = 4'h0;
  (* hdlname = "cell_5_1 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_5_1.out_right ;
  (* hdlname = "cell_5_1 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_5_1.out_up ;
  (* hdlname = "cell_5_1 port$1924$0" *)
  (* src = "hw.v:14076.16-14076.28" *)
  wire [63:0] \cell_5_1.port$1924$0 ;
  (* hdlname = "cell_5_1 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_5_1.program_down ;
  (* hdlname = "cell_5_1 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_5_1.program_down_reg  = 16'h0000;
  (* hdlname = "cell_5_1 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_5_1.program_enable ;
  (* hdlname = "cell_5_1 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_5_1.program_left ;
  (* hdlname = "cell_5_1 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_5_1.program_left_reg  = 16'h0000;
  (* hdlname = "cell_5_1 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_5_1.program_right ;
  (* hdlname = "cell_5_1 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_5_1.program_right_reg  = 16'h0000;
  (* hdlname = "cell_5_1 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_5_1.program_rst ;
  (* hdlname = "cell_5_1 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_5_1.program_up ;
  (* hdlname = "cell_5_1 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_5_1.program_up_reg  = 16'h0000;
  (* hdlname = "cell_5_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_1.rst ;
  (* hdlname = "cell_5_1 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_5_1.run_enable ;
  (* hdlname = "cell_5_1 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_5_1.run_rst ;
  (* hdlname = "cell_5_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_2.clk ;
  (* hdlname = "cell_5_2 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_5_2.f_down ;
  (* hdlname = "cell_5_2 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_5_2.f_left ;
  (* hdlname = "cell_5_2 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_5_2.f_right ;
  (* hdlname = "cell_5_2 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_5_2.f_up ;
  (* hdlname = "cell_5_2 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_5_2.in_concat ;
  (* hdlname = "cell_5_2 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_5_2.in_down ;
  (* hdlname = "cell_5_2 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_5_2.in_left ;
  (* hdlname = "cell_5_2 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_5_2.in_right ;
  (* hdlname = "cell_5_2 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_5_2.in_up ;
  (* hdlname = "cell_5_2 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_5_2.out_down ;
  (* hdlname = "cell_5_2 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_5_2.out_left ;
  (* hdlname = "cell_5_2 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_5_2.out_reg  = 4'h0;
  (* hdlname = "cell_5_2 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_5_2.out_right ;
  (* hdlname = "cell_5_2 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_5_2.out_up ;
  (* hdlname = "cell_5_2 port$1944$0" *)
  (* src = "hw.v:14244.16-14244.28" *)
  wire [63:0] \cell_5_2.port$1944$0 ;
  (* hdlname = "cell_5_2 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_5_2.program_down ;
  (* hdlname = "cell_5_2 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_5_2.program_down_reg  = 16'h0000;
  (* hdlname = "cell_5_2 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_5_2.program_enable ;
  (* hdlname = "cell_5_2 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_5_2.program_left ;
  (* hdlname = "cell_5_2 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_5_2.program_left_reg  = 16'h0000;
  (* hdlname = "cell_5_2 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_5_2.program_right ;
  (* hdlname = "cell_5_2 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_5_2.program_right_reg  = 16'h0000;
  (* hdlname = "cell_5_2 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_5_2.program_rst ;
  (* hdlname = "cell_5_2 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_5_2.program_up ;
  (* hdlname = "cell_5_2 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_5_2.program_up_reg  = 16'h0000;
  (* hdlname = "cell_5_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_2.rst ;
  (* hdlname = "cell_5_2 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_5_2.run_enable ;
  (* hdlname = "cell_5_2 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_5_2.run_rst ;
  (* hdlname = "cell_5_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_3.clk ;
  (* hdlname = "cell_5_3 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_5_3.f_down ;
  (* hdlname = "cell_5_3 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_5_3.f_left ;
  (* hdlname = "cell_5_3 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_5_3.f_right ;
  (* hdlname = "cell_5_3 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_5_3.f_up ;
  (* hdlname = "cell_5_3 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_5_3.in_concat ;
  (* hdlname = "cell_5_3 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_5_3.in_down ;
  (* hdlname = "cell_5_3 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_5_3.in_left ;
  (* hdlname = "cell_5_3 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_5_3.in_right ;
  (* hdlname = "cell_5_3 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_5_3.in_up ;
  (* hdlname = "cell_5_3 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_5_3.out_down ;
  (* hdlname = "cell_5_3 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_5_3.out_left ;
  (* hdlname = "cell_5_3 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_5_3.out_reg  = 4'h0;
  (* hdlname = "cell_5_3 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_5_3.out_right ;
  (* hdlname = "cell_5_3 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_5_3.out_up ;
  (* hdlname = "cell_5_3 port$1964$0" *)
  (* src = "hw.v:14412.16-14412.28" *)
  wire [63:0] \cell_5_3.port$1964$0 ;
  (* hdlname = "cell_5_3 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_5_3.program_down ;
  (* hdlname = "cell_5_3 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_5_3.program_down_reg  = 16'h0000;
  (* hdlname = "cell_5_3 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_5_3.program_enable ;
  (* hdlname = "cell_5_3 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_5_3.program_left ;
  (* hdlname = "cell_5_3 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_5_3.program_left_reg  = 16'h0000;
  (* hdlname = "cell_5_3 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_5_3.program_right ;
  (* hdlname = "cell_5_3 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_5_3.program_right_reg  = 16'h0000;
  (* hdlname = "cell_5_3 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_5_3.program_rst ;
  (* hdlname = "cell_5_3 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_5_3.program_up ;
  (* hdlname = "cell_5_3 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_5_3.program_up_reg  = 16'h0000;
  (* hdlname = "cell_5_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_3.rst ;
  (* hdlname = "cell_5_3 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_5_3.run_enable ;
  (* hdlname = "cell_5_3 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_5_3.run_rst ;
  (* hdlname = "cell_5_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_4.clk ;
  (* hdlname = "cell_5_4 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_5_4.f_down ;
  (* hdlname = "cell_5_4 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_5_4.f_left ;
  (* hdlname = "cell_5_4 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_5_4.f_right ;
  (* hdlname = "cell_5_4 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_5_4.f_up ;
  (* hdlname = "cell_5_4 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_5_4.in_concat ;
  (* hdlname = "cell_5_4 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_5_4.in_down ;
  (* hdlname = "cell_5_4 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_5_4.in_left ;
  (* hdlname = "cell_5_4 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_5_4.in_right ;
  (* hdlname = "cell_5_4 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_5_4.in_up ;
  (* hdlname = "cell_5_4 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_5_4.out_down ;
  (* hdlname = "cell_5_4 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_5_4.out_left ;
  (* hdlname = "cell_5_4 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_5_4.out_reg  = 4'h0;
  (* hdlname = "cell_5_4 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_5_4.out_right ;
  (* hdlname = "cell_5_4 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_5_4.out_up ;
  (* hdlname = "cell_5_4 port$1984$0" *)
  (* src = "hw.v:14580.16-14580.28" *)
  wire [63:0] \cell_5_4.port$1984$0 ;
  (* hdlname = "cell_5_4 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_5_4.program_down ;
  (* hdlname = "cell_5_4 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_5_4.program_down_reg  = 16'h0000;
  (* hdlname = "cell_5_4 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_5_4.program_enable ;
  (* hdlname = "cell_5_4 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_5_4.program_left ;
  (* hdlname = "cell_5_4 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_5_4.program_left_reg  = 16'h0000;
  (* hdlname = "cell_5_4 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_5_4.program_right ;
  (* hdlname = "cell_5_4 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_5_4.program_right_reg  = 16'h0000;
  (* hdlname = "cell_5_4 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_5_4.program_rst ;
  (* hdlname = "cell_5_4 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_5_4.program_up ;
  (* hdlname = "cell_5_4 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_5_4.program_up_reg  = 16'h0000;
  (* hdlname = "cell_5_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_4.rst ;
  (* hdlname = "cell_5_4 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_5_4.run_enable ;
  (* hdlname = "cell_5_4 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_5_4.run_rst ;
  (* hdlname = "cell_5_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_5.clk ;
  (* hdlname = "cell_5_5 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_5_5.f_down ;
  (* hdlname = "cell_5_5 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_5_5.f_left ;
  (* hdlname = "cell_5_5 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_5_5.f_right ;
  (* hdlname = "cell_5_5 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_5_5.f_up ;
  (* hdlname = "cell_5_5 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_5_5.in_concat ;
  (* hdlname = "cell_5_5 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_5_5.in_down ;
  (* hdlname = "cell_5_5 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_5_5.in_left ;
  (* hdlname = "cell_5_5 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_5_5.in_right ;
  (* hdlname = "cell_5_5 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_5_5.in_up ;
  (* hdlname = "cell_5_5 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_5_5.out_down ;
  (* hdlname = "cell_5_5 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_5_5.out_left ;
  (* hdlname = "cell_5_5 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_5_5.out_reg  = 4'h0;
  (* hdlname = "cell_5_5 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_5_5.out_right ;
  (* hdlname = "cell_5_5 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_5_5.out_up ;
  (* hdlname = "cell_5_5 port$2004$0" *)
  (* src = "hw.v:14748.16-14748.28" *)
  wire [63:0] \cell_5_5.port$2004$0 ;
  (* hdlname = "cell_5_5 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_5_5.program_down ;
  (* hdlname = "cell_5_5 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_5_5.program_down_reg  = 16'h0000;
  (* hdlname = "cell_5_5 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_5_5.program_enable ;
  (* hdlname = "cell_5_5 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_5_5.program_left ;
  (* hdlname = "cell_5_5 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_5_5.program_left_reg  = 16'h0000;
  (* hdlname = "cell_5_5 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_5_5.program_right ;
  (* hdlname = "cell_5_5 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_5_5.program_right_reg  = 16'h0000;
  (* hdlname = "cell_5_5 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_5_5.program_rst ;
  (* hdlname = "cell_5_5 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_5_5.program_up ;
  (* hdlname = "cell_5_5 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_5_5.program_up_reg  = 16'h0000;
  (* hdlname = "cell_5_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_5.rst ;
  (* hdlname = "cell_5_5 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_5_5.run_enable ;
  (* hdlname = "cell_5_5 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_5_5.run_rst ;
  (* hdlname = "cell_5_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_6.clk ;
  (* hdlname = "cell_5_6 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_5_6.f_down ;
  (* hdlname = "cell_5_6 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_5_6.f_left ;
  (* hdlname = "cell_5_6 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_5_6.f_right ;
  (* hdlname = "cell_5_6 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_5_6.f_up ;
  (* hdlname = "cell_5_6 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_5_6.in_concat ;
  (* hdlname = "cell_5_6 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_5_6.in_down ;
  (* hdlname = "cell_5_6 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_5_6.in_left ;
  (* hdlname = "cell_5_6 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_5_6.in_right ;
  (* hdlname = "cell_5_6 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_5_6.in_up ;
  (* hdlname = "cell_5_6 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_5_6.out_down ;
  (* hdlname = "cell_5_6 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_5_6.out_left ;
  (* hdlname = "cell_5_6 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_5_6.out_reg  = 4'h0;
  (* hdlname = "cell_5_6 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_5_6.out_right ;
  (* hdlname = "cell_5_6 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_5_6.out_up ;
  (* hdlname = "cell_5_6 port$2024$0" *)
  (* src = "hw.v:14916.16-14916.28" *)
  wire [63:0] \cell_5_6.port$2024$0 ;
  (* hdlname = "cell_5_6 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_5_6.program_down ;
  (* hdlname = "cell_5_6 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_5_6.program_down_reg  = 16'h0000;
  (* hdlname = "cell_5_6 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_5_6.program_enable ;
  (* hdlname = "cell_5_6 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_5_6.program_left ;
  (* hdlname = "cell_5_6 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_5_6.program_left_reg  = 16'h0000;
  (* hdlname = "cell_5_6 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_5_6.program_right ;
  (* hdlname = "cell_5_6 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_5_6.program_right_reg  = 16'h0000;
  (* hdlname = "cell_5_6 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_5_6.program_rst ;
  (* hdlname = "cell_5_6 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_5_6.program_up ;
  (* hdlname = "cell_5_6 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_5_6.program_up_reg  = 16'h0000;
  (* hdlname = "cell_5_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_6.rst ;
  (* hdlname = "cell_5_6 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_5_6.run_enable ;
  (* hdlname = "cell_5_6 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_5_6.run_rst ;
  (* hdlname = "cell_5_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_7.clk ;
  (* hdlname = "cell_5_7 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_5_7.f_down ;
  (* hdlname = "cell_5_7 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_5_7.f_left ;
  (* hdlname = "cell_5_7 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_5_7.f_right ;
  (* hdlname = "cell_5_7 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_5_7.f_up ;
  (* hdlname = "cell_5_7 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_5_7.in_concat ;
  (* hdlname = "cell_5_7 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_5_7.in_down ;
  (* hdlname = "cell_5_7 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_5_7.in_left ;
  (* hdlname = "cell_5_7 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_5_7.in_right ;
  (* hdlname = "cell_5_7 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_5_7.in_up ;
  (* hdlname = "cell_5_7 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_5_7.out_down ;
  (* hdlname = "cell_5_7 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_5_7.out_left ;
  (* hdlname = "cell_5_7 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_5_7.out_reg  = 4'h0;
  (* hdlname = "cell_5_7 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_5_7.out_right ;
  (* hdlname = "cell_5_7 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_5_7.out_up ;
  (* hdlname = "cell_5_7 port$2044$0" *)
  (* src = "hw.v:15083.16-15083.28" *)
  wire [63:0] \cell_5_7.port$2044$0 ;
  (* hdlname = "cell_5_7 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_5_7.program_down ;
  (* hdlname = "cell_5_7 program_down_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_5_7.program_down_reg ;
  (* hdlname = "cell_5_7 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_5_7.program_enable ;
  (* hdlname = "cell_5_7 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_5_7.program_left ;
  (* hdlname = "cell_5_7 program_left_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_5_7.program_left_reg ;
  (* hdlname = "cell_5_7 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_5_7.program_right ;
  (* hdlname = "cell_5_7 program_right_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_5_7.program_right_reg ;
  (* hdlname = "cell_5_7 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_5_7.program_rst ;
  (* hdlname = "cell_5_7 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_5_7.program_up ;
  (* hdlname = "cell_5_7 program_up_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_5_7.program_up_reg ;
  (* hdlname = "cell_5_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_5_7.rst ;
  (* hdlname = "cell_5_7 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_5_7.run_enable ;
  (* hdlname = "cell_5_7 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_5_7.run_rst ;
  (* hdlname = "cell_6_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_0.clk ;
  (* hdlname = "cell_6_0 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_6_0.f_down ;
  (* hdlname = "cell_6_0 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_6_0.f_left ;
  (* hdlname = "cell_6_0 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_6_0.f_right ;
  (* hdlname = "cell_6_0 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_6_0.f_up ;
  (* hdlname = "cell_6_0 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_6_0.in_concat ;
  (* hdlname = "cell_6_0 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_6_0.in_down ;
  (* hdlname = "cell_6_0 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_6_0.in_left ;
  (* hdlname = "cell_6_0 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_6_0.in_right ;
  (* hdlname = "cell_6_0 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_6_0.in_up ;
  (* hdlname = "cell_6_0 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_6_0.out_down ;
  (* hdlname = "cell_6_0 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_6_0.out_left ;
  (* hdlname = "cell_6_0 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_6_0.out_reg  = 4'h0;
  (* hdlname = "cell_6_0 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_6_0.out_right ;
  (* hdlname = "cell_6_0 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_6_0.out_up ;
  (* hdlname = "cell_6_0 port$2064$0" *)
  (* src = "hw.v:15251.16-15251.28" *)
  wire [63:0] \cell_6_0.port$2064$0 ;
  (* hdlname = "cell_6_0 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_6_0.program_down ;
  (* hdlname = "cell_6_0 program_down_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_6_0.program_down_reg ;
  (* hdlname = "cell_6_0 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_6_0.program_enable ;
  (* hdlname = "cell_6_0 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_6_0.program_left ;
  (* hdlname = "cell_6_0 program_left_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_6_0.program_left_reg ;
  (* hdlname = "cell_6_0 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_6_0.program_right ;
  (* hdlname = "cell_6_0 program_right_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_6_0.program_right_reg ;
  (* hdlname = "cell_6_0 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_6_0.program_rst ;
  (* hdlname = "cell_6_0 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_6_0.program_up ;
  (* hdlname = "cell_6_0 program_up_reg" *)
  (* init = 16'hx0x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "4 5 6 7 12 13 14 15" *)
  wire [15:0] \cell_6_0.program_up_reg ;
  (* hdlname = "cell_6_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_0.rst ;
  (* hdlname = "cell_6_0 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_6_0.run_enable ;
  (* hdlname = "cell_6_0 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_6_0.run_rst ;
  (* hdlname = "cell_6_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_1.clk ;
  (* hdlname = "cell_6_1 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_6_1.f_down ;
  (* hdlname = "cell_6_1 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_6_1.f_left ;
  (* hdlname = "cell_6_1 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_6_1.f_right ;
  (* hdlname = "cell_6_1 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_6_1.f_up ;
  (* hdlname = "cell_6_1 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_6_1.in_concat ;
  (* hdlname = "cell_6_1 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_6_1.in_down ;
  (* hdlname = "cell_6_1 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_6_1.in_left ;
  (* hdlname = "cell_6_1 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_6_1.in_right ;
  (* hdlname = "cell_6_1 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_6_1.in_up ;
  (* hdlname = "cell_6_1 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_6_1.out_down ;
  (* hdlname = "cell_6_1 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_6_1.out_left ;
  (* hdlname = "cell_6_1 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_6_1.out_reg  = 4'h0;
  (* hdlname = "cell_6_1 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_6_1.out_right ;
  (* hdlname = "cell_6_1 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_6_1.out_up ;
  (* hdlname = "cell_6_1 port$2084$0" *)
  (* src = "hw.v:15420.16-15420.28" *)
  wire [63:0] \cell_6_1.port$2084$0 ;
  (* hdlname = "cell_6_1 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_6_1.program_down ;
  (* hdlname = "cell_6_1 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_6_1.program_down_reg  = 16'h0000;
  (* hdlname = "cell_6_1 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_6_1.program_enable ;
  (* hdlname = "cell_6_1 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_6_1.program_left ;
  (* hdlname = "cell_6_1 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_6_1.program_left_reg  = 16'h0000;
  (* hdlname = "cell_6_1 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_6_1.program_right ;
  (* hdlname = "cell_6_1 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_6_1.program_right_reg  = 16'h0000;
  (* hdlname = "cell_6_1 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_6_1.program_rst ;
  (* hdlname = "cell_6_1 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_6_1.program_up ;
  (* hdlname = "cell_6_1 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_6_1.program_up_reg  = 16'h0000;
  (* hdlname = "cell_6_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_1.rst ;
  (* hdlname = "cell_6_1 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_6_1.run_enable ;
  (* hdlname = "cell_6_1 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_6_1.run_rst ;
  (* hdlname = "cell_6_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_2.clk ;
  (* hdlname = "cell_6_2 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_6_2.f_down ;
  (* hdlname = "cell_6_2 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_6_2.f_left ;
  (* hdlname = "cell_6_2 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_6_2.f_right ;
  (* hdlname = "cell_6_2 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_6_2.f_up ;
  (* hdlname = "cell_6_2 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_6_2.in_concat ;
  (* hdlname = "cell_6_2 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_6_2.in_down ;
  (* hdlname = "cell_6_2 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_6_2.in_left ;
  (* hdlname = "cell_6_2 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_6_2.in_right ;
  (* hdlname = "cell_6_2 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_6_2.in_up ;
  (* hdlname = "cell_6_2 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_6_2.out_down ;
  (* hdlname = "cell_6_2 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_6_2.out_left ;
  (* hdlname = "cell_6_2 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_6_2.out_reg  = 4'h0;
  (* hdlname = "cell_6_2 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_6_2.out_right ;
  (* hdlname = "cell_6_2 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_6_2.out_up ;
  (* hdlname = "cell_6_2 port$2104$0" *)
  (* src = "hw.v:15588.16-15588.28" *)
  wire [63:0] \cell_6_2.port$2104$0 ;
  (* hdlname = "cell_6_2 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_6_2.program_down ;
  (* hdlname = "cell_6_2 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_6_2.program_down_reg  = 16'h0000;
  (* hdlname = "cell_6_2 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_6_2.program_enable ;
  (* hdlname = "cell_6_2 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_6_2.program_left ;
  (* hdlname = "cell_6_2 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_6_2.program_left_reg  = 16'h0000;
  (* hdlname = "cell_6_2 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_6_2.program_right ;
  (* hdlname = "cell_6_2 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_6_2.program_right_reg  = 16'h0000;
  (* hdlname = "cell_6_2 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_6_2.program_rst ;
  (* hdlname = "cell_6_2 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_6_2.program_up ;
  (* hdlname = "cell_6_2 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_6_2.program_up_reg  = 16'h0000;
  (* hdlname = "cell_6_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_2.rst ;
  (* hdlname = "cell_6_2 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_6_2.run_enable ;
  (* hdlname = "cell_6_2 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_6_2.run_rst ;
  (* hdlname = "cell_6_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_3.clk ;
  (* hdlname = "cell_6_3 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_6_3.f_down ;
  (* hdlname = "cell_6_3 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_6_3.f_left ;
  (* hdlname = "cell_6_3 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_6_3.f_right ;
  (* hdlname = "cell_6_3 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_6_3.f_up ;
  (* hdlname = "cell_6_3 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_6_3.in_concat ;
  (* hdlname = "cell_6_3 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_6_3.in_down ;
  (* hdlname = "cell_6_3 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_6_3.in_left ;
  (* hdlname = "cell_6_3 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_6_3.in_right ;
  (* hdlname = "cell_6_3 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_6_3.in_up ;
  (* hdlname = "cell_6_3 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_6_3.out_down ;
  (* hdlname = "cell_6_3 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_6_3.out_left ;
  (* hdlname = "cell_6_3 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_6_3.out_reg  = 4'h0;
  (* hdlname = "cell_6_3 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_6_3.out_right ;
  (* hdlname = "cell_6_3 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_6_3.out_up ;
  (* hdlname = "cell_6_3 port$2124$0" *)
  (* src = "hw.v:15756.16-15756.28" *)
  wire [63:0] \cell_6_3.port$2124$0 ;
  (* hdlname = "cell_6_3 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_6_3.program_down ;
  (* hdlname = "cell_6_3 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_6_3.program_down_reg  = 16'h0000;
  (* hdlname = "cell_6_3 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_6_3.program_enable ;
  (* hdlname = "cell_6_3 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_6_3.program_left ;
  (* hdlname = "cell_6_3 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_6_3.program_left_reg  = 16'h0000;
  (* hdlname = "cell_6_3 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_6_3.program_right ;
  (* hdlname = "cell_6_3 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_6_3.program_right_reg  = 16'h0000;
  (* hdlname = "cell_6_3 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_6_3.program_rst ;
  (* hdlname = "cell_6_3 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_6_3.program_up ;
  (* hdlname = "cell_6_3 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_6_3.program_up_reg  = 16'h0000;
  (* hdlname = "cell_6_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_3.rst ;
  (* hdlname = "cell_6_3 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_6_3.run_enable ;
  (* hdlname = "cell_6_3 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_6_3.run_rst ;
  (* hdlname = "cell_6_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_4.clk ;
  (* hdlname = "cell_6_4 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_6_4.f_down ;
  (* hdlname = "cell_6_4 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_6_4.f_left ;
  (* hdlname = "cell_6_4 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_6_4.f_right ;
  (* hdlname = "cell_6_4 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_6_4.f_up ;
  (* hdlname = "cell_6_4 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_6_4.in_concat ;
  (* hdlname = "cell_6_4 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_6_4.in_down ;
  (* hdlname = "cell_6_4 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_6_4.in_left ;
  (* hdlname = "cell_6_4 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_6_4.in_right ;
  (* hdlname = "cell_6_4 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_6_4.in_up ;
  (* hdlname = "cell_6_4 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_6_4.out_down ;
  (* hdlname = "cell_6_4 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_6_4.out_left ;
  (* hdlname = "cell_6_4 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_6_4.out_reg  = 4'h0;
  (* hdlname = "cell_6_4 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_6_4.out_right ;
  (* hdlname = "cell_6_4 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_6_4.out_up ;
  (* hdlname = "cell_6_4 port$2144$0" *)
  (* src = "hw.v:15924.16-15924.28" *)
  wire [63:0] \cell_6_4.port$2144$0 ;
  (* hdlname = "cell_6_4 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_6_4.program_down ;
  (* hdlname = "cell_6_4 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_6_4.program_down_reg  = 16'h0000;
  (* hdlname = "cell_6_4 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_6_4.program_enable ;
  (* hdlname = "cell_6_4 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_6_4.program_left ;
  (* hdlname = "cell_6_4 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_6_4.program_left_reg  = 16'h0000;
  (* hdlname = "cell_6_4 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_6_4.program_right ;
  (* hdlname = "cell_6_4 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_6_4.program_right_reg  = 16'h0000;
  (* hdlname = "cell_6_4 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_6_4.program_rst ;
  (* hdlname = "cell_6_4 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_6_4.program_up ;
  (* hdlname = "cell_6_4 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_6_4.program_up_reg  = 16'h0000;
  (* hdlname = "cell_6_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_4.rst ;
  (* hdlname = "cell_6_4 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_6_4.run_enable ;
  (* hdlname = "cell_6_4 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_6_4.run_rst ;
  (* hdlname = "cell_6_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_5.clk ;
  (* hdlname = "cell_6_5 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_6_5.f_down ;
  (* hdlname = "cell_6_5 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_6_5.f_left ;
  (* hdlname = "cell_6_5 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_6_5.f_right ;
  (* hdlname = "cell_6_5 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_6_5.f_up ;
  (* hdlname = "cell_6_5 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_6_5.in_concat ;
  (* hdlname = "cell_6_5 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_6_5.in_down ;
  (* hdlname = "cell_6_5 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_6_5.in_left ;
  (* hdlname = "cell_6_5 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_6_5.in_right ;
  (* hdlname = "cell_6_5 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_6_5.in_up ;
  (* hdlname = "cell_6_5 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_6_5.out_down ;
  (* hdlname = "cell_6_5 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_6_5.out_left ;
  (* hdlname = "cell_6_5 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_6_5.out_reg  = 4'h0;
  (* hdlname = "cell_6_5 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_6_5.out_right ;
  (* hdlname = "cell_6_5 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_6_5.out_up ;
  (* hdlname = "cell_6_5 port$2164$0" *)
  (* src = "hw.v:16092.16-16092.28" *)
  wire [63:0] \cell_6_5.port$2164$0 ;
  (* hdlname = "cell_6_5 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_6_5.program_down ;
  (* hdlname = "cell_6_5 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_6_5.program_down_reg  = 16'h0000;
  (* hdlname = "cell_6_5 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_6_5.program_enable ;
  (* hdlname = "cell_6_5 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_6_5.program_left ;
  (* hdlname = "cell_6_5 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_6_5.program_left_reg  = 16'h0000;
  (* hdlname = "cell_6_5 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_6_5.program_right ;
  (* hdlname = "cell_6_5 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_6_5.program_right_reg  = 16'h0000;
  (* hdlname = "cell_6_5 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_6_5.program_rst ;
  (* hdlname = "cell_6_5 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_6_5.program_up ;
  (* hdlname = "cell_6_5 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_6_5.program_up_reg  = 16'h0000;
  (* hdlname = "cell_6_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_5.rst ;
  (* hdlname = "cell_6_5 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_6_5.run_enable ;
  (* hdlname = "cell_6_5 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_6_5.run_rst ;
  (* hdlname = "cell_6_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_6.clk ;
  (* hdlname = "cell_6_6 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_6_6.f_down ;
  (* hdlname = "cell_6_6 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_6_6.f_left ;
  (* hdlname = "cell_6_6 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_6_6.f_right ;
  (* hdlname = "cell_6_6 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_6_6.f_up ;
  (* hdlname = "cell_6_6 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_6_6.in_concat ;
  (* hdlname = "cell_6_6 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_6_6.in_down ;
  (* hdlname = "cell_6_6 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_6_6.in_left ;
  (* hdlname = "cell_6_6 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_6_6.in_right ;
  (* hdlname = "cell_6_6 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_6_6.in_up ;
  (* hdlname = "cell_6_6 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_6_6.out_down ;
  (* hdlname = "cell_6_6 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_6_6.out_left ;
  (* hdlname = "cell_6_6 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_6_6.out_reg  = 4'h0;
  (* hdlname = "cell_6_6 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_6_6.out_right ;
  (* hdlname = "cell_6_6 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_6_6.out_up ;
  (* hdlname = "cell_6_6 port$2184$0" *)
  (* src = "hw.v:16260.16-16260.28" *)
  wire [63:0] \cell_6_6.port$2184$0 ;
  (* hdlname = "cell_6_6 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_6_6.program_down ;
  (* hdlname = "cell_6_6 program_down_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  reg [15:0] \cell_6_6.program_down_reg  = 16'h0000;
  (* hdlname = "cell_6_6 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_6_6.program_enable ;
  (* hdlname = "cell_6_6 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_6_6.program_left ;
  (* hdlname = "cell_6_6 program_left_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  reg [15:0] \cell_6_6.program_left_reg  = 16'h0000;
  (* hdlname = "cell_6_6 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_6_6.program_right ;
  (* hdlname = "cell_6_6 program_right_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  reg [15:0] \cell_6_6.program_right_reg  = 16'h0000;
  (* hdlname = "cell_6_6 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_6_6.program_rst ;
  (* hdlname = "cell_6_6 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_6_6.program_up ;
  (* hdlname = "cell_6_6 program_up_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  reg [15:0] \cell_6_6.program_up_reg  = 16'h0000;
  (* hdlname = "cell_6_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_6.rst ;
  (* hdlname = "cell_6_6 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_6_6.run_enable ;
  (* hdlname = "cell_6_6 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_6_6.run_rst ;
  (* hdlname = "cell_6_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_7.clk ;
  (* hdlname = "cell_6_7 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_6_7.f_down ;
  (* hdlname = "cell_6_7 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_6_7.f_left ;
  (* hdlname = "cell_6_7 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_6_7.f_right ;
  (* hdlname = "cell_6_7 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_6_7.f_up ;
  (* hdlname = "cell_6_7 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_6_7.in_concat ;
  (* hdlname = "cell_6_7 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_6_7.in_down ;
  (* hdlname = "cell_6_7 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_6_7.in_left ;
  (* hdlname = "cell_6_7 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_6_7.in_right ;
  (* hdlname = "cell_6_7 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_6_7.in_up ;
  (* hdlname = "cell_6_7 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_6_7.out_down ;
  (* hdlname = "cell_6_7 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_6_7.out_left ;
  (* hdlname = "cell_6_7 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_6_7.out_reg  = 4'h0;
  (* hdlname = "cell_6_7 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_6_7.out_right ;
  (* hdlname = "cell_6_7 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_6_7.out_up ;
  (* hdlname = "cell_6_7 port$2204$0" *)
  (* src = "hw.v:16427.16-16427.28" *)
  wire [63:0] \cell_6_7.port$2204$0 ;
  (* hdlname = "cell_6_7 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_6_7.program_down ;
  (* hdlname = "cell_6_7 program_down_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_6_7.program_down_reg ;
  (* hdlname = "cell_6_7 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_6_7.program_enable ;
  (* hdlname = "cell_6_7 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_6_7.program_left ;
  (* hdlname = "cell_6_7 program_left_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_6_7.program_left_reg ;
  (* hdlname = "cell_6_7 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_6_7.program_right ;
  (* hdlname = "cell_6_7 program_right_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_6_7.program_right_reg ;
  (* hdlname = "cell_6_7 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_6_7.program_rst ;
  (* hdlname = "cell_6_7 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_6_7.program_up ;
  (* hdlname = "cell_6_7 program_up_reg" *)
  (* init = 16'hxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_6_7.program_up_reg ;
  (* hdlname = "cell_6_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_6_7.rst ;
  (* hdlname = "cell_6_7 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_6_7.run_enable ;
  (* hdlname = "cell_6_7 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_6_7.run_rst ;
  (* hdlname = "cell_7_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_0.clk ;
  (* hdlname = "cell_7_0 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_7_0.f_right ;
  (* hdlname = "cell_7_0 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_7_0.f_up ;
  (* hdlname = "cell_7_0 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_7_0.in_concat ;
  (* hdlname = "cell_7_0 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_7_0.in_down ;
  (* hdlname = "cell_7_0 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_7_0.in_left ;
  (* hdlname = "cell_7_0 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_7_0.in_right ;
  (* hdlname = "cell_7_0 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_7_0.in_up ;
  (* hdlname = "cell_7_0 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \cell_7_0.out_down ;
  (* hdlname = "cell_7_0 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  (* unused_bits = "0" *)
  wire \cell_7_0.out_left ;
  (* hdlname = "cell_7_0 out_reg" *)
  (* init = 4'b0xx0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \cell_7_0.out_reg ;
  (* hdlname = "cell_7_0 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_7_0.out_right ;
  (* hdlname = "cell_7_0 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_7_0.out_up ;
  (* hdlname = "cell_7_0 port$2224$0" *)
  (* src = "hw.v:16594.16-16594.28" *)
  wire [63:0] \cell_7_0.port$2224$0 ;
  (* hdlname = "cell_7_0 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_7_0.program_down ;
  (* hdlname = "cell_7_0 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_7_0.program_enable ;
  (* hdlname = "cell_7_0 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_7_0.program_left ;
  (* hdlname = "cell_7_0 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_7_0.program_right ;
  (* hdlname = "cell_7_0 program_right_reg" *)
  (* init = 16'bxxxxxx00xxxxxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "2 3 4 5 6 7 10 11 12 13 14 15" *)
  wire [15:0] \cell_7_0.program_right_reg ;
  (* hdlname = "cell_7_0 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_7_0.program_rst ;
  (* hdlname = "cell_7_0 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_7_0.program_up ;
  (* hdlname = "cell_7_0 program_up_reg" *)
  (* init = 16'bxxxxxx00xxxxxx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "2 3 4 5 6 7 10 11 12 13 14 15" *)
  wire [15:0] \cell_7_0.program_up_reg ;
  (* hdlname = "cell_7_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_0.rst ;
  (* hdlname = "cell_7_0 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_7_0.run_enable ;
  (* hdlname = "cell_7_0 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_7_0.run_rst ;
  (* hdlname = "cell_7_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_1.clk ;
  (* hdlname = "cell_7_1 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_7_1.f_left ;
  (* hdlname = "cell_7_1 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_7_1.f_right ;
  (* hdlname = "cell_7_1 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_7_1.f_up ;
  (* hdlname = "cell_7_1 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_7_1.in_concat ;
  (* hdlname = "cell_7_1 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_7_1.in_down ;
  (* hdlname = "cell_7_1 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_7_1.in_left ;
  (* hdlname = "cell_7_1 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_7_1.in_right ;
  (* hdlname = "cell_7_1 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_7_1.in_up ;
  (* hdlname = "cell_7_1 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \cell_7_1.out_down ;
  (* hdlname = "cell_7_1 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_7_1.out_left ;
  (* hdlname = "cell_7_1 out_reg" *)
  (* init = 4'b00x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  (* unused_bits = "1" *)
  wire [3:0] \cell_7_1.out_reg ;
  (* hdlname = "cell_7_1 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_7_1.out_right ;
  (* hdlname = "cell_7_1 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_7_1.out_up ;
  (* hdlname = "cell_7_1 port$2244$0" *)
  (* src = "hw.v:16763.16-16763.28" *)
  wire [63:0] \cell_7_1.port$2244$0 ;
  (* hdlname = "cell_7_1 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_7_1.program_down ;
  (* hdlname = "cell_7_1 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_7_1.program_enable ;
  (* hdlname = "cell_7_1 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_7_1.program_left ;
  (* hdlname = "cell_7_1 program_left_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_1.program_left_reg ;
  (* hdlname = "cell_7_1 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_7_1.program_right ;
  (* hdlname = "cell_7_1 program_right_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_1.program_right_reg ;
  (* hdlname = "cell_7_1 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_7_1.program_rst ;
  (* hdlname = "cell_7_1 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_7_1.program_up ;
  (* hdlname = "cell_7_1 program_up_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_1.program_up_reg ;
  (* hdlname = "cell_7_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_1.rst ;
  (* hdlname = "cell_7_1 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_7_1.run_enable ;
  (* hdlname = "cell_7_1 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_7_1.run_rst ;
  (* hdlname = "cell_7_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_2.clk ;
  (* hdlname = "cell_7_2 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_7_2.f_left ;
  (* hdlname = "cell_7_2 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_7_2.f_right ;
  (* hdlname = "cell_7_2 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_7_2.f_up ;
  (* hdlname = "cell_7_2 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_7_2.in_concat ;
  (* hdlname = "cell_7_2 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_7_2.in_down ;
  (* hdlname = "cell_7_2 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_7_2.in_left ;
  (* hdlname = "cell_7_2 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_7_2.in_right ;
  (* hdlname = "cell_7_2 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_7_2.in_up ;
  (* hdlname = "cell_7_2 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \cell_7_2.out_down ;
  (* hdlname = "cell_7_2 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_7_2.out_left ;
  (* hdlname = "cell_7_2 out_reg" *)
  (* init = 4'b00x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  (* unused_bits = "1" *)
  wire [3:0] \cell_7_2.out_reg ;
  (* hdlname = "cell_7_2 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_7_2.out_right ;
  (* hdlname = "cell_7_2 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_7_2.out_up ;
  (* hdlname = "cell_7_2 port$2264$0" *)
  (* src = "hw.v:16931.16-16931.28" *)
  wire [63:0] \cell_7_2.port$2264$0 ;
  (* hdlname = "cell_7_2 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_7_2.program_down ;
  (* hdlname = "cell_7_2 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_7_2.program_enable ;
  (* hdlname = "cell_7_2 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_7_2.program_left ;
  (* hdlname = "cell_7_2 program_left_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_2.program_left_reg ;
  (* hdlname = "cell_7_2 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_7_2.program_right ;
  (* hdlname = "cell_7_2 program_right_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_2.program_right_reg ;
  (* hdlname = "cell_7_2 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_7_2.program_rst ;
  (* hdlname = "cell_7_2 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_7_2.program_up ;
  (* hdlname = "cell_7_2 program_up_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_2.program_up_reg ;
  (* hdlname = "cell_7_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_2.rst ;
  (* hdlname = "cell_7_2 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_7_2.run_enable ;
  (* hdlname = "cell_7_2 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_7_2.run_rst ;
  (* hdlname = "cell_7_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_3.clk ;
  (* hdlname = "cell_7_3 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_7_3.f_left ;
  (* hdlname = "cell_7_3 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_7_3.f_right ;
  (* hdlname = "cell_7_3 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_7_3.f_up ;
  (* hdlname = "cell_7_3 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_7_3.in_concat ;
  (* hdlname = "cell_7_3 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_7_3.in_down ;
  (* hdlname = "cell_7_3 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_7_3.in_left ;
  (* hdlname = "cell_7_3 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_7_3.in_right ;
  (* hdlname = "cell_7_3 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_7_3.in_up ;
  (* hdlname = "cell_7_3 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \cell_7_3.out_down ;
  (* hdlname = "cell_7_3 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_7_3.out_left ;
  (* hdlname = "cell_7_3 out_reg" *)
  (* init = 4'b00x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  (* unused_bits = "1" *)
  wire [3:0] \cell_7_3.out_reg ;
  (* hdlname = "cell_7_3 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_7_3.out_right ;
  (* hdlname = "cell_7_3 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_7_3.out_up ;
  (* hdlname = "cell_7_3 port$2284$0" *)
  (* src = "hw.v:17099.16-17099.28" *)
  wire [63:0] \cell_7_3.port$2284$0 ;
  (* hdlname = "cell_7_3 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_7_3.program_down ;
  (* hdlname = "cell_7_3 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_7_3.program_enable ;
  (* hdlname = "cell_7_3 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_7_3.program_left ;
  (* hdlname = "cell_7_3 program_left_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_3.program_left_reg ;
  (* hdlname = "cell_7_3 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_7_3.program_right ;
  (* hdlname = "cell_7_3 program_right_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_3.program_right_reg ;
  (* hdlname = "cell_7_3 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_7_3.program_rst ;
  (* hdlname = "cell_7_3 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_7_3.program_up ;
  (* hdlname = "cell_7_3 program_up_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_3.program_up_reg ;
  (* hdlname = "cell_7_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_3.rst ;
  (* hdlname = "cell_7_3 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_7_3.run_enable ;
  (* hdlname = "cell_7_3 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_7_3.run_rst ;
  (* hdlname = "cell_7_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_4.clk ;
  (* hdlname = "cell_7_4 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_7_4.f_left ;
  (* hdlname = "cell_7_4 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_7_4.f_right ;
  (* hdlname = "cell_7_4 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_7_4.f_up ;
  (* hdlname = "cell_7_4 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_7_4.in_concat ;
  (* hdlname = "cell_7_4 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_7_4.in_down ;
  (* hdlname = "cell_7_4 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_7_4.in_left ;
  (* hdlname = "cell_7_4 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_7_4.in_right ;
  (* hdlname = "cell_7_4 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_7_4.in_up ;
  (* hdlname = "cell_7_4 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \cell_7_4.out_down ;
  (* hdlname = "cell_7_4 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_7_4.out_left ;
  (* hdlname = "cell_7_4 out_reg" *)
  (* init = 4'b00x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  (* unused_bits = "1" *)
  wire [3:0] \cell_7_4.out_reg ;
  (* hdlname = "cell_7_4 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_7_4.out_right ;
  (* hdlname = "cell_7_4 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_7_4.out_up ;
  (* hdlname = "cell_7_4 port$2304$0" *)
  (* src = "hw.v:17267.16-17267.28" *)
  wire [63:0] \cell_7_4.port$2304$0 ;
  (* hdlname = "cell_7_4 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_7_4.program_down ;
  (* hdlname = "cell_7_4 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_7_4.program_enable ;
  (* hdlname = "cell_7_4 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_7_4.program_left ;
  (* hdlname = "cell_7_4 program_left_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_4.program_left_reg ;
  (* hdlname = "cell_7_4 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_7_4.program_right ;
  (* hdlname = "cell_7_4 program_right_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_4.program_right_reg ;
  (* hdlname = "cell_7_4 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_7_4.program_rst ;
  (* hdlname = "cell_7_4 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_7_4.program_up ;
  (* hdlname = "cell_7_4 program_up_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_4.program_up_reg ;
  (* hdlname = "cell_7_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_4.rst ;
  (* hdlname = "cell_7_4 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_7_4.run_enable ;
  (* hdlname = "cell_7_4 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_7_4.run_rst ;
  (* hdlname = "cell_7_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_5.clk ;
  (* hdlname = "cell_7_5 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_7_5.f_left ;
  (* hdlname = "cell_7_5 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_7_5.f_right ;
  (* hdlname = "cell_7_5 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_7_5.f_up ;
  (* hdlname = "cell_7_5 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_7_5.in_concat ;
  (* hdlname = "cell_7_5 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_7_5.in_down ;
  (* hdlname = "cell_7_5 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_7_5.in_left ;
  (* hdlname = "cell_7_5 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_7_5.in_right ;
  (* hdlname = "cell_7_5 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_7_5.in_up ;
  (* hdlname = "cell_7_5 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \cell_7_5.out_down ;
  (* hdlname = "cell_7_5 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_7_5.out_left ;
  (* hdlname = "cell_7_5 out_reg" *)
  (* init = 4'b00x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  (* unused_bits = "1" *)
  wire [3:0] \cell_7_5.out_reg ;
  (* hdlname = "cell_7_5 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_7_5.out_right ;
  (* hdlname = "cell_7_5 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_7_5.out_up ;
  (* hdlname = "cell_7_5 port$2324$0" *)
  (* src = "hw.v:17435.16-17435.28" *)
  wire [63:0] \cell_7_5.port$2324$0 ;
  (* hdlname = "cell_7_5 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_7_5.program_down ;
  (* hdlname = "cell_7_5 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_7_5.program_enable ;
  (* hdlname = "cell_7_5 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_7_5.program_left ;
  (* hdlname = "cell_7_5 program_left_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_5.program_left_reg ;
  (* hdlname = "cell_7_5 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_7_5.program_right ;
  (* hdlname = "cell_7_5 program_right_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_5.program_right_reg ;
  (* hdlname = "cell_7_5 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_7_5.program_rst ;
  (* hdlname = "cell_7_5 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_7_5.program_up ;
  (* hdlname = "cell_7_5 program_up_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_5.program_up_reg ;
  (* hdlname = "cell_7_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_5.rst ;
  (* hdlname = "cell_7_5 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_7_5.run_enable ;
  (* hdlname = "cell_7_5 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_7_5.run_rst ;
  (* hdlname = "cell_7_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_6.clk ;
  (* hdlname = "cell_7_6 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_7_6.f_left ;
  (* hdlname = "cell_7_6 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_7_6.f_right ;
  (* hdlname = "cell_7_6 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_7_6.f_up ;
  (* hdlname = "cell_7_6 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_7_6.in_concat ;
  (* hdlname = "cell_7_6 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_7_6.in_down ;
  (* hdlname = "cell_7_6 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_7_6.in_left ;
  (* hdlname = "cell_7_6 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_7_6.in_right ;
  (* hdlname = "cell_7_6 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_7_6.in_up ;
  (* hdlname = "cell_7_6 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \cell_7_6.out_down ;
  (* hdlname = "cell_7_6 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_7_6.out_left ;
  (* hdlname = "cell_7_6 out_reg" *)
  (* init = 4'b00x0 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  (* unused_bits = "1" *)
  wire [3:0] \cell_7_6.out_reg ;
  (* hdlname = "cell_7_6 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_7_6.out_right ;
  (* hdlname = "cell_7_6 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_7_6.out_up ;
  (* hdlname = "cell_7_6 port$2344$0" *)
  (* src = "hw.v:17603.16-17603.28" *)
  wire [63:0] \cell_7_6.port$2344$0 ;
  (* hdlname = "cell_7_6 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_7_6.program_down ;
  (* hdlname = "cell_7_6 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_7_6.program_enable ;
  (* hdlname = "cell_7_6 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_7_6.program_left ;
  (* hdlname = "cell_7_6 program_left_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_6.program_left_reg ;
  (* hdlname = "cell_7_6 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_7_6.program_right ;
  (* hdlname = "cell_7_6 program_right_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_6.program_right_reg ;
  (* hdlname = "cell_7_6 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_7_6.program_rst ;
  (* hdlname = "cell_7_6 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_7_6.program_up ;
  (* hdlname = "cell_7_6 program_up_reg" *)
  (* init = 16'bxx00xx00xx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "2 3 6 7 10 11 14 15" *)
  wire [15:0] \cell_7_6.program_up_reg ;
  (* hdlname = "cell_7_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_6.rst ;
  (* hdlname = "cell_7_6 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_7_6.run_enable ;
  (* hdlname = "cell_7_6 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_7_6.run_rst ;
  (* hdlname = "cell_7_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_7.clk ;
  (* hdlname = "cell_7_7 f_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:45" *)
  wire \cell_7_7.f_down ;
  (* hdlname = "cell_7_7 f_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:46" *)
  wire \cell_7_7.f_left ;
  (* hdlname = "cell_7_7 f_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:47" *)
  wire \cell_7_7.f_right ;
  (* hdlname = "cell_7_7 f_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:44" *)
  wire \cell_7_7.f_up ;
  (* hdlname = "cell_7_7 in_concat" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:42" *)
  wire [3:0] \cell_7_7.in_concat ;
  (* hdlname = "cell_7_7 in_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \cell_7_7.in_down ;
  (* hdlname = "cell_7_7 in_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \cell_7_7.in_left ;
  (* hdlname = "cell_7_7 in_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \cell_7_7.in_right ;
  (* hdlname = "cell_7_7 in_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \cell_7_7.in_up ;
  (* hdlname = "cell_7_7 out_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \cell_7_7.out_down ;
  (* hdlname = "cell_7_7 out_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \cell_7_7.out_left ;
  (* hdlname = "cell_7_7 out_reg" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  reg [3:0] \cell_7_7.out_reg  = 4'h0;
  (* hdlname = "cell_7_7 out_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \cell_7_7.out_right ;
  (* hdlname = "cell_7_7 out_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \cell_7_7.out_up ;
  (* hdlname = "cell_7_7 port$2364$0" *)
  (* src = "hw.v:17770.16-17770.28" *)
  wire [63:0] \cell_7_7.port$2364$0 ;
  (* hdlname = "cell_7_7 program_down" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \cell_7_7.program_down ;
  (* hdlname = "cell_7_7 program_down_reg" *)
  (* init = 16'bxxxxxxxxxx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  (* unused_bits = "2 3 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_7_7.program_down_reg ;
  (* hdlname = "cell_7_7 program_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \cell_7_7.program_enable ;
  (* hdlname = "cell_7_7 program_left" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \cell_7_7.program_left ;
  (* hdlname = "cell_7_7 program_left_reg" *)
  (* init = 16'bxxxxxxxxxx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  (* unused_bits = "2 3 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_7_7.program_left_reg ;
  (* hdlname = "cell_7_7 program_right" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \cell_7_7.program_right ;
  (* hdlname = "cell_7_7 program_right_reg" *)
  (* init = 16'bxxxxxxxxxx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  (* unused_bits = "2 3 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_7_7.program_right_reg ;
  (* hdlname = "cell_7_7 program_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \cell_7_7.program_rst ;
  (* hdlname = "cell_7_7 program_up" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \cell_7_7.program_up ;
  (* hdlname = "cell_7_7 program_up_reg" *)
  (* init = 16'bxxxxxxxxxx00xx00 *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  (* unused_bits = "2 3 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] \cell_7_7.program_up_reg ;
  (* hdlname = "cell_7_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \cell_7_7.rst ;
  (* hdlname = "cell_7_7 run_enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \cell_7_7.run_enable ;
  (* hdlname = "cell_7_7 run_rst" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \cell_7_7.run_rst ;
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire data_copy;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1175 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1180 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1185 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1190 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1195 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1200 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1206 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1211 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1215 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1219 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1223 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1227 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1231 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1235 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1240 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1245 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1249 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1253 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1257 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1261 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1265 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1269 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1274 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1279 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1283 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1287 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1291 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1295 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1299 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1303 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1308 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1313 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1317 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1321 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1325 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1329 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1333 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1337 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1342 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1347 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1351 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1355 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1359 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1363 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1367 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1371 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1376 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1381 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1385 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1389 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1393 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1397 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1401 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1405 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1410 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1416 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1421 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1426 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1431 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1436 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1441 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1446 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \data_copy$1452 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire data_in;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1455 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1457 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1459 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1461 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1463 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1465 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1467 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1469 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1471 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1473 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1475 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1477 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1479 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1481 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1483 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1485 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1487 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1489 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1491 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1493 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1495 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1497 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1499 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1501 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1503 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1505 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1507 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1509 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1511 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1513 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1515 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1517 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1519 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1521 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1523 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1525 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1527 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1529 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1531 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1533 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1535 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1537 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1539 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1541 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1543 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1545 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1547 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1549 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1551 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1553 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1555 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1557 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1559 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1561 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1563 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1565 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1567 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1569 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1571 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1573 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1575 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1577 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1579 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1581 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1583 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1585 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1587 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1589 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1591 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1593 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1595 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1597 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1599 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1601 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1603 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1605 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1607 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1609 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1611 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1613 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1615 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1617 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1619 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1621 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1623 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1625 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1627 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1629 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1631 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1633 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1635 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1637 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1639 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1641 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1643 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1645 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1647 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1649 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1653 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1657 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1661 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1665 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1669 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1673 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1675 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1677 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1679 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1681 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1683 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1685 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1687 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1689 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1691 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1693 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1695 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1697 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1699 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1701 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \data_in$1703 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \data_in$1705 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire data_out;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1456 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1458 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1460 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1462 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1464 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1466 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1468 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1470 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1472 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1474 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1476 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1478 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1480 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1482 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1484 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1486 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1488 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1490 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1492 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1494 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1496 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1498 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1500 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1502 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1504 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1506 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1508 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1510 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1512 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1514 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1516 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1518 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1520 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1522 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1524 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1526 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1528 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1530 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1532 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1534 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1536 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1538 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1540 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1542 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1544 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1546 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1548 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1550 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1552 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1554 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1556 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1558 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1560 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1562 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1564 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1566 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1568 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1570 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1572 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1574 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1576 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1578 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1580 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1582 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1584 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1586 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1588 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1590 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1592 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1594 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1596 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1598 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1600 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1602 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1604 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1606 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1608 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1610 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1612 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1614 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1616 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1618 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1620 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1622 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1624 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1626 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1628 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1630 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1632 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1634 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1636 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1638 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1640 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1642 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1644 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1646 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1648 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1650 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1654 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1658 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1662 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1666 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1670 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1674 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1676 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1678 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1680 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1682 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1684 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1686 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1688 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1690 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1692 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1694 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1696 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1698 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1700 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \data_out$1702 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \data_out$1704 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] data_parallel;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1005 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1012 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1019 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1026 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1033 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1040 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1047 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1054 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1061 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1068 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1075 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1082 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1089 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1096 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1103 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1110 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1117 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1124 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1131 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1138 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1145 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1152 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$1159 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1165 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1171 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1176 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1181 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1186 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1191 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1196 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1201 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1207 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1212 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1216 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1220 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1224 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1228 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1232 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1236 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1241 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1246 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1250 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1254 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1258 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1262 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1266 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1270 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1275 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1280 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1284 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1288 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1292 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1296 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1300 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1304 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1309 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1314 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1318 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1322 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1326 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1330 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1334 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1338 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1343 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1348 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1352 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1356 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1360 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1364 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1368 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1372 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1377 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1382 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1386 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1390 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1394 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1398 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1402 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1406 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  (* unused_bits = "1 2" *)
  wire [3:0] \data_parallel$1411 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  (* unused_bits = "1" *)
  wire [3:0] \data_parallel$1417 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  (* unused_bits = "1" *)
  wire [3:0] \data_parallel$1422 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  (* unused_bits = "1" *)
  wire [3:0] \data_parallel$1427 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  (* unused_bits = "1" *)
  wire [3:0] \data_parallel$1432 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  (* unused_bits = "1" *)
  wire [3:0] \data_parallel$1437 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  (* unused_bits = "1" *)
  wire [3:0] \data_parallel$1442 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \data_parallel$1447 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$725 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$732 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$739 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$746 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$753 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$760 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$767 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$774 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$781 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$788 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$795 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$802 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$809 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$816 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$823 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$830 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$837 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$844 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$851 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$858 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$865 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$872 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$879 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$886 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$893 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$900 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$907 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$914 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$921 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$928 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$935 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$942 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$949 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$956 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$963 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$970 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$977 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$984 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$991 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \data_parallel$998 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire enable;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1003 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1010 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1017 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1024 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1031 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1038 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1045 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1052 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1059 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1066 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1073 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1080 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1087 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1094 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1101 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1108 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1115 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1122 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1129 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1136 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1143 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1150 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1157 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$1164 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1169 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1174 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1179 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1184 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1189 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1194 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1199 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1205 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1210 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1214 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1218 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1222 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1226 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1230 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1234 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1239 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1244 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1248 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1252 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1256 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1260 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1264 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1268 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1273 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1278 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1282 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1286 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1290 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1294 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1298 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1302 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1307 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1312 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1316 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1320 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1324 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1328 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1332 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1336 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1341 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1346 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1350 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1354 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1358 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1362 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1366 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1370 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1375 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1380 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1384 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1388 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1392 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1396 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1400 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1404 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1409 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1415 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1420 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1425 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1430 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1435 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1440 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1445 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \enable$1451 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$730 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$737 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$744 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$751 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$758 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$765 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$772 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$779 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$786 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$793 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$800 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$807 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$814 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$821 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$828 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$835 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$842 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$849 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$856 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$863 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$870 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$877 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$884 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$891 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$898 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$905 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$912 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$919 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$926 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$933 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$940 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$947 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$954 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$961 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$968 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$975 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$982 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$989 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \enable$996 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  input global_program_enable;
  wire global_program_enable;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  input global_program_mem_enable;
  wire global_program_mem_enable;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  input global_program_mem_in;
  wire global_program_mem_in;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  input global_program_mem_rst;
  wire global_program_mem_rst;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  input global_program_rst;
  wire global_program_rst;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  input global_run_enable;
  wire global_run_enable;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  input global_run_rst;
  wire global_run_rst;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  input global_state_mem_copy;
  wire global_state_mem_copy;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  input global_state_mem_enable;
  wire global_state_mem_enable;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  output global_state_mem_out;
  wire global_state_mem_out;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  input global_state_mem_rst;
  wire global_state_mem_rst;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire in_down;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$105 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$113 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$119 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$125 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$133 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$141 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$149 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$157 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$165 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$17 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$173 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$179 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$185 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$193 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$201 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$209 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$217 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$225 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$23 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$233 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$239 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$245 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$253 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$261 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$269 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$277 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$285 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$29 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$293 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$299 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$305 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$313 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$321 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$329 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$337 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$345 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$35 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$353 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$359 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$365 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$373 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$381 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$389 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$397 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$405 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$41 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$413 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$47 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$53 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$59 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$65 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$73 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$81 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$89 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:18" *)
  wire \in_down$97 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire in_left;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$107 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$115 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$127 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$135 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$143 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$151 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$159 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$167 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$175 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$187 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$195 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$203 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$211 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$219 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$227 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$235 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$247 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$25 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$255 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$263 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$271 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$279 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$287 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$295 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$307 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$31 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$315 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$323 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$331 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$339 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$347 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$355 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$367 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$37 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$375 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$383 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$391 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$399 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$407 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$415 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$423 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$429 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$43 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$435 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$441 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$447 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$453 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$459 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$49 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$55 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$67 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$75 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$83 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$91 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:19" *)
  wire \in_left$99 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire in_right;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$101 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$109 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$121 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$129 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$137 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$145 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$153 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$161 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$169 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$181 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$189 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$197 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$205 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$21 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$213 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$221 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$229 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$241 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$249 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$257 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$265 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$27 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$273 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$281 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$289 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$301 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$309 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$317 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$325 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$33 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$333 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$341 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$349 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$361 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$369 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$377 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$385 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$39 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$393 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$401 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$409 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$419 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$425 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$431 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$437 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$443 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$449 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$45 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$455 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$51 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$61 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$69 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$77 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$85 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:20" *)
  wire \in_right$93 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire in_up;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$103 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$111 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$117 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$123 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$131 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$139 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$147 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$155 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$163 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$171 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$177 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$183 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$191 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$199 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$207 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$215 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$223 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$231 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$237 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$243 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$251 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$259 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$267 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$275 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$283 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$291 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$297 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$303 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$311 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$319 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$327 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$335 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$343 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$351 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$357 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$363 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$371 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$379 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$387 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$395 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$403 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$411 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$417 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$421 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$427 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$433 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$439 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$445 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$451 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$457 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$63 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$71 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$79 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$87 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:17" *)
  wire \in_up$95 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire out_down;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$104 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$112 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$118 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$124 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$132 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$140 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \out_down$1412 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \out_down$1418 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \out_down$1423 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \out_down$1428 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \out_down$1433 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \out_down$1438 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  (* unused_bits = "0" *)
  wire \out_down$1443 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$1448 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$148 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$156 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$164 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$172 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$178 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$184 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$192 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$200 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$208 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$216 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$224 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$232 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$238 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$244 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$252 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$260 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$268 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$276 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$284 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$292 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$298 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$304 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$312 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$320 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$328 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$336 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$344 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$352 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$358 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$364 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$372 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$380 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$388 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$396 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$404 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$412 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$418 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$422 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$428 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$434 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$440 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$446 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$452 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$458 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$64 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$72 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$80 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$88 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:23" *)
  wire \out_down$96 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire out_left;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$102 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$110 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$1167 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$1208 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$122 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$1242 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$1276 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$130 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$1310 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$1344 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$1378 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$138 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  (* unused_bits = "0" *)
  wire \out_left$1413 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$146 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$154 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$162 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$170 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$182 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$190 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$198 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$206 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$214 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$22 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$222 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$230 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$242 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$250 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$258 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$266 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$274 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$28 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$282 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$290 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$302 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$310 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$318 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$326 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$334 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$34 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$342 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$350 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$362 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$370 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$378 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$386 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$394 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$40 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$402 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$410 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$420 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$426 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$432 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$438 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$444 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$450 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$456 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$46 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$52 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$62 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$70 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$78 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$86 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:24" *)
  wire \out_left$94 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire out_right;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$100 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$108 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$116 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$1203 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$1237 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$1271 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$128 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$1305 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$1339 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$136 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$1373 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$1407 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$144 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$1449 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$152 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$160 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$168 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$176 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$188 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$196 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$204 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$212 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$220 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$228 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$236 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$248 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$256 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$26 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$264 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$272 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$280 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$288 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$296 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$308 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$316 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$32 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$324 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$332 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$340 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$348 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$356 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$368 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$376 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$38 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$384 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$392 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$400 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$408 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$416 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$424 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$430 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$436 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$44 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$442 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$448 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$454 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$460 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$50 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$56 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$68 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$76 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$84 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:25" *)
  wire \out_right$92 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire out_up;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$106 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$114 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$1166 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$1172 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$1177 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$1182 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$1187 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$1192 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$1197 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$120 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$1202 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$126 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$134 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$142 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$150 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$158 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$166 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$174 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$18 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$180 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$186 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$194 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$202 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$210 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$218 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$226 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$234 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$24 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$240 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$246 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$254 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$262 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$270 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$278 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$286 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$294 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$30 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$300 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$306 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$314 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$322 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$330 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$338 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$346 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$354 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$36 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$360 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$366 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$374 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$382 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$390 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$398 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$406 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$414 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$42 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$48 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$54 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$60 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$66 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$74 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$82 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$90 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:22" *)
  wire \out_up$98 ;
  (* hdlname = "prog_0_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_0.clk ;
  (* hdlname = "prog_0_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_0_0.data  = 64'h0000000000000000;
  (* hdlname = "prog_0_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_0_0.data_in ;
  (* hdlname = "prog_0_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_0_0.data_out ;
  (* hdlname = "prog_0_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_0_0.data_parallel ;
  (* hdlname = "prog_0_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_0_0.enable ;
  (* hdlname = "prog_0_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_0.rst ;
  (* hdlname = "prog_0_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_0_0.rst$2 ;
  (* hdlname = "prog_0_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_1.clk ;
  (* hdlname = "prog_0_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_0_1.data  = 64'h0000000000000000;
  (* hdlname = "prog_0_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_0_1.data_in ;
  (* hdlname = "prog_0_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_0_1.data_out ;
  (* hdlname = "prog_0_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_0_1.data_parallel ;
  (* hdlname = "prog_0_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_0_1.enable ;
  (* hdlname = "prog_0_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_1.rst ;
  (* hdlname = "prog_0_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_0_1.rst$2 ;
  (* hdlname = "prog_0_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_2.clk ;
  (* hdlname = "prog_0_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_0_2.data  = 64'h0000000000000000;
  (* hdlname = "prog_0_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_0_2.data_in ;
  (* hdlname = "prog_0_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_0_2.data_out ;
  (* hdlname = "prog_0_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_0_2.data_parallel ;
  (* hdlname = "prog_0_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_0_2.enable ;
  (* hdlname = "prog_0_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_2.rst ;
  (* hdlname = "prog_0_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_0_2.rst$2 ;
  (* hdlname = "prog_0_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_3.clk ;
  (* hdlname = "prog_0_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_0_3.data  = 64'h0000000000000000;
  (* hdlname = "prog_0_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_0_3.data_in ;
  (* hdlname = "prog_0_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_0_3.data_out ;
  (* hdlname = "prog_0_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_0_3.data_parallel ;
  (* hdlname = "prog_0_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_0_3.enable ;
  (* hdlname = "prog_0_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_3.rst ;
  (* hdlname = "prog_0_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_0_3.rst$2 ;
  (* hdlname = "prog_0_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_4.clk ;
  (* hdlname = "prog_0_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_0_4.data  = 64'h0000000000000000;
  (* hdlname = "prog_0_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_0_4.data_in ;
  (* hdlname = "prog_0_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_0_4.data_out ;
  (* hdlname = "prog_0_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_0_4.data_parallel ;
  (* hdlname = "prog_0_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_0_4.enable ;
  (* hdlname = "prog_0_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_4.rst ;
  (* hdlname = "prog_0_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_0_4.rst$2 ;
  (* hdlname = "prog_0_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_5.clk ;
  (* hdlname = "prog_0_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_0_5.data  = 64'h0000000000000000;
  (* hdlname = "prog_0_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_0_5.data_in ;
  (* hdlname = "prog_0_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_0_5.data_out ;
  (* hdlname = "prog_0_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_0_5.data_parallel ;
  (* hdlname = "prog_0_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_0_5.enable ;
  (* hdlname = "prog_0_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_5.rst ;
  (* hdlname = "prog_0_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_0_5.rst$2 ;
  (* hdlname = "prog_0_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_6.clk ;
  (* hdlname = "prog_0_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_0_6.data  = 64'h0000000000000000;
  (* hdlname = "prog_0_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_0_6.data_in ;
  (* hdlname = "prog_0_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_0_6.data_out ;
  (* hdlname = "prog_0_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_0_6.data_parallel ;
  (* hdlname = "prog_0_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_0_6.enable ;
  (* hdlname = "prog_0_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_6.rst ;
  (* hdlname = "prog_0_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_0_6.rst$2 ;
  (* hdlname = "prog_0_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_7.clk ;
  (* hdlname = "prog_0_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_0_7.data  = 64'h0000000000000000;
  (* hdlname = "prog_0_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_0_7.data_in ;
  (* hdlname = "prog_0_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_0_7.data_out ;
  (* hdlname = "prog_0_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_0_7.data_parallel ;
  (* hdlname = "prog_0_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_0_7.enable ;
  (* hdlname = "prog_0_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_0_7.rst ;
  (* hdlname = "prog_0_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_0_7.rst$2 ;
  (* hdlname = "prog_1_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_0.clk ;
  (* hdlname = "prog_1_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_1_0.data  = 64'h0000000000000000;
  (* hdlname = "prog_1_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_1_0.data_in ;
  (* hdlname = "prog_1_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_1_0.data_out ;
  (* hdlname = "prog_1_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_1_0.data_parallel ;
  (* hdlname = "prog_1_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_1_0.enable ;
  (* hdlname = "prog_1_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_0.rst ;
  (* hdlname = "prog_1_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_1_0.rst$2 ;
  (* hdlname = "prog_1_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_1.clk ;
  (* hdlname = "prog_1_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_1_1.data  = 64'h0000000000000000;
  (* hdlname = "prog_1_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_1_1.data_in ;
  (* hdlname = "prog_1_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_1_1.data_out ;
  (* hdlname = "prog_1_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_1_1.data_parallel ;
  (* hdlname = "prog_1_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_1_1.enable ;
  (* hdlname = "prog_1_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_1.rst ;
  (* hdlname = "prog_1_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_1_1.rst$2 ;
  (* hdlname = "prog_1_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_2.clk ;
  (* hdlname = "prog_1_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_1_2.data  = 64'h0000000000000000;
  (* hdlname = "prog_1_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_1_2.data_in ;
  (* hdlname = "prog_1_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_1_2.data_out ;
  (* hdlname = "prog_1_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_1_2.data_parallel ;
  (* hdlname = "prog_1_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_1_2.enable ;
  (* hdlname = "prog_1_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_2.rst ;
  (* hdlname = "prog_1_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_1_2.rst$2 ;
  (* hdlname = "prog_1_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_3.clk ;
  (* hdlname = "prog_1_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_1_3.data  = 64'h0000000000000000;
  (* hdlname = "prog_1_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_1_3.data_in ;
  (* hdlname = "prog_1_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_1_3.data_out ;
  (* hdlname = "prog_1_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_1_3.data_parallel ;
  (* hdlname = "prog_1_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_1_3.enable ;
  (* hdlname = "prog_1_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_3.rst ;
  (* hdlname = "prog_1_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_1_3.rst$2 ;
  (* hdlname = "prog_1_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_4.clk ;
  (* hdlname = "prog_1_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_1_4.data  = 64'h0000000000000000;
  (* hdlname = "prog_1_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_1_4.data_in ;
  (* hdlname = "prog_1_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_1_4.data_out ;
  (* hdlname = "prog_1_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_1_4.data_parallel ;
  (* hdlname = "prog_1_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_1_4.enable ;
  (* hdlname = "prog_1_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_4.rst ;
  (* hdlname = "prog_1_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_1_4.rst$2 ;
  (* hdlname = "prog_1_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_5.clk ;
  (* hdlname = "prog_1_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_1_5.data  = 64'h0000000000000000;
  (* hdlname = "prog_1_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_1_5.data_in ;
  (* hdlname = "prog_1_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_1_5.data_out ;
  (* hdlname = "prog_1_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_1_5.data_parallel ;
  (* hdlname = "prog_1_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_1_5.enable ;
  (* hdlname = "prog_1_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_5.rst ;
  (* hdlname = "prog_1_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_1_5.rst$2 ;
  (* hdlname = "prog_1_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_6.clk ;
  (* hdlname = "prog_1_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_1_6.data  = 64'h0000000000000000;
  (* hdlname = "prog_1_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_1_6.data_in ;
  (* hdlname = "prog_1_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_1_6.data_out ;
  (* hdlname = "prog_1_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_1_6.data_parallel ;
  (* hdlname = "prog_1_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_1_6.enable ;
  (* hdlname = "prog_1_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_6.rst ;
  (* hdlname = "prog_1_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_1_6.rst$2 ;
  (* hdlname = "prog_1_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_7.clk ;
  (* hdlname = "prog_1_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_1_7.data  = 64'h0000000000000000;
  (* hdlname = "prog_1_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_1_7.data_in ;
  (* hdlname = "prog_1_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_1_7.data_out ;
  (* hdlname = "prog_1_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_1_7.data_parallel ;
  (* hdlname = "prog_1_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_1_7.enable ;
  (* hdlname = "prog_1_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_1_7.rst ;
  (* hdlname = "prog_1_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_1_7.rst$2 ;
  (* hdlname = "prog_2_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_0.clk ;
  (* hdlname = "prog_2_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_2_0.data  = 64'h0000000000000000;
  (* hdlname = "prog_2_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_2_0.data_in ;
  (* hdlname = "prog_2_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_2_0.data_out ;
  (* hdlname = "prog_2_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_2_0.data_parallel ;
  (* hdlname = "prog_2_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_2_0.enable ;
  (* hdlname = "prog_2_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_0.rst ;
  (* hdlname = "prog_2_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_2_0.rst$2 ;
  (* hdlname = "prog_2_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_1.clk ;
  (* hdlname = "prog_2_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_2_1.data  = 64'h0000000000000000;
  (* hdlname = "prog_2_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_2_1.data_in ;
  (* hdlname = "prog_2_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_2_1.data_out ;
  (* hdlname = "prog_2_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_2_1.data_parallel ;
  (* hdlname = "prog_2_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_2_1.enable ;
  (* hdlname = "prog_2_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_1.rst ;
  (* hdlname = "prog_2_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_2_1.rst$2 ;
  (* hdlname = "prog_2_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_2.clk ;
  (* hdlname = "prog_2_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_2_2.data  = 64'h0000000000000000;
  (* hdlname = "prog_2_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_2_2.data_in ;
  (* hdlname = "prog_2_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_2_2.data_out ;
  (* hdlname = "prog_2_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_2_2.data_parallel ;
  (* hdlname = "prog_2_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_2_2.enable ;
  (* hdlname = "prog_2_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_2.rst ;
  (* hdlname = "prog_2_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_2_2.rst$2 ;
  (* hdlname = "prog_2_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_3.clk ;
  (* hdlname = "prog_2_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_2_3.data  = 64'h0000000000000000;
  (* hdlname = "prog_2_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_2_3.data_in ;
  (* hdlname = "prog_2_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_2_3.data_out ;
  (* hdlname = "prog_2_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_2_3.data_parallel ;
  (* hdlname = "prog_2_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_2_3.enable ;
  (* hdlname = "prog_2_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_3.rst ;
  (* hdlname = "prog_2_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_2_3.rst$2 ;
  (* hdlname = "prog_2_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_4.clk ;
  (* hdlname = "prog_2_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_2_4.data  = 64'h0000000000000000;
  (* hdlname = "prog_2_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_2_4.data_in ;
  (* hdlname = "prog_2_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_2_4.data_out ;
  (* hdlname = "prog_2_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_2_4.data_parallel ;
  (* hdlname = "prog_2_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_2_4.enable ;
  (* hdlname = "prog_2_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_4.rst ;
  (* hdlname = "prog_2_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_2_4.rst$2 ;
  (* hdlname = "prog_2_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_5.clk ;
  (* hdlname = "prog_2_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_2_5.data  = 64'h0000000000000000;
  (* hdlname = "prog_2_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_2_5.data_in ;
  (* hdlname = "prog_2_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_2_5.data_out ;
  (* hdlname = "prog_2_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_2_5.data_parallel ;
  (* hdlname = "prog_2_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_2_5.enable ;
  (* hdlname = "prog_2_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_5.rst ;
  (* hdlname = "prog_2_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_2_5.rst$2 ;
  (* hdlname = "prog_2_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_6.clk ;
  (* hdlname = "prog_2_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_2_6.data  = 64'h0000000000000000;
  (* hdlname = "prog_2_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_2_6.data_in ;
  (* hdlname = "prog_2_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_2_6.data_out ;
  (* hdlname = "prog_2_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_2_6.data_parallel ;
  (* hdlname = "prog_2_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_2_6.enable ;
  (* hdlname = "prog_2_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_6.rst ;
  (* hdlname = "prog_2_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_2_6.rst$2 ;
  (* hdlname = "prog_2_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_7.clk ;
  (* hdlname = "prog_2_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_2_7.data  = 64'h0000000000000000;
  (* hdlname = "prog_2_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_2_7.data_in ;
  (* hdlname = "prog_2_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_2_7.data_out ;
  (* hdlname = "prog_2_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_2_7.data_parallel ;
  (* hdlname = "prog_2_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_2_7.enable ;
  (* hdlname = "prog_2_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_2_7.rst ;
  (* hdlname = "prog_2_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_2_7.rst$2 ;
  (* hdlname = "prog_3_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_0.clk ;
  (* hdlname = "prog_3_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_3_0.data  = 64'h0000000000000000;
  (* hdlname = "prog_3_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_3_0.data_in ;
  (* hdlname = "prog_3_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_3_0.data_out ;
  (* hdlname = "prog_3_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_3_0.data_parallel ;
  (* hdlname = "prog_3_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_3_0.enable ;
  (* hdlname = "prog_3_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_0.rst ;
  (* hdlname = "prog_3_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_3_0.rst$2 ;
  (* hdlname = "prog_3_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_1.clk ;
  (* hdlname = "prog_3_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_3_1.data  = 64'h0000000000000000;
  (* hdlname = "prog_3_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_3_1.data_in ;
  (* hdlname = "prog_3_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_3_1.data_out ;
  (* hdlname = "prog_3_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_3_1.data_parallel ;
  (* hdlname = "prog_3_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_3_1.enable ;
  (* hdlname = "prog_3_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_1.rst ;
  (* hdlname = "prog_3_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_3_1.rst$2 ;
  (* hdlname = "prog_3_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_2.clk ;
  (* hdlname = "prog_3_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_3_2.data  = 64'h0000000000000000;
  (* hdlname = "prog_3_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_3_2.data_in ;
  (* hdlname = "prog_3_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_3_2.data_out ;
  (* hdlname = "prog_3_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_3_2.data_parallel ;
  (* hdlname = "prog_3_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_3_2.enable ;
  (* hdlname = "prog_3_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_2.rst ;
  (* hdlname = "prog_3_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_3_2.rst$2 ;
  (* hdlname = "prog_3_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_3.clk ;
  (* hdlname = "prog_3_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_3_3.data  = 64'h0000000000000000;
  (* hdlname = "prog_3_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_3_3.data_in ;
  (* hdlname = "prog_3_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_3_3.data_out ;
  (* hdlname = "prog_3_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_3_3.data_parallel ;
  (* hdlname = "prog_3_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_3_3.enable ;
  (* hdlname = "prog_3_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_3.rst ;
  (* hdlname = "prog_3_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_3_3.rst$2 ;
  (* hdlname = "prog_3_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_4.clk ;
  (* hdlname = "prog_3_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_3_4.data  = 64'h0000000000000000;
  (* hdlname = "prog_3_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_3_4.data_in ;
  (* hdlname = "prog_3_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_3_4.data_out ;
  (* hdlname = "prog_3_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_3_4.data_parallel ;
  (* hdlname = "prog_3_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_3_4.enable ;
  (* hdlname = "prog_3_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_4.rst ;
  (* hdlname = "prog_3_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_3_4.rst$2 ;
  (* hdlname = "prog_3_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_5.clk ;
  (* hdlname = "prog_3_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_3_5.data  = 64'h0000000000000000;
  (* hdlname = "prog_3_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_3_5.data_in ;
  (* hdlname = "prog_3_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_3_5.data_out ;
  (* hdlname = "prog_3_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_3_5.data_parallel ;
  (* hdlname = "prog_3_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_3_5.enable ;
  (* hdlname = "prog_3_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_5.rst ;
  (* hdlname = "prog_3_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_3_5.rst$2 ;
  (* hdlname = "prog_3_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_6.clk ;
  (* hdlname = "prog_3_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_3_6.data  = 64'h0000000000000000;
  (* hdlname = "prog_3_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_3_6.data_in ;
  (* hdlname = "prog_3_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_3_6.data_out ;
  (* hdlname = "prog_3_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_3_6.data_parallel ;
  (* hdlname = "prog_3_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_3_6.enable ;
  (* hdlname = "prog_3_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_6.rst ;
  (* hdlname = "prog_3_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_3_6.rst$2 ;
  (* hdlname = "prog_3_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_7.clk ;
  (* hdlname = "prog_3_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_3_7.data  = 64'h0000000000000000;
  (* hdlname = "prog_3_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_3_7.data_in ;
  (* hdlname = "prog_3_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_3_7.data_out ;
  (* hdlname = "prog_3_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_3_7.data_parallel ;
  (* hdlname = "prog_3_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_3_7.enable ;
  (* hdlname = "prog_3_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_3_7.rst ;
  (* hdlname = "prog_3_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_3_7.rst$2 ;
  (* hdlname = "prog_4_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_0.clk ;
  (* hdlname = "prog_4_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_4_0.data  = 64'h0000000000000000;
  (* hdlname = "prog_4_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_4_0.data_in ;
  (* hdlname = "prog_4_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_4_0.data_out ;
  (* hdlname = "prog_4_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_4_0.data_parallel ;
  (* hdlname = "prog_4_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_4_0.enable ;
  (* hdlname = "prog_4_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_0.rst ;
  (* hdlname = "prog_4_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_4_0.rst$2 ;
  (* hdlname = "prog_4_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_1.clk ;
  (* hdlname = "prog_4_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_4_1.data  = 64'h0000000000000000;
  (* hdlname = "prog_4_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_4_1.data_in ;
  (* hdlname = "prog_4_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_4_1.data_out ;
  (* hdlname = "prog_4_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_4_1.data_parallel ;
  (* hdlname = "prog_4_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_4_1.enable ;
  (* hdlname = "prog_4_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_1.rst ;
  (* hdlname = "prog_4_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_4_1.rst$2 ;
  (* hdlname = "prog_4_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_2.clk ;
  (* hdlname = "prog_4_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_4_2.data  = 64'h0000000000000000;
  (* hdlname = "prog_4_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_4_2.data_in ;
  (* hdlname = "prog_4_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_4_2.data_out ;
  (* hdlname = "prog_4_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_4_2.data_parallel ;
  (* hdlname = "prog_4_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_4_2.enable ;
  (* hdlname = "prog_4_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_2.rst ;
  (* hdlname = "prog_4_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_4_2.rst$2 ;
  (* hdlname = "prog_4_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_3.clk ;
  (* hdlname = "prog_4_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_4_3.data  = 64'h0000000000000000;
  (* hdlname = "prog_4_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_4_3.data_in ;
  (* hdlname = "prog_4_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_4_3.data_out ;
  (* hdlname = "prog_4_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_4_3.data_parallel ;
  (* hdlname = "prog_4_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_4_3.enable ;
  (* hdlname = "prog_4_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_3.rst ;
  (* hdlname = "prog_4_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_4_3.rst$2 ;
  (* hdlname = "prog_4_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_4.clk ;
  (* hdlname = "prog_4_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_4_4.data  = 64'h0000000000000000;
  (* hdlname = "prog_4_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_4_4.data_in ;
  (* hdlname = "prog_4_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_4_4.data_out ;
  (* hdlname = "prog_4_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_4_4.data_parallel ;
  (* hdlname = "prog_4_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_4_4.enable ;
  (* hdlname = "prog_4_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_4.rst ;
  (* hdlname = "prog_4_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_4_4.rst$2 ;
  (* hdlname = "prog_4_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_5.clk ;
  (* hdlname = "prog_4_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_4_5.data  = 64'h0000000000000000;
  (* hdlname = "prog_4_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_4_5.data_in ;
  (* hdlname = "prog_4_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_4_5.data_out ;
  (* hdlname = "prog_4_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_4_5.data_parallel ;
  (* hdlname = "prog_4_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_4_5.enable ;
  (* hdlname = "prog_4_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_5.rst ;
  (* hdlname = "prog_4_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_4_5.rst$2 ;
  (* hdlname = "prog_4_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_6.clk ;
  (* hdlname = "prog_4_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_4_6.data  = 64'h0000000000000000;
  (* hdlname = "prog_4_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_4_6.data_in ;
  (* hdlname = "prog_4_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_4_6.data_out ;
  (* hdlname = "prog_4_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_4_6.data_parallel ;
  (* hdlname = "prog_4_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_4_6.enable ;
  (* hdlname = "prog_4_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_6.rst ;
  (* hdlname = "prog_4_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_4_6.rst$2 ;
  (* hdlname = "prog_4_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_7.clk ;
  (* hdlname = "prog_4_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_4_7.data  = 64'h0000000000000000;
  (* hdlname = "prog_4_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_4_7.data_in ;
  (* hdlname = "prog_4_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_4_7.data_out ;
  (* hdlname = "prog_4_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_4_7.data_parallel ;
  (* hdlname = "prog_4_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_4_7.enable ;
  (* hdlname = "prog_4_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_4_7.rst ;
  (* hdlname = "prog_4_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_4_7.rst$2 ;
  (* hdlname = "prog_5_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_0.clk ;
  (* hdlname = "prog_5_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_5_0.data  = 64'h0000000000000000;
  (* hdlname = "prog_5_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_5_0.data_in ;
  (* hdlname = "prog_5_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_5_0.data_out ;
  (* hdlname = "prog_5_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_5_0.data_parallel ;
  (* hdlname = "prog_5_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_5_0.enable ;
  (* hdlname = "prog_5_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_0.rst ;
  (* hdlname = "prog_5_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_5_0.rst$2 ;
  (* hdlname = "prog_5_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_1.clk ;
  (* hdlname = "prog_5_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_5_1.data  = 64'h0000000000000000;
  (* hdlname = "prog_5_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_5_1.data_in ;
  (* hdlname = "prog_5_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_5_1.data_out ;
  (* hdlname = "prog_5_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_5_1.data_parallel ;
  (* hdlname = "prog_5_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_5_1.enable ;
  (* hdlname = "prog_5_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_1.rst ;
  (* hdlname = "prog_5_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_5_1.rst$2 ;
  (* hdlname = "prog_5_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_2.clk ;
  (* hdlname = "prog_5_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_5_2.data  = 64'h0000000000000000;
  (* hdlname = "prog_5_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_5_2.data_in ;
  (* hdlname = "prog_5_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_5_2.data_out ;
  (* hdlname = "prog_5_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_5_2.data_parallel ;
  (* hdlname = "prog_5_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_5_2.enable ;
  (* hdlname = "prog_5_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_2.rst ;
  (* hdlname = "prog_5_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_5_2.rst$2 ;
  (* hdlname = "prog_5_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_3.clk ;
  (* hdlname = "prog_5_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_5_3.data  = 64'h0000000000000000;
  (* hdlname = "prog_5_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_5_3.data_in ;
  (* hdlname = "prog_5_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_5_3.data_out ;
  (* hdlname = "prog_5_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_5_3.data_parallel ;
  (* hdlname = "prog_5_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_5_3.enable ;
  (* hdlname = "prog_5_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_3.rst ;
  (* hdlname = "prog_5_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_5_3.rst$2 ;
  (* hdlname = "prog_5_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_4.clk ;
  (* hdlname = "prog_5_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_5_4.data  = 64'h0000000000000000;
  (* hdlname = "prog_5_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_5_4.data_in ;
  (* hdlname = "prog_5_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_5_4.data_out ;
  (* hdlname = "prog_5_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_5_4.data_parallel ;
  (* hdlname = "prog_5_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_5_4.enable ;
  (* hdlname = "prog_5_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_4.rst ;
  (* hdlname = "prog_5_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_5_4.rst$2 ;
  (* hdlname = "prog_5_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_5.clk ;
  (* hdlname = "prog_5_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_5_5.data  = 64'h0000000000000000;
  (* hdlname = "prog_5_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_5_5.data_in ;
  (* hdlname = "prog_5_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_5_5.data_out ;
  (* hdlname = "prog_5_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_5_5.data_parallel ;
  (* hdlname = "prog_5_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_5_5.enable ;
  (* hdlname = "prog_5_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_5.rst ;
  (* hdlname = "prog_5_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_5_5.rst$2 ;
  (* hdlname = "prog_5_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_6.clk ;
  (* hdlname = "prog_5_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_5_6.data  = 64'h0000000000000000;
  (* hdlname = "prog_5_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_5_6.data_in ;
  (* hdlname = "prog_5_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_5_6.data_out ;
  (* hdlname = "prog_5_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_5_6.data_parallel ;
  (* hdlname = "prog_5_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_5_6.enable ;
  (* hdlname = "prog_5_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_6.rst ;
  (* hdlname = "prog_5_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_5_6.rst$2 ;
  (* hdlname = "prog_5_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_7.clk ;
  (* hdlname = "prog_5_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_5_7.data  = 64'h0000000000000000;
  (* hdlname = "prog_5_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_5_7.data_in ;
  (* hdlname = "prog_5_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_5_7.data_out ;
  (* hdlname = "prog_5_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_5_7.data_parallel ;
  (* hdlname = "prog_5_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_5_7.enable ;
  (* hdlname = "prog_5_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_5_7.rst ;
  (* hdlname = "prog_5_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_5_7.rst$2 ;
  (* hdlname = "prog_6_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_0.clk ;
  (* hdlname = "prog_6_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_6_0.data  = 64'h0000000000000000;
  (* hdlname = "prog_6_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_6_0.data_in ;
  (* hdlname = "prog_6_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_6_0.data_out ;
  (* hdlname = "prog_6_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_6_0.data_parallel ;
  (* hdlname = "prog_6_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_6_0.enable ;
  (* hdlname = "prog_6_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_0.rst ;
  (* hdlname = "prog_6_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_6_0.rst$2 ;
  (* hdlname = "prog_6_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_1.clk ;
  (* hdlname = "prog_6_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_6_1.data  = 64'h0000000000000000;
  (* hdlname = "prog_6_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_6_1.data_in ;
  (* hdlname = "prog_6_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_6_1.data_out ;
  (* hdlname = "prog_6_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_6_1.data_parallel ;
  (* hdlname = "prog_6_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_6_1.enable ;
  (* hdlname = "prog_6_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_1.rst ;
  (* hdlname = "prog_6_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_6_1.rst$2 ;
  (* hdlname = "prog_6_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_2.clk ;
  (* hdlname = "prog_6_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_6_2.data  = 64'h0000000000000000;
  (* hdlname = "prog_6_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_6_2.data_in ;
  (* hdlname = "prog_6_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_6_2.data_out ;
  (* hdlname = "prog_6_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_6_2.data_parallel ;
  (* hdlname = "prog_6_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_6_2.enable ;
  (* hdlname = "prog_6_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_2.rst ;
  (* hdlname = "prog_6_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_6_2.rst$2 ;
  (* hdlname = "prog_6_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_3.clk ;
  (* hdlname = "prog_6_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_6_3.data  = 64'h0000000000000000;
  (* hdlname = "prog_6_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_6_3.data_in ;
  (* hdlname = "prog_6_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_6_3.data_out ;
  (* hdlname = "prog_6_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_6_3.data_parallel ;
  (* hdlname = "prog_6_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_6_3.enable ;
  (* hdlname = "prog_6_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_3.rst ;
  (* hdlname = "prog_6_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_6_3.rst$2 ;
  (* hdlname = "prog_6_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_4.clk ;
  (* hdlname = "prog_6_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_6_4.data  = 64'h0000000000000000;
  (* hdlname = "prog_6_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_6_4.data_in ;
  (* hdlname = "prog_6_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_6_4.data_out ;
  (* hdlname = "prog_6_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_6_4.data_parallel ;
  (* hdlname = "prog_6_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_6_4.enable ;
  (* hdlname = "prog_6_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_4.rst ;
  (* hdlname = "prog_6_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_6_4.rst$2 ;
  (* hdlname = "prog_6_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_5.clk ;
  (* hdlname = "prog_6_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_6_5.data  = 64'h0000000000000000;
  (* hdlname = "prog_6_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_6_5.data_in ;
  (* hdlname = "prog_6_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_6_5.data_out ;
  (* hdlname = "prog_6_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_6_5.data_parallel ;
  (* hdlname = "prog_6_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_6_5.enable ;
  (* hdlname = "prog_6_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_5.rst ;
  (* hdlname = "prog_6_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_6_5.rst$2 ;
  (* hdlname = "prog_6_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_6.clk ;
  (* hdlname = "prog_6_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_6_6.data  = 64'h0000000000000000;
  (* hdlname = "prog_6_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_6_6.data_in ;
  (* hdlname = "prog_6_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_6_6.data_out ;
  (* hdlname = "prog_6_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_6_6.data_parallel ;
  (* hdlname = "prog_6_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_6_6.enable ;
  (* hdlname = "prog_6_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_6.rst ;
  (* hdlname = "prog_6_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_6_6.rst$2 ;
  (* hdlname = "prog_6_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_7.clk ;
  (* hdlname = "prog_6_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_6_7.data  = 64'h0000000000000000;
  (* hdlname = "prog_6_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_6_7.data_in ;
  (* hdlname = "prog_6_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_6_7.data_out ;
  (* hdlname = "prog_6_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_6_7.data_parallel ;
  (* hdlname = "prog_6_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_6_7.enable ;
  (* hdlname = "prog_6_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_6_7.rst ;
  (* hdlname = "prog_6_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_6_7.rst$2 ;
  (* hdlname = "prog_7_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_0.clk ;
  (* hdlname = "prog_7_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_7_0.data  = 64'h0000000000000000;
  (* hdlname = "prog_7_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_7_0.data_in ;
  (* hdlname = "prog_7_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_7_0.data_out ;
  (* hdlname = "prog_7_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_7_0.data_parallel ;
  (* hdlname = "prog_7_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_7_0.enable ;
  (* hdlname = "prog_7_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_0.rst ;
  (* hdlname = "prog_7_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_7_0.rst$2 ;
  (* hdlname = "prog_7_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_1.clk ;
  (* hdlname = "prog_7_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_7_1.data  = 64'h0000000000000000;
  (* hdlname = "prog_7_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_7_1.data_in ;
  (* hdlname = "prog_7_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_7_1.data_out ;
  (* hdlname = "prog_7_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_7_1.data_parallel ;
  (* hdlname = "prog_7_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_7_1.enable ;
  (* hdlname = "prog_7_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_1.rst ;
  (* hdlname = "prog_7_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_7_1.rst$2 ;
  (* hdlname = "prog_7_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_2.clk ;
  (* hdlname = "prog_7_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_7_2.data  = 64'h0000000000000000;
  (* hdlname = "prog_7_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_7_2.data_in ;
  (* hdlname = "prog_7_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_7_2.data_out ;
  (* hdlname = "prog_7_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_7_2.data_parallel ;
  (* hdlname = "prog_7_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_7_2.enable ;
  (* hdlname = "prog_7_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_2.rst ;
  (* hdlname = "prog_7_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_7_2.rst$2 ;
  (* hdlname = "prog_7_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_3.clk ;
  (* hdlname = "prog_7_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_7_3.data  = 64'h0000000000000000;
  (* hdlname = "prog_7_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_7_3.data_in ;
  (* hdlname = "prog_7_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_7_3.data_out ;
  (* hdlname = "prog_7_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_7_3.data_parallel ;
  (* hdlname = "prog_7_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_7_3.enable ;
  (* hdlname = "prog_7_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_3.rst ;
  (* hdlname = "prog_7_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_7_3.rst$2 ;
  (* hdlname = "prog_7_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_4.clk ;
  (* hdlname = "prog_7_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_7_4.data  = 64'h0000000000000000;
  (* hdlname = "prog_7_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_7_4.data_in ;
  (* hdlname = "prog_7_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_7_4.data_out ;
  (* hdlname = "prog_7_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_7_4.data_parallel ;
  (* hdlname = "prog_7_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_7_4.enable ;
  (* hdlname = "prog_7_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_4.rst ;
  (* hdlname = "prog_7_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_7_4.rst$2 ;
  (* hdlname = "prog_7_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_5.clk ;
  (* hdlname = "prog_7_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_7_5.data  = 64'h0000000000000000;
  (* hdlname = "prog_7_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_7_5.data_in ;
  (* hdlname = "prog_7_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_7_5.data_out ;
  (* hdlname = "prog_7_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_7_5.data_parallel ;
  (* hdlname = "prog_7_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_7_5.enable ;
  (* hdlname = "prog_7_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_5.rst ;
  (* hdlname = "prog_7_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_7_5.rst$2 ;
  (* hdlname = "prog_7_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_6.clk ;
  (* hdlname = "prog_7_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_7_6.data  = 64'h0000000000000000;
  (* hdlname = "prog_7_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_7_6.data_in ;
  (* hdlname = "prog_7_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_7_6.data_out ;
  (* hdlname = "prog_7_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_7_6.data_parallel ;
  (* hdlname = "prog_7_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_7_6.enable ;
  (* hdlname = "prog_7_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_6.rst ;
  (* hdlname = "prog_7_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_7_6.rst$2 ;
  (* hdlname = "prog_7_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_7.clk ;
  (* hdlname = "prog_7_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  reg [63:0] \prog_7_7.data  = 64'h0000000000000000;
  (* hdlname = "prog_7_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:94" *)
  wire \prog_7_7.data_in ;
  (* hdlname = "prog_7_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:95" *)
  wire \prog_7_7.data_out ;
  (* hdlname = "prog_7_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:96" *)
  wire [63:0] \prog_7_7.data_parallel ;
  (* hdlname = "prog_7_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:93" *)
  wire \prog_7_7.enable ;
  (* hdlname = "prog_7_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \prog_7_7.rst ;
  (* hdlname = "prog_7_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \prog_7_7.rst$2 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] program_down;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1006 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1013 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1020 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1027 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1034 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1041 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1048 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1055 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1062 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1069 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1076 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1083 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1090 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1097 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1104 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1111 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1118 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1125 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1132 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1139 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1146 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1153 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$1160 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$726 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$733 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$740 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$747 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$754 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$761 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$768 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$775 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$782 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$789 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$796 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$803 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$810 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$817 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$824 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$831 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$838 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$845 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$852 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$859 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$866 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$873 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$880 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$887 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$894 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$901 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$908 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$915 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$922 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$929 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$936 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$943 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$950 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$957 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$964 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$971 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$978 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$985 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$992 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:31" *)
  wire [15:0] \program_down$999 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire program_enable;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$468 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$472 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$476 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$480 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$484 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$488 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$492 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$496 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$500 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$504 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$508 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$512 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$516 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$520 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$524 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$528 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$532 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$536 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$540 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$544 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$548 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$552 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$556 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$560 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$564 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$568 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$572 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$576 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$580 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$584 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$588 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$592 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$596 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$600 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$604 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$608 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$612 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$616 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$620 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$624 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$628 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$632 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$636 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$640 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$644 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$648 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$652 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$656 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$660 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$664 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$668 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$672 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$676 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$680 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$684 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$688 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$692 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$696 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$700 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$704 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$708 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$712 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:36" *)
  wire \program_enable$716 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] program_left;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1000 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1007 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1014 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1021 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1028 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1035 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1042 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1049 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1056 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1063 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1070 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1077 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1084 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1091 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1098 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1105 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1112 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1119 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1126 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1133 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1140 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1147 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1154 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$1161 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$727 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$734 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$741 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$748 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$755 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$762 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$769 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$776 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$783 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$790 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$797 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$804 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$811 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$818 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$825 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$832 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$839 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$846 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$853 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$860 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$867 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$874 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$881 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$888 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$895 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$902 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$909 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$916 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$923 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$930 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$937 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$944 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$951 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$958 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$965 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$972 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$979 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$986 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:32" *)
  wire [15:0] \program_left$993 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] program_right;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1001 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1008 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1015 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1022 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1029 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1036 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1043 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1050 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1057 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1064 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1071 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1078 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1085 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1092 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1099 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1106 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1113 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1120 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1127 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1134 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1141 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1148 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1155 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$1162 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$728 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$735 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$742 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$749 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$756 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$763 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$770 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$777 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$784 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$791 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$798 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$805 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$812 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$819 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$826 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$833 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$840 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$847 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$854 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$861 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$868 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$875 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$882 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$889 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$896 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$903 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$910 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$917 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$924 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$931 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$938 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$945 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$952 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$959 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$966 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$973 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$980 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$987 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:33" *)
  wire [15:0] \program_right$994 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire program_rst;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$467 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$471 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$475 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$479 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$483 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$487 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$491 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$495 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$499 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$503 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$507 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$511 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$515 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$519 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$523 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$527 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$531 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$535 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$539 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$543 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$547 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$551 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$555 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$559 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$563 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$567 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$571 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$575 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$579 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$583 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$587 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$591 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$595 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$599 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$603 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$607 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$611 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$615 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$619 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$623 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$627 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$631 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$635 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$639 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$643 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$647 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$651 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$655 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$659 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$663 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$667 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$671 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$675 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$679 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$683 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$687 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$691 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$695 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$699 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$703 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$707 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$711 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:35" *)
  wire \program_rst$715 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] program_up;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1004 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1011 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1018 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1025 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1032 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1039 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1046 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1053 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1060 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1067 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1074 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1081 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1088 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1095 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1102 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1109 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1116 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1123 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1130 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1137 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1144 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1151 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$1158 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$724 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$731 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$738 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$745 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$752 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$759 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$766 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$773 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$780 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$787 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$794 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$801 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$808 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$815 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$822 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$829 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$836 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$843 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$850 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$857 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$864 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$871 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$878 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$885 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$892 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$899 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$906 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$913 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$920 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$927 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$934 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$941 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$948 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$955 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$962 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$969 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$976 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$983 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$990 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:30" *)
  wire [15:0] \program_up$997 ;
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1002 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1009 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1016 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1023 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1030 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1037 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1044 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1051 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1058 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1065 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1072 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1079 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1086 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1093 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1100 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1107 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1114 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1121 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1128 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1135 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1142 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1149 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1156 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$1163 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1168 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1173 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1178 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1183 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1188 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1193 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1198 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1204 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1209 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1213 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1217 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1221 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1225 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1229 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1233 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1238 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1243 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1247 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1251 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1255 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1259 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1263 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1267 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1272 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1277 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1281 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1285 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1289 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1293 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1297 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1301 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1306 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1311 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1315 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1319 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1323 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1327 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1331 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1335 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1340 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1345 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1349 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1353 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1357 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1361 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1365 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1369 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1374 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1379 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1383 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1387 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1391 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1395 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1399 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1403 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1408 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1414 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1419 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1424 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1429 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1434 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1439 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1444 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \rst$1450 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$722 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$729 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$736 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$743 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$750 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$757 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$764 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$771 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$778 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$785 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$792 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$799 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$806 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$813 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$820 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$827 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$834 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$841 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$848 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$855 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$862 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$869 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$876 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$883 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$890 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$897 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$904 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$911 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$918 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$925 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$932 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$939 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$946 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$953 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$960 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$967 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$974 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$981 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$988 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:92" *)
  wire \rst$995 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire run_enable;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$465 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$469 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$473 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$477 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$481 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$485 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$489 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$493 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$497 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$501 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$505 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$509 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$513 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$517 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$521 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$525 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$529 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$533 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$537 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$541 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$545 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$549 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$553 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$557 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$561 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$565 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$569 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$573 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$577 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$581 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$585 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$589 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$593 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$597 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$601 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$605 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$609 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$613 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$617 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$621 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$625 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$629 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$633 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$637 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$641 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$645 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$649 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$653 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$657 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$661 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$665 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$669 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$673 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$677 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$681 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$685 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$689 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$693 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$697 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$701 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$705 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$709 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:28" *)
  wire \run_enable$713 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire run_rst;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$466 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$470 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$474 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$478 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$482 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$486 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$490 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$494 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$498 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$502 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$506 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$510 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$514 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$518 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$522 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$526 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$530 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$534 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$538 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$542 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$546 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$550 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$554 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$558 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$562 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$566 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$570 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$574 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$578 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$582 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$586 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$590 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$594 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$598 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$602 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$606 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$610 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$614 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$618 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$622 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$626 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$630 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$634 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$638 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$642 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$646 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$650 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$654 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$658 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$662 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$666 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$670 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$674 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$678 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$682 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$686 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$690 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$694 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$698 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$702 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$706 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$710 ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:27" *)
  wire \run_rst$714 ;
  (* hdlname = "state_0_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_0.clk ;
  (* hdlname = "state_0_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_0_0.data  = 4'h0;
  (* hdlname = "state_0_0 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_0_0.data_copy ;
  (* hdlname = "state_0_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_0_0.data_in ;
  (* hdlname = "state_0_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_0_0.data_out ;
  (* hdlname = "state_0_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_0_0.data_parallel ;
  (* hdlname = "state_0_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_0_0.enable ;
  (* hdlname = "state_0_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_0.rst ;
  (* hdlname = "state_0_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_0_0.rst$2 ;
  (* hdlname = "state_0_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_1.clk ;
  (* hdlname = "state_0_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_0_1.data  = 4'h0;
  (* hdlname = "state_0_1 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_0_1.data_copy ;
  (* hdlname = "state_0_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_0_1.data_in ;
  (* hdlname = "state_0_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_0_1.data_out ;
  (* hdlname = "state_0_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_0_1.data_parallel ;
  (* hdlname = "state_0_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_0_1.enable ;
  (* hdlname = "state_0_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_1.rst ;
  (* hdlname = "state_0_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_0_1.rst$2 ;
  (* hdlname = "state_0_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_2.clk ;
  (* hdlname = "state_0_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_0_2.data  = 4'h0;
  (* hdlname = "state_0_2 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_0_2.data_copy ;
  (* hdlname = "state_0_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_0_2.data_in ;
  (* hdlname = "state_0_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_0_2.data_out ;
  (* hdlname = "state_0_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_0_2.data_parallel ;
  (* hdlname = "state_0_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_0_2.enable ;
  (* hdlname = "state_0_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_2.rst ;
  (* hdlname = "state_0_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_0_2.rst$2 ;
  (* hdlname = "state_0_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_3.clk ;
  (* hdlname = "state_0_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_0_3.data  = 4'h0;
  (* hdlname = "state_0_3 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_0_3.data_copy ;
  (* hdlname = "state_0_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_0_3.data_in ;
  (* hdlname = "state_0_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_0_3.data_out ;
  (* hdlname = "state_0_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_0_3.data_parallel ;
  (* hdlname = "state_0_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_0_3.enable ;
  (* hdlname = "state_0_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_3.rst ;
  (* hdlname = "state_0_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_0_3.rst$2 ;
  (* hdlname = "state_0_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_4.clk ;
  (* hdlname = "state_0_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_0_4.data  = 4'h0;
  (* hdlname = "state_0_4 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_0_4.data_copy ;
  (* hdlname = "state_0_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_0_4.data_in ;
  (* hdlname = "state_0_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_0_4.data_out ;
  (* hdlname = "state_0_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_0_4.data_parallel ;
  (* hdlname = "state_0_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_0_4.enable ;
  (* hdlname = "state_0_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_4.rst ;
  (* hdlname = "state_0_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_0_4.rst$2 ;
  (* hdlname = "state_0_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_5.clk ;
  (* hdlname = "state_0_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_0_5.data  = 4'h0;
  (* hdlname = "state_0_5 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_0_5.data_copy ;
  (* hdlname = "state_0_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_0_5.data_in ;
  (* hdlname = "state_0_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_0_5.data_out ;
  (* hdlname = "state_0_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_0_5.data_parallel ;
  (* hdlname = "state_0_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_0_5.enable ;
  (* hdlname = "state_0_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_5.rst ;
  (* hdlname = "state_0_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_0_5.rst$2 ;
  (* hdlname = "state_0_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_6.clk ;
  (* hdlname = "state_0_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_0_6.data  = 4'h0;
  (* hdlname = "state_0_6 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_0_6.data_copy ;
  (* hdlname = "state_0_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_0_6.data_in ;
  (* hdlname = "state_0_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_0_6.data_out ;
  (* hdlname = "state_0_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_0_6.data_parallel ;
  (* hdlname = "state_0_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_0_6.enable ;
  (* hdlname = "state_0_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_6.rst ;
  (* hdlname = "state_0_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_0_6.rst$2 ;
  (* hdlname = "state_0_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_7.clk ;
  (* hdlname = "state_0_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_0_7.data  = 4'h0;
  (* hdlname = "state_0_7 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_0_7.data_copy ;
  (* hdlname = "state_0_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_0_7.data_in ;
  (* hdlname = "state_0_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_0_7.data_out ;
  (* hdlname = "state_0_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_0_7.data_parallel ;
  (* hdlname = "state_0_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_0_7.enable ;
  (* hdlname = "state_0_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_0_7.rst ;
  (* hdlname = "state_0_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_0_7.rst$2 ;
  (* hdlname = "state_1_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_0.clk ;
  (* hdlname = "state_1_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_1_0.data  = 4'h0;
  (* hdlname = "state_1_0 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_1_0.data_copy ;
  (* hdlname = "state_1_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_1_0.data_in ;
  (* hdlname = "state_1_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_1_0.data_out ;
  (* hdlname = "state_1_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_1_0.data_parallel ;
  (* hdlname = "state_1_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_1_0.enable ;
  (* hdlname = "state_1_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_0.rst ;
  (* hdlname = "state_1_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_1_0.rst$2 ;
  (* hdlname = "state_1_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_1.clk ;
  (* hdlname = "state_1_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_1_1.data  = 4'h0;
  (* hdlname = "state_1_1 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_1_1.data_copy ;
  (* hdlname = "state_1_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_1_1.data_in ;
  (* hdlname = "state_1_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_1_1.data_out ;
  (* hdlname = "state_1_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_1_1.data_parallel ;
  (* hdlname = "state_1_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_1_1.enable ;
  (* hdlname = "state_1_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_1.rst ;
  (* hdlname = "state_1_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_1_1.rst$2 ;
  (* hdlname = "state_1_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_2.clk ;
  (* hdlname = "state_1_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_1_2.data  = 4'h0;
  (* hdlname = "state_1_2 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_1_2.data_copy ;
  (* hdlname = "state_1_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_1_2.data_in ;
  (* hdlname = "state_1_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_1_2.data_out ;
  (* hdlname = "state_1_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_1_2.data_parallel ;
  (* hdlname = "state_1_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_1_2.enable ;
  (* hdlname = "state_1_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_2.rst ;
  (* hdlname = "state_1_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_1_2.rst$2 ;
  (* hdlname = "state_1_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_3.clk ;
  (* hdlname = "state_1_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_1_3.data  = 4'h0;
  (* hdlname = "state_1_3 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_1_3.data_copy ;
  (* hdlname = "state_1_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_1_3.data_in ;
  (* hdlname = "state_1_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_1_3.data_out ;
  (* hdlname = "state_1_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_1_3.data_parallel ;
  (* hdlname = "state_1_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_1_3.enable ;
  (* hdlname = "state_1_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_3.rst ;
  (* hdlname = "state_1_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_1_3.rst$2 ;
  (* hdlname = "state_1_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_4.clk ;
  (* hdlname = "state_1_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_1_4.data  = 4'h0;
  (* hdlname = "state_1_4 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_1_4.data_copy ;
  (* hdlname = "state_1_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_1_4.data_in ;
  (* hdlname = "state_1_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_1_4.data_out ;
  (* hdlname = "state_1_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_1_4.data_parallel ;
  (* hdlname = "state_1_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_1_4.enable ;
  (* hdlname = "state_1_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_4.rst ;
  (* hdlname = "state_1_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_1_4.rst$2 ;
  (* hdlname = "state_1_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_5.clk ;
  (* hdlname = "state_1_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_1_5.data  = 4'h0;
  (* hdlname = "state_1_5 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_1_5.data_copy ;
  (* hdlname = "state_1_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_1_5.data_in ;
  (* hdlname = "state_1_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_1_5.data_out ;
  (* hdlname = "state_1_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_1_5.data_parallel ;
  (* hdlname = "state_1_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_1_5.enable ;
  (* hdlname = "state_1_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_5.rst ;
  (* hdlname = "state_1_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_1_5.rst$2 ;
  (* hdlname = "state_1_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_6.clk ;
  (* hdlname = "state_1_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_1_6.data  = 4'h0;
  (* hdlname = "state_1_6 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_1_6.data_copy ;
  (* hdlname = "state_1_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_1_6.data_in ;
  (* hdlname = "state_1_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_1_6.data_out ;
  (* hdlname = "state_1_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_1_6.data_parallel ;
  (* hdlname = "state_1_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_1_6.enable ;
  (* hdlname = "state_1_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_6.rst ;
  (* hdlname = "state_1_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_1_6.rst$2 ;
  (* hdlname = "state_1_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_7.clk ;
  (* hdlname = "state_1_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_1_7.data  = 4'h0;
  (* hdlname = "state_1_7 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_1_7.data_copy ;
  (* hdlname = "state_1_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_1_7.data_in ;
  (* hdlname = "state_1_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_1_7.data_out ;
  (* hdlname = "state_1_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_1_7.data_parallel ;
  (* hdlname = "state_1_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_1_7.enable ;
  (* hdlname = "state_1_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_1_7.rst ;
  (* hdlname = "state_1_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_1_7.rst$2 ;
  (* hdlname = "state_2_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_0.clk ;
  (* hdlname = "state_2_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_2_0.data  = 4'h0;
  (* hdlname = "state_2_0 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_2_0.data_copy ;
  (* hdlname = "state_2_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_2_0.data_in ;
  (* hdlname = "state_2_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_2_0.data_out ;
  (* hdlname = "state_2_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_2_0.data_parallel ;
  (* hdlname = "state_2_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_2_0.enable ;
  (* hdlname = "state_2_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_0.rst ;
  (* hdlname = "state_2_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_2_0.rst$2 ;
  (* hdlname = "state_2_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_1.clk ;
  (* hdlname = "state_2_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_2_1.data  = 4'h0;
  (* hdlname = "state_2_1 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_2_1.data_copy ;
  (* hdlname = "state_2_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_2_1.data_in ;
  (* hdlname = "state_2_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_2_1.data_out ;
  (* hdlname = "state_2_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_2_1.data_parallel ;
  (* hdlname = "state_2_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_2_1.enable ;
  (* hdlname = "state_2_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_1.rst ;
  (* hdlname = "state_2_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_2_1.rst$2 ;
  (* hdlname = "state_2_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_2.clk ;
  (* hdlname = "state_2_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_2_2.data  = 4'h0;
  (* hdlname = "state_2_2 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_2_2.data_copy ;
  (* hdlname = "state_2_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_2_2.data_in ;
  (* hdlname = "state_2_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_2_2.data_out ;
  (* hdlname = "state_2_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_2_2.data_parallel ;
  (* hdlname = "state_2_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_2_2.enable ;
  (* hdlname = "state_2_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_2.rst ;
  (* hdlname = "state_2_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_2_2.rst$2 ;
  (* hdlname = "state_2_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_3.clk ;
  (* hdlname = "state_2_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_2_3.data  = 4'h0;
  (* hdlname = "state_2_3 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_2_3.data_copy ;
  (* hdlname = "state_2_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_2_3.data_in ;
  (* hdlname = "state_2_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_2_3.data_out ;
  (* hdlname = "state_2_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_2_3.data_parallel ;
  (* hdlname = "state_2_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_2_3.enable ;
  (* hdlname = "state_2_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_3.rst ;
  (* hdlname = "state_2_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_2_3.rst$2 ;
  (* hdlname = "state_2_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_4.clk ;
  (* hdlname = "state_2_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_2_4.data  = 4'h0;
  (* hdlname = "state_2_4 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_2_4.data_copy ;
  (* hdlname = "state_2_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_2_4.data_in ;
  (* hdlname = "state_2_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_2_4.data_out ;
  (* hdlname = "state_2_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_2_4.data_parallel ;
  (* hdlname = "state_2_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_2_4.enable ;
  (* hdlname = "state_2_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_4.rst ;
  (* hdlname = "state_2_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_2_4.rst$2 ;
  (* hdlname = "state_2_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_5.clk ;
  (* hdlname = "state_2_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_2_5.data  = 4'h0;
  (* hdlname = "state_2_5 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_2_5.data_copy ;
  (* hdlname = "state_2_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_2_5.data_in ;
  (* hdlname = "state_2_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_2_5.data_out ;
  (* hdlname = "state_2_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_2_5.data_parallel ;
  (* hdlname = "state_2_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_2_5.enable ;
  (* hdlname = "state_2_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_5.rst ;
  (* hdlname = "state_2_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_2_5.rst$2 ;
  (* hdlname = "state_2_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_6.clk ;
  (* hdlname = "state_2_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_2_6.data  = 4'h0;
  (* hdlname = "state_2_6 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_2_6.data_copy ;
  (* hdlname = "state_2_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_2_6.data_in ;
  (* hdlname = "state_2_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_2_6.data_out ;
  (* hdlname = "state_2_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_2_6.data_parallel ;
  (* hdlname = "state_2_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_2_6.enable ;
  (* hdlname = "state_2_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_6.rst ;
  (* hdlname = "state_2_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_2_6.rst$2 ;
  (* hdlname = "state_2_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_7.clk ;
  (* hdlname = "state_2_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_2_7.data  = 4'h0;
  (* hdlname = "state_2_7 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_2_7.data_copy ;
  (* hdlname = "state_2_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_2_7.data_in ;
  (* hdlname = "state_2_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_2_7.data_out ;
  (* hdlname = "state_2_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_2_7.data_parallel ;
  (* hdlname = "state_2_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_2_7.enable ;
  (* hdlname = "state_2_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_2_7.rst ;
  (* hdlname = "state_2_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_2_7.rst$2 ;
  (* hdlname = "state_3_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_0.clk ;
  (* hdlname = "state_3_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_3_0.data  = 4'h0;
  (* hdlname = "state_3_0 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_3_0.data_copy ;
  (* hdlname = "state_3_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_3_0.data_in ;
  (* hdlname = "state_3_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_3_0.data_out ;
  (* hdlname = "state_3_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_3_0.data_parallel ;
  (* hdlname = "state_3_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_3_0.enable ;
  (* hdlname = "state_3_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_0.rst ;
  (* hdlname = "state_3_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_3_0.rst$2 ;
  (* hdlname = "state_3_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_1.clk ;
  (* hdlname = "state_3_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_3_1.data  = 4'h0;
  (* hdlname = "state_3_1 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_3_1.data_copy ;
  (* hdlname = "state_3_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_3_1.data_in ;
  (* hdlname = "state_3_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_3_1.data_out ;
  (* hdlname = "state_3_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_3_1.data_parallel ;
  (* hdlname = "state_3_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_3_1.enable ;
  (* hdlname = "state_3_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_1.rst ;
  (* hdlname = "state_3_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_3_1.rst$2 ;
  (* hdlname = "state_3_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_2.clk ;
  (* hdlname = "state_3_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_3_2.data  = 4'h0;
  (* hdlname = "state_3_2 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_3_2.data_copy ;
  (* hdlname = "state_3_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_3_2.data_in ;
  (* hdlname = "state_3_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_3_2.data_out ;
  (* hdlname = "state_3_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_3_2.data_parallel ;
  (* hdlname = "state_3_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_3_2.enable ;
  (* hdlname = "state_3_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_2.rst ;
  (* hdlname = "state_3_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_3_2.rst$2 ;
  (* hdlname = "state_3_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_3.clk ;
  (* hdlname = "state_3_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_3_3.data  = 4'h0;
  (* hdlname = "state_3_3 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_3_3.data_copy ;
  (* hdlname = "state_3_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_3_3.data_in ;
  (* hdlname = "state_3_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_3_3.data_out ;
  (* hdlname = "state_3_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_3_3.data_parallel ;
  (* hdlname = "state_3_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_3_3.enable ;
  (* hdlname = "state_3_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_3.rst ;
  (* hdlname = "state_3_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_3_3.rst$2 ;
  (* hdlname = "state_3_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_4.clk ;
  (* hdlname = "state_3_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_3_4.data  = 4'h0;
  (* hdlname = "state_3_4 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_3_4.data_copy ;
  (* hdlname = "state_3_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_3_4.data_in ;
  (* hdlname = "state_3_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_3_4.data_out ;
  (* hdlname = "state_3_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_3_4.data_parallel ;
  (* hdlname = "state_3_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_3_4.enable ;
  (* hdlname = "state_3_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_4.rst ;
  (* hdlname = "state_3_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_3_4.rst$2 ;
  (* hdlname = "state_3_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_5.clk ;
  (* hdlname = "state_3_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_3_5.data  = 4'h0;
  (* hdlname = "state_3_5 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_3_5.data_copy ;
  (* hdlname = "state_3_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_3_5.data_in ;
  (* hdlname = "state_3_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_3_5.data_out ;
  (* hdlname = "state_3_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_3_5.data_parallel ;
  (* hdlname = "state_3_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_3_5.enable ;
  (* hdlname = "state_3_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_5.rst ;
  (* hdlname = "state_3_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_3_5.rst$2 ;
  (* hdlname = "state_3_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_6.clk ;
  (* hdlname = "state_3_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_3_6.data  = 4'h0;
  (* hdlname = "state_3_6 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_3_6.data_copy ;
  (* hdlname = "state_3_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_3_6.data_in ;
  (* hdlname = "state_3_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_3_6.data_out ;
  (* hdlname = "state_3_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_3_6.data_parallel ;
  (* hdlname = "state_3_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_3_6.enable ;
  (* hdlname = "state_3_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_6.rst ;
  (* hdlname = "state_3_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_3_6.rst$2 ;
  (* hdlname = "state_3_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_7.clk ;
  (* hdlname = "state_3_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_3_7.data  = 4'h0;
  (* hdlname = "state_3_7 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_3_7.data_copy ;
  (* hdlname = "state_3_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_3_7.data_in ;
  (* hdlname = "state_3_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_3_7.data_out ;
  (* hdlname = "state_3_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_3_7.data_parallel ;
  (* hdlname = "state_3_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_3_7.enable ;
  (* hdlname = "state_3_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_3_7.rst ;
  (* hdlname = "state_3_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_3_7.rst$2 ;
  (* hdlname = "state_4_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_0.clk ;
  (* hdlname = "state_4_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_4_0.data  = 4'h0;
  (* hdlname = "state_4_0 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_4_0.data_copy ;
  (* hdlname = "state_4_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_4_0.data_in ;
  (* hdlname = "state_4_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_4_0.data_out ;
  (* hdlname = "state_4_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_4_0.data_parallel ;
  (* hdlname = "state_4_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_4_0.enable ;
  (* hdlname = "state_4_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_0.rst ;
  (* hdlname = "state_4_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_4_0.rst$2 ;
  (* hdlname = "state_4_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_1.clk ;
  (* hdlname = "state_4_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_4_1.data  = 4'h0;
  (* hdlname = "state_4_1 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_4_1.data_copy ;
  (* hdlname = "state_4_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_4_1.data_in ;
  (* hdlname = "state_4_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_4_1.data_out ;
  (* hdlname = "state_4_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_4_1.data_parallel ;
  (* hdlname = "state_4_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_4_1.enable ;
  (* hdlname = "state_4_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_1.rst ;
  (* hdlname = "state_4_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_4_1.rst$2 ;
  (* hdlname = "state_4_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_2.clk ;
  (* hdlname = "state_4_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_4_2.data  = 4'h0;
  (* hdlname = "state_4_2 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_4_2.data_copy ;
  (* hdlname = "state_4_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_4_2.data_in ;
  (* hdlname = "state_4_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_4_2.data_out ;
  (* hdlname = "state_4_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_4_2.data_parallel ;
  (* hdlname = "state_4_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_4_2.enable ;
  (* hdlname = "state_4_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_2.rst ;
  (* hdlname = "state_4_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_4_2.rst$2 ;
  (* hdlname = "state_4_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_3.clk ;
  (* hdlname = "state_4_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_4_3.data  = 4'h0;
  (* hdlname = "state_4_3 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_4_3.data_copy ;
  (* hdlname = "state_4_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_4_3.data_in ;
  (* hdlname = "state_4_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_4_3.data_out ;
  (* hdlname = "state_4_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_4_3.data_parallel ;
  (* hdlname = "state_4_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_4_3.enable ;
  (* hdlname = "state_4_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_3.rst ;
  (* hdlname = "state_4_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_4_3.rst$2 ;
  (* hdlname = "state_4_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_4.clk ;
  (* hdlname = "state_4_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_4_4.data  = 4'h0;
  (* hdlname = "state_4_4 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_4_4.data_copy ;
  (* hdlname = "state_4_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_4_4.data_in ;
  (* hdlname = "state_4_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_4_4.data_out ;
  (* hdlname = "state_4_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_4_4.data_parallel ;
  (* hdlname = "state_4_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_4_4.enable ;
  (* hdlname = "state_4_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_4.rst ;
  (* hdlname = "state_4_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_4_4.rst$2 ;
  (* hdlname = "state_4_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_5.clk ;
  (* hdlname = "state_4_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_4_5.data  = 4'h0;
  (* hdlname = "state_4_5 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_4_5.data_copy ;
  (* hdlname = "state_4_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_4_5.data_in ;
  (* hdlname = "state_4_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_4_5.data_out ;
  (* hdlname = "state_4_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_4_5.data_parallel ;
  (* hdlname = "state_4_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_4_5.enable ;
  (* hdlname = "state_4_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_5.rst ;
  (* hdlname = "state_4_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_4_5.rst$2 ;
  (* hdlname = "state_4_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_6.clk ;
  (* hdlname = "state_4_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_4_6.data  = 4'h0;
  (* hdlname = "state_4_6 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_4_6.data_copy ;
  (* hdlname = "state_4_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_4_6.data_in ;
  (* hdlname = "state_4_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_4_6.data_out ;
  (* hdlname = "state_4_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_4_6.data_parallel ;
  (* hdlname = "state_4_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_4_6.enable ;
  (* hdlname = "state_4_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_6.rst ;
  (* hdlname = "state_4_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_4_6.rst$2 ;
  (* hdlname = "state_4_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_7.clk ;
  (* hdlname = "state_4_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_4_7.data  = 4'h0;
  (* hdlname = "state_4_7 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_4_7.data_copy ;
  (* hdlname = "state_4_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_4_7.data_in ;
  (* hdlname = "state_4_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_4_7.data_out ;
  (* hdlname = "state_4_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_4_7.data_parallel ;
  (* hdlname = "state_4_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_4_7.enable ;
  (* hdlname = "state_4_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_4_7.rst ;
  (* hdlname = "state_4_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_4_7.rst$2 ;
  (* hdlname = "state_5_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_0.clk ;
  (* hdlname = "state_5_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_5_0.data  = 4'h0;
  (* hdlname = "state_5_0 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_5_0.data_copy ;
  (* hdlname = "state_5_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_5_0.data_in ;
  (* hdlname = "state_5_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_5_0.data_out ;
  (* hdlname = "state_5_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_5_0.data_parallel ;
  (* hdlname = "state_5_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_5_0.enable ;
  (* hdlname = "state_5_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_0.rst ;
  (* hdlname = "state_5_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_5_0.rst$2 ;
  (* hdlname = "state_5_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_1.clk ;
  (* hdlname = "state_5_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_5_1.data  = 4'h0;
  (* hdlname = "state_5_1 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_5_1.data_copy ;
  (* hdlname = "state_5_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_5_1.data_in ;
  (* hdlname = "state_5_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_5_1.data_out ;
  (* hdlname = "state_5_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_5_1.data_parallel ;
  (* hdlname = "state_5_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_5_1.enable ;
  (* hdlname = "state_5_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_1.rst ;
  (* hdlname = "state_5_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_5_1.rst$2 ;
  (* hdlname = "state_5_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_2.clk ;
  (* hdlname = "state_5_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_5_2.data  = 4'h0;
  (* hdlname = "state_5_2 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_5_2.data_copy ;
  (* hdlname = "state_5_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_5_2.data_in ;
  (* hdlname = "state_5_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_5_2.data_out ;
  (* hdlname = "state_5_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_5_2.data_parallel ;
  (* hdlname = "state_5_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_5_2.enable ;
  (* hdlname = "state_5_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_2.rst ;
  (* hdlname = "state_5_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_5_2.rst$2 ;
  (* hdlname = "state_5_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_3.clk ;
  (* hdlname = "state_5_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_5_3.data  = 4'h0;
  (* hdlname = "state_5_3 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_5_3.data_copy ;
  (* hdlname = "state_5_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_5_3.data_in ;
  (* hdlname = "state_5_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_5_3.data_out ;
  (* hdlname = "state_5_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_5_3.data_parallel ;
  (* hdlname = "state_5_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_5_3.enable ;
  (* hdlname = "state_5_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_3.rst ;
  (* hdlname = "state_5_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_5_3.rst$2 ;
  (* hdlname = "state_5_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_4.clk ;
  (* hdlname = "state_5_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_5_4.data  = 4'h0;
  (* hdlname = "state_5_4 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_5_4.data_copy ;
  (* hdlname = "state_5_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_5_4.data_in ;
  (* hdlname = "state_5_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_5_4.data_out ;
  (* hdlname = "state_5_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_5_4.data_parallel ;
  (* hdlname = "state_5_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_5_4.enable ;
  (* hdlname = "state_5_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_4.rst ;
  (* hdlname = "state_5_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_5_4.rst$2 ;
  (* hdlname = "state_5_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_5.clk ;
  (* hdlname = "state_5_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_5_5.data  = 4'h0;
  (* hdlname = "state_5_5 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_5_5.data_copy ;
  (* hdlname = "state_5_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_5_5.data_in ;
  (* hdlname = "state_5_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_5_5.data_out ;
  (* hdlname = "state_5_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_5_5.data_parallel ;
  (* hdlname = "state_5_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_5_5.enable ;
  (* hdlname = "state_5_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_5.rst ;
  (* hdlname = "state_5_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_5_5.rst$2 ;
  (* hdlname = "state_5_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_6.clk ;
  (* hdlname = "state_5_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_5_6.data  = 4'h0;
  (* hdlname = "state_5_6 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_5_6.data_copy ;
  (* hdlname = "state_5_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_5_6.data_in ;
  (* hdlname = "state_5_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_5_6.data_out ;
  (* hdlname = "state_5_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_5_6.data_parallel ;
  (* hdlname = "state_5_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_5_6.enable ;
  (* hdlname = "state_5_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_6.rst ;
  (* hdlname = "state_5_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_5_6.rst$2 ;
  (* hdlname = "state_5_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_7.clk ;
  (* hdlname = "state_5_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_5_7.data  = 4'h0;
  (* hdlname = "state_5_7 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_5_7.data_copy ;
  (* hdlname = "state_5_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_5_7.data_in ;
  (* hdlname = "state_5_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_5_7.data_out ;
  (* hdlname = "state_5_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_5_7.data_parallel ;
  (* hdlname = "state_5_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_5_7.enable ;
  (* hdlname = "state_5_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_5_7.rst ;
  (* hdlname = "state_5_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_5_7.rst$2 ;
  (* hdlname = "state_6_0 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_0.clk ;
  (* hdlname = "state_6_0 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_6_0.data  = 4'h0;
  (* hdlname = "state_6_0 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_6_0.data_copy ;
  (* hdlname = "state_6_0 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_6_0.data_in ;
  (* hdlname = "state_6_0 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_6_0.data_out ;
  (* hdlname = "state_6_0 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_6_0.data_parallel ;
  (* hdlname = "state_6_0 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_6_0.enable ;
  (* hdlname = "state_6_0 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_0.rst ;
  (* hdlname = "state_6_0 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_6_0.rst$2 ;
  (* hdlname = "state_6_1 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_1.clk ;
  (* hdlname = "state_6_1 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_6_1.data  = 4'h0;
  (* hdlname = "state_6_1 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_6_1.data_copy ;
  (* hdlname = "state_6_1 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_6_1.data_in ;
  (* hdlname = "state_6_1 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_6_1.data_out ;
  (* hdlname = "state_6_1 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_6_1.data_parallel ;
  (* hdlname = "state_6_1 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_6_1.enable ;
  (* hdlname = "state_6_1 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_1.rst ;
  (* hdlname = "state_6_1 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_6_1.rst$2 ;
  (* hdlname = "state_6_2 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_2.clk ;
  (* hdlname = "state_6_2 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_6_2.data  = 4'h0;
  (* hdlname = "state_6_2 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_6_2.data_copy ;
  (* hdlname = "state_6_2 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_6_2.data_in ;
  (* hdlname = "state_6_2 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_6_2.data_out ;
  (* hdlname = "state_6_2 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_6_2.data_parallel ;
  (* hdlname = "state_6_2 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_6_2.enable ;
  (* hdlname = "state_6_2 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_2.rst ;
  (* hdlname = "state_6_2 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_6_2.rst$2 ;
  (* hdlname = "state_6_3 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_3.clk ;
  (* hdlname = "state_6_3 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_6_3.data  = 4'h0;
  (* hdlname = "state_6_3 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_6_3.data_copy ;
  (* hdlname = "state_6_3 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_6_3.data_in ;
  (* hdlname = "state_6_3 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_6_3.data_out ;
  (* hdlname = "state_6_3 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_6_3.data_parallel ;
  (* hdlname = "state_6_3 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_6_3.enable ;
  (* hdlname = "state_6_3 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_3.rst ;
  (* hdlname = "state_6_3 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_6_3.rst$2 ;
  (* hdlname = "state_6_4 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_4.clk ;
  (* hdlname = "state_6_4 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_6_4.data  = 4'h0;
  (* hdlname = "state_6_4 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_6_4.data_copy ;
  (* hdlname = "state_6_4 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_6_4.data_in ;
  (* hdlname = "state_6_4 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_6_4.data_out ;
  (* hdlname = "state_6_4 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_6_4.data_parallel ;
  (* hdlname = "state_6_4 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_6_4.enable ;
  (* hdlname = "state_6_4 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_4.rst ;
  (* hdlname = "state_6_4 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_6_4.rst$2 ;
  (* hdlname = "state_6_5 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_5.clk ;
  (* hdlname = "state_6_5 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_6_5.data  = 4'h0;
  (* hdlname = "state_6_5 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_6_5.data_copy ;
  (* hdlname = "state_6_5 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_6_5.data_in ;
  (* hdlname = "state_6_5 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_6_5.data_out ;
  (* hdlname = "state_6_5 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_6_5.data_parallel ;
  (* hdlname = "state_6_5 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_6_5.enable ;
  (* hdlname = "state_6_5 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_5.rst ;
  (* hdlname = "state_6_5 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_6_5.rst$2 ;
  (* hdlname = "state_6_6 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_6.clk ;
  (* hdlname = "state_6_6 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_6_6.data  = 4'h0;
  (* hdlname = "state_6_6 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_6_6.data_copy ;
  (* hdlname = "state_6_6 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_6_6.data_in ;
  (* hdlname = "state_6_6 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_6_6.data_out ;
  (* hdlname = "state_6_6 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_6_6.data_parallel ;
  (* hdlname = "state_6_6 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_6_6.enable ;
  (* hdlname = "state_6_6 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_6.rst ;
  (* hdlname = "state_6_6 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_6_6.rst$2 ;
  (* hdlname = "state_6_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_7.clk ;
  (* hdlname = "state_6_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_6_7.data  = 4'h0;
  (* hdlname = "state_6_7 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_6_7.data_copy ;
  (* hdlname = "state_6_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_6_7.data_in ;
  (* hdlname = "state_6_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_6_7.data_out ;
  (* hdlname = "state_6_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_6_7.data_parallel ;
  (* hdlname = "state_6_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_6_7.enable ;
  (* hdlname = "state_6_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_6_7.rst ;
  (* hdlname = "state_6_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_6_7.rst$2 ;
  (* hdlname = "state_7_7 clk" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_7_7.clk ;
  (* hdlname = "state_7_7 data" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  reg [3:0] \state_7_7.data  = 4'h0;
  (* hdlname = "state_7_7 data_copy" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:126" *)
  wire \state_7_7.data_copy ;
  (* hdlname = "state_7_7 data_in" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:123" *)
  wire \state_7_7.data_in ;
  (* hdlname = "state_7_7 data_out" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:124" *)
  wire \state_7_7.data_out ;
  (* hdlname = "state_7_7 data_parallel" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:125" *)
  wire [3:0] \state_7_7.data_parallel ;
  (* hdlname = "state_7_7 enable" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:122" *)
  wire \state_7_7.enable ;
  (* hdlname = "state_7_7 rst" *)
  (* src = "/Users/stefan/miniforge3/envs/ml-env/lib/python3.11/site-packages/amaranth/hdl/_ir.py:283" *)
  wire \state_7_7.rst ;
  (* hdlname = "state_7_7 rst$2" *)
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:121" *)
  wire \state_7_7.rst$2 ;
  assign _00002_ = rst | global_program_mem_rst;
  assign _00000_ = global_program_rst | rst;
  assign _00001_ = global_run_rst | rst;
  assign _00008_ = global_state_mem_rst | rst;
  assign _00007_ = global_state_mem_enable | global_state_mem_copy;
  assign _00185_ = global_state_mem_copy ? \cell_5_5.out_reg [0] : \state_5_5.data [1];
  assign _00186_ = global_state_mem_copy ? \cell_5_5.out_reg [1] : \state_5_5.data [2];
  assign _00187_ = global_state_mem_copy ? \cell_5_5.out_reg [2] : \state_5_5.data [3];
  assign _00188_ = global_state_mem_copy ? \cell_5_5.out_reg [3] : \state_5_6.data [0];
  assign _00189_ = global_state_mem_copy ? \cell_5_6.out_reg [0] : \state_5_6.data [1];
  assign _00190_ = global_state_mem_copy ? \cell_5_6.out_reg [1] : \state_5_6.data [2];
  assign _00191_ = global_state_mem_copy ? \cell_5_6.out_reg [2] : \state_5_6.data [3];
  assign _00192_ = global_state_mem_copy ? \cell_5_6.out_reg [3] : \state_5_7.data [0];
  assign _00169_ = global_state_mem_copy ? \cell_5_1.out_reg [0] : \state_5_1.data [1];
  assign _00170_ = global_state_mem_copy ? \cell_5_1.out_reg [1] : \state_5_1.data [2];
  assign _00171_ = global_state_mem_copy ? \cell_5_1.out_reg [2] : \state_5_1.data [3];
  assign _00172_ = global_state_mem_copy ? \cell_5_1.out_reg [3] : \state_5_2.data [0];
  assign _00173_ = global_state_mem_copy ? \cell_5_2.out_reg [0] : \state_5_2.data [1];
  assign _00174_ = global_state_mem_copy ? \cell_5_2.out_reg [1] : \state_5_2.data [2];
  assign _00175_ = global_state_mem_copy ? \cell_5_2.out_reg [2] : \state_5_2.data [3];
  assign _00176_ = global_state_mem_copy ? \cell_5_2.out_reg [3] : \state_5_3.data [0];
  assign _00003_ = global_state_mem_copy ? \cell_0_0.out_reg [0] : \state_0_0.data [1];
  assign _00004_ = global_state_mem_copy ? \cell_0_0.out_reg [1] : \state_0_0.data [2];
  assign _00005_ = global_state_mem_copy ? \cell_0_0.out_reg [2] : \state_0_0.data [3];
  assign _00006_ = \cell_0_0.out_reg [3] & global_state_mem_copy;
  assign _00009_ = global_state_mem_copy ? \cell_0_1.out_reg [0] : \state_0_1.data [1];
  assign _00010_ = global_state_mem_copy ? \cell_0_1.out_reg [1] : \state_0_1.data [2];
  assign _00011_ = global_state_mem_copy ? \cell_0_1.out_reg [2] : \state_0_1.data [3];
  assign _00012_ = global_state_mem_copy ? \cell_0_1.out_reg [3] : \state_0_0.data [0];
  assign _00013_ = global_state_mem_copy ? \cell_0_2.out_reg [0] : \state_0_2.data [1];
  assign _00014_ = global_state_mem_copy ? \cell_0_2.out_reg [1] : \state_0_2.data [2];
  assign _00015_ = global_state_mem_copy ? \cell_0_2.out_reg [2] : \state_0_2.data [3];
  assign _00016_ = global_state_mem_copy ? \cell_0_2.out_reg [3] : \state_0_1.data [0];
  assign _00017_ = global_state_mem_copy ? \cell_0_3.out_reg [0] : \state_0_3.data [1];
  assign _00018_ = global_state_mem_copy ? \cell_0_3.out_reg [1] : \state_0_3.data [2];
  assign _00019_ = global_state_mem_copy ? \cell_0_3.out_reg [2] : \state_0_3.data [3];
  assign _00020_ = global_state_mem_copy ? \cell_0_3.out_reg [3] : \state_0_2.data [0];
  assign _00021_ = global_state_mem_copy ? \cell_0_4.out_reg [0] : \state_0_4.data [1];
  assign _00022_ = global_state_mem_copy ? \cell_0_4.out_reg [1] : \state_0_4.data [2];
  assign _00023_ = global_state_mem_copy ? \cell_0_4.out_reg [2] : \state_0_4.data [3];
  assign _00024_ = global_state_mem_copy ? \cell_0_4.out_reg [3] : \state_0_3.data [0];
  assign _00025_ = global_state_mem_copy ? \cell_0_5.out_reg [0] : \state_0_5.data [1];
  assign _00026_ = global_state_mem_copy ? \cell_0_5.out_reg [1] : \state_0_5.data [2];
  assign _00027_ = global_state_mem_copy ? \cell_0_5.out_reg [2] : \state_0_5.data [3];
  assign _00028_ = global_state_mem_copy ? \cell_0_5.out_reg [3] : \state_0_4.data [0];
  assign _00029_ = global_state_mem_copy ? \cell_0_6.out_reg [0] : \state_0_6.data [1];
  assign _00030_ = global_state_mem_copy ? \cell_0_6.out_reg [1] : \state_0_6.data [2];
  assign _00031_ = global_state_mem_copy ? \cell_0_6.out_reg [2] : \state_0_6.data [3];
  assign _00032_ = global_state_mem_copy ? \cell_0_6.out_reg [3] : \state_0_5.data [0];
  assign _00033_ = global_state_mem_copy ? \cell_0_7.out_reg [0] : \state_0_7.data [1];
  assign _00034_ = global_state_mem_copy ? \cell_0_7.out_reg [1] : \state_0_7.data [2];
  assign _00035_ = global_state_mem_copy ? \cell_0_7.out_reg [2] : \state_0_7.data [3];
  assign _00036_ = global_state_mem_copy ? \cell_0_7.out_reg [3] : \state_0_6.data [0];
  assign _00037_ = global_state_mem_copy ? \cell_1_0.out_reg [0] : \state_1_0.data [1];
  assign _00038_ = global_state_mem_copy ? \cell_1_0.out_reg [1] : \state_1_0.data [2];
  assign _00039_ = global_state_mem_copy ? \cell_1_0.out_reg [2] : \state_1_0.data [3];
  assign _00040_ = global_state_mem_copy ? \cell_1_0.out_reg [3] : \state_1_1.data [0];
  assign _00065_ = global_state_mem_copy ? \cell_1_7.out_reg [0] : \state_1_7.data [1];
  assign _00066_ = global_state_mem_copy ? \cell_1_7.out_reg [1] : \state_1_7.data [2];
  assign _00067_ = global_state_mem_copy ? \cell_1_7.out_reg [2] : \state_1_7.data [3];
  assign _00068_ = global_state_mem_copy ? \cell_1_7.out_reg [3] : \state_0_7.data [0];
  assign _00069_ = global_state_mem_copy ? \cell_2_0.out_reg [0] : \state_2_0.data [1];
  assign _00070_ = global_state_mem_copy ? \cell_2_0.out_reg [1] : \state_2_0.data [2];
  assign _00071_ = global_state_mem_copy ? \cell_2_0.out_reg [2] : \state_2_0.data [3];
  assign _00072_ = global_state_mem_copy ? \cell_2_0.out_reg [3] : \state_1_0.data [0];
  assign _00081_ = global_state_mem_copy ? \cell_2_3.out_reg [0] : \state_2_3.data [1];
  assign _00082_ = global_state_mem_copy ? \cell_2_3.out_reg [1] : \state_2_3.data [2];
  assign _00083_ = global_state_mem_copy ? \cell_2_3.out_reg [2] : \state_2_3.data [3];
  assign _00084_ = global_state_mem_copy ? \cell_2_3.out_reg [3] : \state_2_2.data [0];
  assign _00085_ = global_state_mem_copy ? \cell_2_4.out_reg [0] : \state_2_4.data [1];
  assign _00086_ = global_state_mem_copy ? \cell_2_4.out_reg [1] : \state_2_4.data [2];
  assign _00087_ = global_state_mem_copy ? \cell_2_4.out_reg [2] : \state_2_4.data [3];
  assign _00088_ = global_state_mem_copy ? \cell_2_4.out_reg [3] : \state_2_3.data [0];
  assign _00097_ = global_state_mem_copy ? \cell_2_7.out_reg [0] : \state_2_7.data [1];
  assign _00098_ = global_state_mem_copy ? \cell_2_7.out_reg [1] : \state_2_7.data [2];
  assign _00099_ = global_state_mem_copy ? \cell_2_7.out_reg [2] : \state_2_7.data [3];
  assign _00100_ = global_state_mem_copy ? \cell_2_7.out_reg [3] : \state_2_6.data [0];
  assign _00101_ = global_state_mem_copy ? \cell_3_0.out_reg [0] : \state_3_0.data [1];
  assign _00102_ = global_state_mem_copy ? \cell_3_0.out_reg [1] : \state_3_0.data [2];
  assign _00103_ = global_state_mem_copy ? \cell_3_0.out_reg [2] : \state_3_0.data [3];
  assign _00104_ = global_state_mem_copy ? \cell_3_0.out_reg [3] : \state_3_1.data [0];
  assign _00113_ = global_state_mem_copy ? \cell_3_3.out_reg [0] : \state_3_3.data [1];
  assign _00114_ = global_state_mem_copy ? \cell_3_3.out_reg [1] : \state_3_3.data [2];
  assign _00115_ = global_state_mem_copy ? \cell_3_3.out_reg [2] : \state_3_3.data [3];
  assign _00116_ = global_state_mem_copy ? \cell_3_3.out_reg [3] : \state_3_4.data [0];
  assign _00121_ = global_state_mem_copy ? \cell_3_5.out_reg [0] : \state_3_5.data [1];
  assign _00122_ = global_state_mem_copy ? \cell_3_5.out_reg [1] : \state_3_5.data [2];
  assign _00123_ = global_state_mem_copy ? \cell_3_5.out_reg [2] : \state_3_5.data [3];
  assign _00124_ = global_state_mem_copy ? \cell_3_5.out_reg [3] : \state_3_6.data [0];
  assign _00129_ = global_state_mem_copy ? \cell_3_7.out_reg [0] : \state_3_7.data [1];
  assign _00130_ = global_state_mem_copy ? \cell_3_7.out_reg [1] : \state_3_7.data [2];
  assign _00131_ = global_state_mem_copy ? \cell_3_7.out_reg [2] : \state_3_7.data [3];
  assign _00132_ = global_state_mem_copy ? \cell_3_7.out_reg [3] : \state_2_7.data [0];
  assign _00137_ = global_state_mem_copy ? \cell_4_1.out_reg [0] : \state_4_1.data [1];
  assign _00138_ = global_state_mem_copy ? \cell_4_1.out_reg [1] : \state_4_1.data [2];
  assign _00139_ = global_state_mem_copy ? \cell_4_1.out_reg [2] : \state_4_1.data [3];
  assign _00140_ = global_state_mem_copy ? \cell_4_1.out_reg [3] : \state_4_0.data [0];
  assign _00229_ = global_state_mem_copy ? \cell_7_7.out_reg [0] : \state_7_7.data [1];
  assign _00230_ = global_state_mem_copy ? \cell_7_7.out_reg [1] : \state_7_7.data [2];
  assign _00231_ = global_state_mem_copy ? \cell_7_7.out_reg [2] : \state_7_7.data [3];
  assign _00232_ = global_state_mem_copy ? \cell_7_7.out_reg [3] : \state_6_7.data [0];
  assign _00225_ = global_state_mem_copy ? \cell_6_7.out_reg [0] : \state_6_7.data [1];
  assign _00226_ = global_state_mem_copy ? \cell_6_7.out_reg [1] : \state_6_7.data [2];
  assign _00227_ = global_state_mem_copy ? \cell_6_7.out_reg [2] : \state_6_7.data [3];
  assign _00228_ = global_state_mem_copy ? \cell_6_7.out_reg [3] : \state_6_6.data [0];
  assign _00133_ = global_state_mem_copy ? \cell_4_0.out_reg [0] : \state_4_0.data [1];
  assign _00134_ = global_state_mem_copy ? \cell_4_0.out_reg [1] : \state_4_0.data [2];
  assign _00135_ = global_state_mem_copy ? \cell_4_0.out_reg [2] : \state_4_0.data [3];
  assign _00136_ = global_state_mem_copy ? \cell_4_0.out_reg [3] : \state_3_0.data [0];
  assign _00125_ = global_state_mem_copy ? \cell_3_6.out_reg [0] : \state_3_6.data [1];
  assign _00126_ = global_state_mem_copy ? \cell_3_6.out_reg [1] : \state_3_6.data [2];
  assign _00127_ = global_state_mem_copy ? \cell_3_6.out_reg [2] : \state_3_6.data [3];
  assign _00128_ = global_state_mem_copy ? \cell_3_6.out_reg [3] : \state_3_7.data [0];
  assign _00117_ = global_state_mem_copy ? \cell_3_4.out_reg [0] : \state_3_4.data [1];
  assign _00118_ = global_state_mem_copy ? \cell_3_4.out_reg [1] : \state_3_4.data [2];
  assign _00119_ = global_state_mem_copy ? \cell_3_4.out_reg [2] : \state_3_4.data [3];
  assign _00120_ = global_state_mem_copy ? \cell_3_4.out_reg [3] : \state_3_5.data [0];
  assign _00109_ = global_state_mem_copy ? \cell_3_2.out_reg [0] : \state_3_2.data [1];
  assign _00110_ = global_state_mem_copy ? \cell_3_2.out_reg [1] : \state_3_2.data [2];
  assign _00111_ = global_state_mem_copy ? \cell_3_2.out_reg [2] : \state_3_2.data [3];
  assign _00112_ = global_state_mem_copy ? \cell_3_2.out_reg [3] : \state_3_3.data [0];
  assign _00105_ = global_state_mem_copy ? \cell_3_1.out_reg [0] : \state_3_1.data [1];
  assign _00106_ = global_state_mem_copy ? \cell_3_1.out_reg [1] : \state_3_1.data [2];
  assign _00107_ = global_state_mem_copy ? \cell_3_1.out_reg [2] : \state_3_1.data [3];
  assign _00108_ = global_state_mem_copy ? \cell_3_1.out_reg [3] : \state_3_2.data [0];
  assign _00093_ = global_state_mem_copy ? \cell_2_6.out_reg [0] : \state_2_6.data [1];
  assign _00094_ = global_state_mem_copy ? \cell_2_6.out_reg [1] : \state_2_6.data [2];
  assign _00095_ = global_state_mem_copy ? \cell_2_6.out_reg [2] : \state_2_6.data [3];
  assign _00096_ = global_state_mem_copy ? \cell_2_6.out_reg [3] : \state_2_5.data [0];
  assign _00089_ = global_state_mem_copy ? \cell_2_5.out_reg [0] : \state_2_5.data [1];
  assign _00090_ = global_state_mem_copy ? \cell_2_5.out_reg [1] : \state_2_5.data [2];
  assign _00091_ = global_state_mem_copy ? \cell_2_5.out_reg [2] : \state_2_5.data [3];
  assign _00092_ = global_state_mem_copy ? \cell_2_5.out_reg [3] : \state_2_4.data [0];
  assign _00077_ = global_state_mem_copy ? \cell_2_2.out_reg [0] : \state_2_2.data [1];
  assign _00078_ = global_state_mem_copy ? \cell_2_2.out_reg [1] : \state_2_2.data [2];
  assign _00079_ = global_state_mem_copy ? \cell_2_2.out_reg [2] : \state_2_2.data [3];
  assign _00080_ = global_state_mem_copy ? \cell_2_2.out_reg [3] : \state_2_1.data [0];
  assign _00073_ = global_state_mem_copy ? \cell_2_1.out_reg [0] : \state_2_1.data [1];
  assign _00074_ = global_state_mem_copy ? \cell_2_1.out_reg [1] : \state_2_1.data [2];
  assign _00075_ = global_state_mem_copy ? \cell_2_1.out_reg [2] : \state_2_1.data [3];
  assign _00076_ = global_state_mem_copy ? \cell_2_1.out_reg [3] : \state_2_0.data [0];
  assign _00061_ = global_state_mem_copy ? \cell_1_6.out_reg [0] : \state_1_6.data [1];
  assign _00062_ = global_state_mem_copy ? \cell_1_6.out_reg [1] : \state_1_6.data [2];
  assign _00063_ = global_state_mem_copy ? \cell_1_6.out_reg [2] : \state_1_6.data [3];
  assign _00064_ = global_state_mem_copy ? \cell_1_6.out_reg [3] : \state_1_7.data [0];
  assign _00057_ = global_state_mem_copy ? \cell_1_5.out_reg [0] : \state_1_5.data [1];
  assign _00058_ = global_state_mem_copy ? \cell_1_5.out_reg [1] : \state_1_5.data [2];
  assign _00059_ = global_state_mem_copy ? \cell_1_5.out_reg [2] : \state_1_5.data [3];
  assign _00060_ = global_state_mem_copy ? \cell_1_5.out_reg [3] : \state_1_6.data [0];
  assign _00053_ = global_state_mem_copy ? \cell_1_4.out_reg [0] : \state_1_4.data [1];
  assign _00054_ = global_state_mem_copy ? \cell_1_4.out_reg [1] : \state_1_4.data [2];
  assign _00055_ = global_state_mem_copy ? \cell_1_4.out_reg [2] : \state_1_4.data [3];
  assign _00056_ = global_state_mem_copy ? \cell_1_4.out_reg [3] : \state_1_5.data [0];
  assign _00049_ = global_state_mem_copy ? \cell_1_3.out_reg [0] : \state_1_3.data [1];
  assign _00050_ = global_state_mem_copy ? \cell_1_3.out_reg [1] : \state_1_3.data [2];
  assign _00051_ = global_state_mem_copy ? \cell_1_3.out_reg [2] : \state_1_3.data [3];
  assign _00052_ = global_state_mem_copy ? \cell_1_3.out_reg [3] : \state_1_4.data [0];
  assign _00045_ = global_state_mem_copy ? \cell_1_2.out_reg [0] : \state_1_2.data [1];
  assign _00046_ = global_state_mem_copy ? \cell_1_2.out_reg [1] : \state_1_2.data [2];
  assign _00047_ = global_state_mem_copy ? \cell_1_2.out_reg [2] : \state_1_2.data [3];
  assign _00048_ = global_state_mem_copy ? \cell_1_2.out_reg [3] : \state_1_3.data [0];
  assign _00041_ = global_state_mem_copy ? \cell_1_1.out_reg [0] : \state_1_1.data [1];
  assign _00042_ = global_state_mem_copy ? \cell_1_1.out_reg [1] : \state_1_1.data [2];
  assign _00043_ = global_state_mem_copy ? \cell_1_1.out_reg [2] : \state_1_1.data [3];
  assign _00044_ = global_state_mem_copy ? \cell_1_1.out_reg [3] : \state_1_2.data [0];
  assign _00221_ = global_state_mem_copy ? \cell_6_6.out_reg [0] : \state_6_6.data [1];
  assign _00222_ = global_state_mem_copy ? \cell_6_6.out_reg [1] : \state_6_6.data [2];
  assign _00223_ = global_state_mem_copy ? \cell_6_6.out_reg [2] : \state_6_6.data [3];
  assign _00224_ = global_state_mem_copy ? \cell_6_6.out_reg [3] : \state_6_5.data [0];
  assign _00177_ = global_state_mem_copy ? \cell_5_3.out_reg [0] : \state_5_3.data [1];
  assign _00178_ = global_state_mem_copy ? \cell_5_3.out_reg [1] : \state_5_3.data [2];
  assign _00179_ = global_state_mem_copy ? \cell_5_3.out_reg [2] : \state_5_3.data [3];
  assign _00180_ = global_state_mem_copy ? \cell_5_3.out_reg [3] : \state_5_4.data [0];
  assign _00217_ = global_state_mem_copy ? \cell_6_5.out_reg [0] : \state_6_5.data [1];
  assign _00218_ = global_state_mem_copy ? \cell_6_5.out_reg [1] : \state_6_5.data [2];
  assign _00219_ = global_state_mem_copy ? \cell_6_5.out_reg [2] : \state_6_5.data [3];
  assign _00220_ = global_state_mem_copy ? \cell_6_5.out_reg [3] : \state_6_4.data [0];
  assign _00213_ = global_state_mem_copy ? \cell_6_4.out_reg [0] : \state_6_4.data [1];
  assign _00214_ = global_state_mem_copy ? \cell_6_4.out_reg [1] : \state_6_4.data [2];
  assign _00215_ = global_state_mem_copy ? \cell_6_4.out_reg [2] : \state_6_4.data [3];
  assign _00216_ = global_state_mem_copy ? \cell_6_4.out_reg [3] : \state_6_3.data [0];
  assign _00209_ = global_state_mem_copy ? \cell_6_3.out_reg [0] : \state_6_3.data [1];
  assign _00210_ = global_state_mem_copy ? \cell_6_3.out_reg [1] : \state_6_3.data [2];
  assign _00211_ = global_state_mem_copy ? \cell_6_3.out_reg [2] : \state_6_3.data [3];
  assign _00212_ = global_state_mem_copy ? \cell_6_3.out_reg [3] : \state_6_2.data [0];
  assign _00165_ = global_state_mem_copy ? \cell_5_0.out_reg [0] : \state_5_0.data [1];
  assign _00166_ = global_state_mem_copy ? \cell_5_0.out_reg [1] : \state_5_0.data [2];
  assign _00167_ = global_state_mem_copy ? \cell_5_0.out_reg [2] : \state_5_0.data [3];
  assign _00168_ = global_state_mem_copy ? \cell_5_0.out_reg [3] : \state_5_1.data [0];
  assign _00205_ = global_state_mem_copy ? \cell_6_2.out_reg [0] : \state_6_2.data [1];
  assign _00206_ = global_state_mem_copy ? \cell_6_2.out_reg [1] : \state_6_2.data [2];
  assign _00207_ = global_state_mem_copy ? \cell_6_2.out_reg [2] : \state_6_2.data [3];
  assign _00208_ = global_state_mem_copy ? \cell_6_2.out_reg [3] : \state_6_1.data [0];
  assign _00161_ = global_state_mem_copy ? \cell_4_7.out_reg [0] : \state_4_7.data [1];
  assign _00162_ = global_state_mem_copy ? \cell_4_7.out_reg [1] : \state_4_7.data [2];
  assign _00163_ = global_state_mem_copy ? \cell_4_7.out_reg [2] : \state_4_7.data [3];
  assign _00164_ = global_state_mem_copy ? \cell_4_7.out_reg [3] : \state_4_6.data [0];
  assign _00201_ = global_state_mem_copy ? \cell_6_1.out_reg [0] : \state_6_1.data [1];
  assign _00202_ = global_state_mem_copy ? \cell_6_1.out_reg [1] : \state_6_1.data [2];
  assign _00203_ = global_state_mem_copy ? \cell_6_1.out_reg [2] : \state_6_1.data [3];
  assign _00204_ = global_state_mem_copy ? \cell_6_1.out_reg [3] : \state_6_0.data [0];
  assign _00157_ = global_state_mem_copy ? \cell_4_6.out_reg [0] : \state_4_6.data [1];
  assign _00158_ = global_state_mem_copy ? \cell_4_6.out_reg [1] : \state_4_6.data [2];
  assign _00159_ = global_state_mem_copy ? \cell_4_6.out_reg [2] : \state_4_6.data [3];
  assign _00160_ = global_state_mem_copy ? \cell_4_6.out_reg [3] : \state_4_5.data [0];
  assign _00197_ = global_state_mem_copy ? \cell_6_0.out_reg [0] : \state_6_0.data [1];
  assign _00198_ = global_state_mem_copy ? \cell_6_0.out_reg [1] : \state_6_0.data [2];
  assign _00199_ = global_state_mem_copy ? \cell_6_0.out_reg [2] : \state_6_0.data [3];
  assign _00200_ = global_state_mem_copy ? \cell_6_0.out_reg [3] : \state_5_0.data [0];
  assign _00153_ = global_state_mem_copy ? \cell_4_5.out_reg [0] : \state_4_5.data [1];
  assign _00154_ = global_state_mem_copy ? \cell_4_5.out_reg [1] : \state_4_5.data [2];
  assign _00155_ = global_state_mem_copy ? \cell_4_5.out_reg [2] : \state_4_5.data [3];
  assign _00156_ = global_state_mem_copy ? \cell_4_5.out_reg [3] : \state_4_4.data [0];
  assign _00193_ = global_state_mem_copy ? \cell_5_7.out_reg [0] : \state_5_7.data [1];
  assign _00194_ = global_state_mem_copy ? \cell_5_7.out_reg [1] : \state_5_7.data [2];
  assign _00195_ = global_state_mem_copy ? \cell_5_7.out_reg [2] : \state_5_7.data [3];
  assign _00196_ = global_state_mem_copy ? \cell_5_7.out_reg [3] : \state_4_7.data [0];
  assign _00149_ = global_state_mem_copy ? \cell_4_4.out_reg [0] : \state_4_4.data [1];
  assign _00150_ = global_state_mem_copy ? \cell_4_4.out_reg [1] : \state_4_4.data [2];
  assign _00151_ = global_state_mem_copy ? \cell_4_4.out_reg [2] : \state_4_4.data [3];
  assign _00152_ = global_state_mem_copy ? \cell_4_4.out_reg [3] : \state_4_3.data [0];
  assign _00145_ = global_state_mem_copy ? \cell_4_3.out_reg [0] : \state_4_3.data [1];
  assign _00146_ = global_state_mem_copy ? \cell_4_3.out_reg [1] : \state_4_3.data [2];
  assign _00147_ = global_state_mem_copy ? \cell_4_3.out_reg [2] : \state_4_3.data [3];
  assign _00148_ = global_state_mem_copy ? \cell_4_3.out_reg [3] : \state_4_2.data [0];
  assign _00141_ = global_state_mem_copy ? \cell_4_2.out_reg [0] : \state_4_2.data [1];
  assign _00142_ = global_state_mem_copy ? \cell_4_2.out_reg [1] : \state_4_2.data [2];
  assign _00143_ = global_state_mem_copy ? \cell_4_2.out_reg [2] : \state_4_2.data [3];
  assign _00144_ = global_state_mem_copy ? \cell_4_2.out_reg [3] : \state_4_1.data [0];
  assign _00181_ = global_state_mem_copy ? \cell_5_4.out_reg [0] : \state_5_4.data [1];
  assign _00182_ = global_state_mem_copy ? \cell_5_4.out_reg [1] : \state_5_4.data [2];
  assign _00183_ = global_state_mem_copy ? \cell_5_4.out_reg [2] : \state_5_4.data [3];
  assign _00184_ = global_state_mem_copy ? \cell_5_4.out_reg [3] : \state_5_5.data [0];
  assign _00233_ = \cell_1_0.out_reg [0] ? \cell_0_0.program_up_reg [2] : \cell_0_0.program_up_reg [0];
  assign _00234_ = \cell_1_0.out_reg [0] ? \cell_0_0.program_up_reg [10] : \cell_0_0.program_up_reg [8];
  assign \cell_0_0.f_up  = \cell_0_1.out_reg [2] ? _00234_ : _00233_;
  assign _00235_ = \cell_1_0.out_reg [0] ? \cell_0_0.program_down_reg [2] : \cell_0_0.program_down_reg [0];
  assign _00236_ = \cell_1_0.out_reg [0] ? \cell_0_0.program_down_reg [10] : \cell_0_0.program_down_reg [8];
  assign \cell_0_0.f_down  = \cell_0_1.out_reg [2] ? _00236_ : _00235_;
  assign _00237_ = \cell_1_0.out_reg [0] ? \cell_0_0.program_left_reg [2] : \cell_0_0.program_left_reg [0];
  assign _00238_ = \cell_1_0.out_reg [0] ? \cell_0_0.program_left_reg [10] : \cell_0_0.program_left_reg [8];
  assign \cell_0_0.f_left  = \cell_0_1.out_reg [2] ? _00238_ : _00237_;
  assign _00239_ = \cell_1_0.out_reg [0] ? \cell_0_0.program_right_reg [2] : \cell_0_0.program_right_reg [0];
  assign _00240_ = \cell_1_0.out_reg [0] ? \cell_0_0.program_right_reg [10] : \cell_0_0.program_right_reg [8];
  assign \cell_0_0.f_right  = \cell_0_1.out_reg [2] ? _00240_ : _00239_;
  assign _00241_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_up_reg [2] : \cell_0_1.program_up_reg [0];
  assign _00242_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_up_reg [6] : \cell_0_1.program_up_reg [4];
  assign _00243_ = \cell_0_0.out_reg [3] ? _00242_ : _00241_;
  assign _00244_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_up_reg [10] : \cell_0_1.program_up_reg [8];
  assign _00245_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_up_reg [14] : \cell_0_1.program_up_reg [12];
  assign _00246_ = \cell_0_0.out_reg [3] ? _00245_ : _00244_;
  assign \cell_0_1.f_up  = \cell_0_2.out_reg [2] ? _00246_ : _00243_;
  assign _00247_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_down_reg [2] : \cell_0_1.program_down_reg [0];
  assign _00248_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_down_reg [6] : \cell_0_1.program_down_reg [4];
  assign _00249_ = \cell_0_0.out_reg [3] ? _00248_ : _00247_;
  assign _00250_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_down_reg [10] : \cell_0_1.program_down_reg [8];
  assign _00251_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_down_reg [14] : \cell_0_1.program_down_reg [12];
  assign _00252_ = \cell_0_0.out_reg [3] ? _00251_ : _00250_;
  assign \cell_0_1.f_down  = \cell_0_2.out_reg [2] ? _00252_ : _00249_;
  assign _00253_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_left_reg [2] : \cell_0_1.program_left_reg [0];
  assign _00254_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_left_reg [6] : \cell_0_1.program_left_reg [4];
  assign _00255_ = \cell_0_0.out_reg [3] ? _00254_ : _00253_;
  assign _00256_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_left_reg [10] : \cell_0_1.program_left_reg [8];
  assign _00257_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_left_reg [14] : \cell_0_1.program_left_reg [12];
  assign _00258_ = \cell_0_0.out_reg [3] ? _00257_ : _00256_;
  assign \cell_0_1.f_left  = \cell_0_2.out_reg [2] ? _00258_ : _00255_;
  assign _00259_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_right_reg [2] : \cell_0_1.program_right_reg [0];
  assign _00260_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_right_reg [6] : \cell_0_1.program_right_reg [4];
  assign _00261_ = \cell_0_0.out_reg [3] ? _00260_ : _00259_;
  assign _00262_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_right_reg [10] : \cell_0_1.program_right_reg [8];
  assign _00263_ = \cell_1_1.out_reg [0] ? \cell_0_1.program_right_reg [14] : \cell_0_1.program_right_reg [12];
  assign _00264_ = \cell_0_0.out_reg [3] ? _00263_ : _00262_;
  assign \cell_0_1.f_right  = \cell_0_2.out_reg [2] ? _00264_ : _00261_;
  assign _00265_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_up_reg [2] : \cell_0_2.program_up_reg [0];
  assign _00266_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_up_reg [6] : \cell_0_2.program_up_reg [4];
  assign _00267_ = \cell_0_1.out_reg [3] ? _00266_ : _00265_;
  assign _00268_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_up_reg [10] : \cell_0_2.program_up_reg [8];
  assign _00269_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_up_reg [14] : \cell_0_2.program_up_reg [12];
  assign _00270_ = \cell_0_1.out_reg [3] ? _00269_ : _00268_;
  assign \cell_0_2.f_up  = \cell_0_3.out_reg [2] ? _00270_ : _00267_;
  assign _00271_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_down_reg [2] : \cell_0_2.program_down_reg [0];
  assign _00272_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_down_reg [6] : \cell_0_2.program_down_reg [4];
  assign _00273_ = \cell_0_1.out_reg [3] ? _00272_ : _00271_;
  assign _00274_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_down_reg [10] : \cell_0_2.program_down_reg [8];
  assign _00275_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_down_reg [14] : \cell_0_2.program_down_reg [12];
  assign _00276_ = \cell_0_1.out_reg [3] ? _00275_ : _00274_;
  assign \cell_0_2.f_down  = \cell_0_3.out_reg [2] ? _00276_ : _00273_;
  assign _00277_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_left_reg [2] : \cell_0_2.program_left_reg [0];
  assign _00278_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_left_reg [6] : \cell_0_2.program_left_reg [4];
  assign _00279_ = \cell_0_1.out_reg [3] ? _00278_ : _00277_;
  assign _00280_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_left_reg [10] : \cell_0_2.program_left_reg [8];
  assign _00281_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_left_reg [14] : \cell_0_2.program_left_reg [12];
  assign _00282_ = \cell_0_1.out_reg [3] ? _00281_ : _00280_;
  assign \cell_0_2.f_left  = \cell_0_3.out_reg [2] ? _00282_ : _00279_;
  assign _00283_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_right_reg [2] : \cell_0_2.program_right_reg [0];
  assign _00284_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_right_reg [6] : \cell_0_2.program_right_reg [4];
  assign _00285_ = \cell_0_1.out_reg [3] ? _00284_ : _00283_;
  assign _00286_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_right_reg [10] : \cell_0_2.program_right_reg [8];
  assign _00287_ = \cell_1_2.out_reg [0] ? \cell_0_2.program_right_reg [14] : \cell_0_2.program_right_reg [12];
  assign _00288_ = \cell_0_1.out_reg [3] ? _00287_ : _00286_;
  assign \cell_0_2.f_right  = \cell_0_3.out_reg [2] ? _00288_ : _00285_;
  assign _00289_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_up_reg [2] : \cell_0_3.program_up_reg [0];
  assign _00290_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_up_reg [6] : \cell_0_3.program_up_reg [4];
  assign _00291_ = \cell_0_2.out_reg [3] ? _00290_ : _00289_;
  assign _00292_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_up_reg [10] : \cell_0_3.program_up_reg [8];
  assign _00293_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_up_reg [14] : \cell_0_3.program_up_reg [12];
  assign _00294_ = \cell_0_2.out_reg [3] ? _00293_ : _00292_;
  assign \cell_0_3.f_up  = \cell_0_4.out_reg [2] ? _00294_ : _00291_;
  assign _00295_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_down_reg [2] : \cell_0_3.program_down_reg [0];
  assign _00296_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_down_reg [6] : \cell_0_3.program_down_reg [4];
  assign _00297_ = \cell_0_2.out_reg [3] ? _00296_ : _00295_;
  assign _00298_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_down_reg [10] : \cell_0_3.program_down_reg [8];
  assign _00299_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_down_reg [14] : \cell_0_3.program_down_reg [12];
  assign _00300_ = \cell_0_2.out_reg [3] ? _00299_ : _00298_;
  assign \cell_0_3.f_down  = \cell_0_4.out_reg [2] ? _00300_ : _00297_;
  assign _00301_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_left_reg [2] : \cell_0_3.program_left_reg [0];
  assign _00302_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_left_reg [6] : \cell_0_3.program_left_reg [4];
  assign _00303_ = \cell_0_2.out_reg [3] ? _00302_ : _00301_;
  assign _00304_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_left_reg [10] : \cell_0_3.program_left_reg [8];
  assign _00305_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_left_reg [14] : \cell_0_3.program_left_reg [12];
  assign _00306_ = \cell_0_2.out_reg [3] ? _00305_ : _00304_;
  assign \cell_0_3.f_left  = \cell_0_4.out_reg [2] ? _00306_ : _00303_;
  assign _00307_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_right_reg [2] : \cell_0_3.program_right_reg [0];
  assign _00308_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_right_reg [6] : \cell_0_3.program_right_reg [4];
  assign _00309_ = \cell_0_2.out_reg [3] ? _00308_ : _00307_;
  assign _00310_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_right_reg [10] : \cell_0_3.program_right_reg [8];
  assign _00311_ = \cell_1_3.out_reg [0] ? \cell_0_3.program_right_reg [14] : \cell_0_3.program_right_reg [12];
  assign _00312_ = \cell_0_2.out_reg [3] ? _00311_ : _00310_;
  assign \cell_0_3.f_right  = \cell_0_4.out_reg [2] ? _00312_ : _00309_;
  assign _00313_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_up_reg [2] : \cell_0_4.program_up_reg [0];
  assign _00314_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_up_reg [6] : \cell_0_4.program_up_reg [4];
  assign _00315_ = \cell_0_3.out_reg [3] ? _00314_ : _00313_;
  assign _00316_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_up_reg [10] : \cell_0_4.program_up_reg [8];
  assign _00317_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_up_reg [14] : \cell_0_4.program_up_reg [12];
  assign _00318_ = \cell_0_3.out_reg [3] ? _00317_ : _00316_;
  assign \cell_0_4.f_up  = \cell_0_5.out_reg [2] ? _00318_ : _00315_;
  assign _00319_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_down_reg [2] : \cell_0_4.program_down_reg [0];
  assign _00320_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_down_reg [6] : \cell_0_4.program_down_reg [4];
  assign _00321_ = \cell_0_3.out_reg [3] ? _00320_ : _00319_;
  assign _00322_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_down_reg [10] : \cell_0_4.program_down_reg [8];
  assign _00323_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_down_reg [14] : \cell_0_4.program_down_reg [12];
  assign _00324_ = \cell_0_3.out_reg [3] ? _00323_ : _00322_;
  assign \cell_0_4.f_down  = \cell_0_5.out_reg [2] ? _00324_ : _00321_;
  assign _00325_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_left_reg [2] : \cell_0_4.program_left_reg [0];
  assign _00326_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_left_reg [6] : \cell_0_4.program_left_reg [4];
  assign _00327_ = \cell_0_3.out_reg [3] ? _00326_ : _00325_;
  assign _00328_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_left_reg [10] : \cell_0_4.program_left_reg [8];
  assign _00329_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_left_reg [14] : \cell_0_4.program_left_reg [12];
  assign _00330_ = \cell_0_3.out_reg [3] ? _00329_ : _00328_;
  assign \cell_0_4.f_left  = \cell_0_5.out_reg [2] ? _00330_ : _00327_;
  assign _00331_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_right_reg [2] : \cell_0_4.program_right_reg [0];
  assign _00332_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_right_reg [6] : \cell_0_4.program_right_reg [4];
  assign _00333_ = \cell_0_3.out_reg [3] ? _00332_ : _00331_;
  assign _00334_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_right_reg [10] : \cell_0_4.program_right_reg [8];
  assign _00335_ = \cell_1_4.out_reg [0] ? \cell_0_4.program_right_reg [14] : \cell_0_4.program_right_reg [12];
  assign _00336_ = \cell_0_3.out_reg [3] ? _00335_ : _00334_;
  assign \cell_0_4.f_right  = \cell_0_5.out_reg [2] ? _00336_ : _00333_;
  assign _00337_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_up_reg [2] : \cell_0_5.program_up_reg [0];
  assign _00338_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_up_reg [6] : \cell_0_5.program_up_reg [4];
  assign _00339_ = \cell_0_4.out_reg [3] ? _00338_ : _00337_;
  assign _00340_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_up_reg [10] : \cell_0_5.program_up_reg [8];
  assign _00341_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_up_reg [14] : \cell_0_5.program_up_reg [12];
  assign _00342_ = \cell_0_4.out_reg [3] ? _00341_ : _00340_;
  assign \cell_0_5.f_up  = \cell_0_6.out_reg [2] ? _00342_ : _00339_;
  assign _00343_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_down_reg [2] : \cell_0_5.program_down_reg [0];
  assign _00344_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_down_reg [6] : \cell_0_5.program_down_reg [4];
  assign _00345_ = \cell_0_4.out_reg [3] ? _00344_ : _00343_;
  assign _00346_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_down_reg [10] : \cell_0_5.program_down_reg [8];
  assign _00347_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_down_reg [14] : \cell_0_5.program_down_reg [12];
  assign _00348_ = \cell_0_4.out_reg [3] ? _00347_ : _00346_;
  assign \cell_0_5.f_down  = \cell_0_6.out_reg [2] ? _00348_ : _00345_;
  assign _00349_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_left_reg [2] : \cell_0_5.program_left_reg [0];
  assign _00350_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_left_reg [6] : \cell_0_5.program_left_reg [4];
  assign _00351_ = \cell_0_4.out_reg [3] ? _00350_ : _00349_;
  assign _00352_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_left_reg [10] : \cell_0_5.program_left_reg [8];
  assign _00353_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_left_reg [14] : \cell_0_5.program_left_reg [12];
  assign _00354_ = \cell_0_4.out_reg [3] ? _00353_ : _00352_;
  assign \cell_0_5.f_left  = \cell_0_6.out_reg [2] ? _00354_ : _00351_;
  assign _00355_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_right_reg [2] : \cell_0_5.program_right_reg [0];
  assign _00356_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_right_reg [6] : \cell_0_5.program_right_reg [4];
  assign _00357_ = \cell_0_4.out_reg [3] ? _00356_ : _00355_;
  assign _00358_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_right_reg [10] : \cell_0_5.program_right_reg [8];
  assign _00359_ = \cell_1_5.out_reg [0] ? \cell_0_5.program_right_reg [14] : \cell_0_5.program_right_reg [12];
  assign _00360_ = \cell_0_4.out_reg [3] ? _00359_ : _00358_;
  assign \cell_0_5.f_right  = \cell_0_6.out_reg [2] ? _00360_ : _00357_;
  assign _00361_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_up_reg [2] : \cell_0_6.program_up_reg [0];
  assign _00362_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_up_reg [6] : \cell_0_6.program_up_reg [4];
  assign _00363_ = \cell_0_5.out_reg [3] ? _00362_ : _00361_;
  assign _00364_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_up_reg [10] : \cell_0_6.program_up_reg [8];
  assign _00365_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_up_reg [14] : \cell_0_6.program_up_reg [12];
  assign _00366_ = \cell_0_5.out_reg [3] ? _00365_ : _00364_;
  assign \cell_0_6.f_up  = \cell_0_7.out_reg [2] ? _00366_ : _00363_;
  assign _00367_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_down_reg [2] : \cell_0_6.program_down_reg [0];
  assign _00368_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_down_reg [6] : \cell_0_6.program_down_reg [4];
  assign _00369_ = \cell_0_5.out_reg [3] ? _00368_ : _00367_;
  assign _00370_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_down_reg [10] : \cell_0_6.program_down_reg [8];
  assign _00371_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_down_reg [14] : \cell_0_6.program_down_reg [12];
  assign _00372_ = \cell_0_5.out_reg [3] ? _00371_ : _00370_;
  assign \cell_0_6.f_down  = \cell_0_7.out_reg [2] ? _00372_ : _00369_;
  assign _00373_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_left_reg [2] : \cell_0_6.program_left_reg [0];
  assign _00374_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_left_reg [6] : \cell_0_6.program_left_reg [4];
  assign _00375_ = \cell_0_5.out_reg [3] ? _00374_ : _00373_;
  assign _00376_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_left_reg [10] : \cell_0_6.program_left_reg [8];
  assign _00377_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_left_reg [14] : \cell_0_6.program_left_reg [12];
  assign _00378_ = \cell_0_5.out_reg [3] ? _00377_ : _00376_;
  assign \cell_0_6.f_left  = \cell_0_7.out_reg [2] ? _00378_ : _00375_;
  assign _00379_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_right_reg [2] : \cell_0_6.program_right_reg [0];
  assign _00380_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_right_reg [6] : \cell_0_6.program_right_reg [4];
  assign _00381_ = \cell_0_5.out_reg [3] ? _00380_ : _00379_;
  assign _00382_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_right_reg [10] : \cell_0_6.program_right_reg [8];
  assign _00383_ = \cell_1_6.out_reg [0] ? \cell_0_6.program_right_reg [14] : \cell_0_6.program_right_reg [12];
  assign _00384_ = \cell_0_5.out_reg [3] ? _00383_ : _00382_;
  assign \cell_0_6.f_right  = \cell_0_7.out_reg [2] ? _00384_ : _00381_;
  assign _00385_ = \cell_1_7.out_reg [0] ? \cell_0_7.program_up_reg [2] : \cell_0_7.program_up_reg [0];
  assign _00386_ = \cell_1_7.out_reg [0] ? \cell_0_7.program_up_reg [6] : \cell_0_7.program_up_reg [4];
  assign \cell_0_7.f_up  = \cell_0_6.out_reg [3] ? _00386_ : _00385_;
  assign _00387_ = \cell_1_7.out_reg [0] ? \cell_0_7.program_down_reg [2] : \cell_0_7.program_down_reg [0];
  assign _00388_ = \cell_1_7.out_reg [0] ? \cell_0_7.program_down_reg [6] : \cell_0_7.program_down_reg [4];
  assign \cell_0_7.f_down  = \cell_0_6.out_reg [3] ? _00388_ : _00387_;
  assign _00389_ = \cell_1_7.out_reg [0] ? \cell_0_7.program_left_reg [2] : \cell_0_7.program_left_reg [0];
  assign _00390_ = \cell_1_7.out_reg [0] ? \cell_0_7.program_left_reg [6] : \cell_0_7.program_left_reg [4];
  assign \cell_0_7.f_left  = \cell_0_6.out_reg [3] ? _00390_ : _00389_;
  assign _00391_ = \cell_1_7.out_reg [0] ? \cell_0_7.program_right_reg [2] : \cell_0_7.program_right_reg [0];
  assign _00392_ = \cell_1_7.out_reg [0] ? \cell_0_7.program_right_reg [6] : \cell_0_7.program_right_reg [4];
  assign \cell_0_7.f_right  = \cell_0_6.out_reg [3] ? _00392_ : _00391_;
  assign _00393_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_up_reg [1] : \cell_1_0.program_up_reg [0];
  assign _00394_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_up_reg [3] : \cell_1_0.program_up_reg [2];
  assign _00395_ = \cell_2_0.out_reg [0] ? _00394_ : _00393_;
  assign _00396_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_up_reg [9] : \cell_1_0.program_up_reg [8];
  assign _00397_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_up_reg [11] : \cell_1_0.program_up_reg [10];
  assign _00398_ = \cell_2_0.out_reg [0] ? _00397_ : _00396_;
  assign \cell_1_0.f_up  = \cell_1_1.out_reg [2] ? _00398_ : _00395_;
  assign _00399_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_down_reg [1] : \cell_1_0.program_down_reg [0];
  assign _00400_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_down_reg [3] : \cell_1_0.program_down_reg [2];
  assign _00401_ = \cell_2_0.out_reg [0] ? _00400_ : _00399_;
  assign _00402_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_down_reg [9] : \cell_1_0.program_down_reg [8];
  assign _00403_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_down_reg [11] : \cell_1_0.program_down_reg [10];
  assign _00404_ = \cell_2_0.out_reg [0] ? _00403_ : _00402_;
  assign \cell_1_0.f_down  = \cell_1_1.out_reg [2] ? _00404_ : _00401_;
  assign _00405_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_left_reg [1] : \cell_1_0.program_left_reg [0];
  assign _00406_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_left_reg [3] : \cell_1_0.program_left_reg [2];
  assign _00407_ = \cell_2_0.out_reg [0] ? _00406_ : _00405_;
  assign _00408_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_left_reg [9] : \cell_1_0.program_left_reg [8];
  assign _00409_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_left_reg [11] : \cell_1_0.program_left_reg [10];
  assign _00410_ = \cell_2_0.out_reg [0] ? _00409_ : _00408_;
  assign \cell_1_0.f_left  = \cell_1_1.out_reg [2] ? _00410_ : _00407_;
  assign _00411_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_right_reg [1] : \cell_1_0.program_right_reg [0];
  assign _00412_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_right_reg [3] : \cell_1_0.program_right_reg [2];
  assign _00413_ = \cell_2_0.out_reg [0] ? _00412_ : _00411_;
  assign _00414_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_right_reg [9] : \cell_1_0.program_right_reg [8];
  assign _00415_ = \cell_0_0.out_reg [1] ? \cell_1_0.program_right_reg [11] : \cell_1_0.program_right_reg [10];
  assign _00416_ = \cell_2_0.out_reg [0] ? _00415_ : _00414_;
  assign \cell_1_0.f_right  = \cell_1_1.out_reg [2] ? _00416_ : _00413_;
  assign _00417_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_up_reg [1] : \cell_1_1.program_up_reg [0];
  assign _00418_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_up_reg [3] : \cell_1_1.program_up_reg [2];
  assign _00419_ = \cell_2_1.out_reg [0] ? _00418_ : _00417_;
  assign _00420_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_up_reg [5] : \cell_1_1.program_up_reg [4];
  assign _00421_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_up_reg [7] : \cell_1_1.program_up_reg [6];
  assign _00422_ = \cell_2_1.out_reg [0] ? _00421_ : _00420_;
  assign _00423_ = \cell_1_0.out_reg [3] ? _00422_ : _00419_;
  assign _00424_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_up_reg [9] : \cell_1_1.program_up_reg [8];
  assign _00425_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_up_reg [11] : \cell_1_1.program_up_reg [10];
  assign _00426_ = \cell_2_1.out_reg [0] ? _00425_ : _00424_;
  assign _00427_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_up_reg [13] : \cell_1_1.program_up_reg [12];
  assign _00428_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_up_reg [15] : \cell_1_1.program_up_reg [14];
  assign _00429_ = \cell_2_1.out_reg [0] ? _00428_ : _00427_;
  assign _00430_ = \cell_1_0.out_reg [3] ? _00429_ : _00426_;
  assign \cell_1_1.f_up  = \cell_1_2.out_reg [2] ? _00430_ : _00423_;
  assign _00431_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_down_reg [1] : \cell_1_1.program_down_reg [0];
  assign _00432_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_down_reg [3] : \cell_1_1.program_down_reg [2];
  assign _00433_ = \cell_2_1.out_reg [0] ? _00432_ : _00431_;
  assign _00434_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_down_reg [5] : \cell_1_1.program_down_reg [4];
  assign _00435_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_down_reg [7] : \cell_1_1.program_down_reg [6];
  assign _00436_ = \cell_2_1.out_reg [0] ? _00435_ : _00434_;
  assign _00437_ = \cell_1_0.out_reg [3] ? _00436_ : _00433_;
  assign _00438_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_down_reg [9] : \cell_1_1.program_down_reg [8];
  assign _00439_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_down_reg [11] : \cell_1_1.program_down_reg [10];
  assign _00440_ = \cell_2_1.out_reg [0] ? _00439_ : _00438_;
  assign _00441_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_down_reg [13] : \cell_1_1.program_down_reg [12];
  assign _00442_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_down_reg [15] : \cell_1_1.program_down_reg [14];
  assign _00443_ = \cell_2_1.out_reg [0] ? _00442_ : _00441_;
  assign _00444_ = \cell_1_0.out_reg [3] ? _00443_ : _00440_;
  assign \cell_1_1.f_down  = \cell_1_2.out_reg [2] ? _00444_ : _00437_;
  assign _00445_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_left_reg [1] : \cell_1_1.program_left_reg [0];
  assign _00446_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_left_reg [3] : \cell_1_1.program_left_reg [2];
  assign _00447_ = \cell_2_1.out_reg [0] ? _00446_ : _00445_;
  assign _00448_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_left_reg [5] : \cell_1_1.program_left_reg [4];
  assign _00449_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_left_reg [7] : \cell_1_1.program_left_reg [6];
  assign _00450_ = \cell_2_1.out_reg [0] ? _00449_ : _00448_;
  assign _00451_ = \cell_1_0.out_reg [3] ? _00450_ : _00447_;
  assign _00452_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_left_reg [9] : \cell_1_1.program_left_reg [8];
  assign _00453_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_left_reg [11] : \cell_1_1.program_left_reg [10];
  assign _00454_ = \cell_2_1.out_reg [0] ? _00453_ : _00452_;
  assign _00455_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_left_reg [13] : \cell_1_1.program_left_reg [12];
  assign _00456_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_left_reg [15] : \cell_1_1.program_left_reg [14];
  assign _00457_ = \cell_2_1.out_reg [0] ? _00456_ : _00455_;
  assign _00458_ = \cell_1_0.out_reg [3] ? _00457_ : _00454_;
  assign \cell_1_1.f_left  = \cell_1_2.out_reg [2] ? _00458_ : _00451_;
  assign _00459_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_right_reg [1] : \cell_1_1.program_right_reg [0];
  assign _00460_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_right_reg [3] : \cell_1_1.program_right_reg [2];
  assign _00461_ = \cell_2_1.out_reg [0] ? _00460_ : _00459_;
  assign _00462_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_right_reg [5] : \cell_1_1.program_right_reg [4];
  assign _00463_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_right_reg [7] : \cell_1_1.program_right_reg [6];
  assign _00464_ = \cell_2_1.out_reg [0] ? _00463_ : _00462_;
  assign _00465_ = \cell_1_0.out_reg [3] ? _00464_ : _00461_;
  assign _00466_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_right_reg [9] : \cell_1_1.program_right_reg [8];
  assign _00467_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_right_reg [11] : \cell_1_1.program_right_reg [10];
  assign _00468_ = \cell_2_1.out_reg [0] ? _00467_ : _00466_;
  assign _00469_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_right_reg [13] : \cell_1_1.program_right_reg [12];
  assign _00470_ = \cell_0_1.out_reg [1] ? \cell_1_1.program_right_reg [15] : \cell_1_1.program_right_reg [14];
  assign _00471_ = \cell_2_1.out_reg [0] ? _00470_ : _00469_;
  assign _00472_ = \cell_1_0.out_reg [3] ? _00471_ : _00468_;
  assign \cell_1_1.f_right  = \cell_1_2.out_reg [2] ? _00472_ : _00465_;
  assign _00473_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_up_reg [1] : \cell_1_2.program_up_reg [0];
  assign _00474_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_up_reg [3] : \cell_1_2.program_up_reg [2];
  assign _00475_ = \cell_2_2.out_reg [0] ? _00474_ : _00473_;
  assign _00476_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_up_reg [5] : \cell_1_2.program_up_reg [4];
  assign _00477_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_up_reg [7] : \cell_1_2.program_up_reg [6];
  assign _00478_ = \cell_2_2.out_reg [0] ? _00477_ : _00476_;
  assign _00479_ = \cell_1_1.out_reg [3] ? _00478_ : _00475_;
  assign _00480_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_up_reg [9] : \cell_1_2.program_up_reg [8];
  assign _00481_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_up_reg [11] : \cell_1_2.program_up_reg [10];
  assign _00482_ = \cell_2_2.out_reg [0] ? _00481_ : _00480_;
  assign _00483_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_up_reg [13] : \cell_1_2.program_up_reg [12];
  assign _00484_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_up_reg [15] : \cell_1_2.program_up_reg [14];
  assign _00485_ = \cell_2_2.out_reg [0] ? _00484_ : _00483_;
  assign _00486_ = \cell_1_1.out_reg [3] ? _00485_ : _00482_;
  assign \cell_1_2.f_up  = \cell_1_3.out_reg [2] ? _00486_ : _00479_;
  assign _00487_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_down_reg [1] : \cell_1_2.program_down_reg [0];
  assign _00488_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_down_reg [3] : \cell_1_2.program_down_reg [2];
  assign _00489_ = \cell_2_2.out_reg [0] ? _00488_ : _00487_;
  assign _00490_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_down_reg [5] : \cell_1_2.program_down_reg [4];
  assign _00491_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_down_reg [7] : \cell_1_2.program_down_reg [6];
  assign _00492_ = \cell_2_2.out_reg [0] ? _00491_ : _00490_;
  assign _00493_ = \cell_1_1.out_reg [3] ? _00492_ : _00489_;
  assign _00494_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_down_reg [9] : \cell_1_2.program_down_reg [8];
  assign _00495_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_down_reg [11] : \cell_1_2.program_down_reg [10];
  assign _00496_ = \cell_2_2.out_reg [0] ? _00495_ : _00494_;
  assign _00497_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_down_reg [13] : \cell_1_2.program_down_reg [12];
  assign _00498_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_down_reg [15] : \cell_1_2.program_down_reg [14];
  assign _00499_ = \cell_2_2.out_reg [0] ? _00498_ : _00497_;
  assign _00500_ = \cell_1_1.out_reg [3] ? _00499_ : _00496_;
  assign \cell_1_2.f_down  = \cell_1_3.out_reg [2] ? _00500_ : _00493_;
  assign _00501_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_left_reg [1] : \cell_1_2.program_left_reg [0];
  assign _00502_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_left_reg [3] : \cell_1_2.program_left_reg [2];
  assign _00503_ = \cell_2_2.out_reg [0] ? _00502_ : _00501_;
  assign _00504_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_left_reg [5] : \cell_1_2.program_left_reg [4];
  assign _00505_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_left_reg [7] : \cell_1_2.program_left_reg [6];
  assign _00506_ = \cell_2_2.out_reg [0] ? _00505_ : _00504_;
  assign _00507_ = \cell_1_1.out_reg [3] ? _00506_ : _00503_;
  assign _00508_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_left_reg [9] : \cell_1_2.program_left_reg [8];
  assign _00509_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_left_reg [11] : \cell_1_2.program_left_reg [10];
  assign _00510_ = \cell_2_2.out_reg [0] ? _00509_ : _00508_;
  assign _00511_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_left_reg [13] : \cell_1_2.program_left_reg [12];
  assign _00512_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_left_reg [15] : \cell_1_2.program_left_reg [14];
  assign _00513_ = \cell_2_2.out_reg [0] ? _00512_ : _00511_;
  assign _00514_ = \cell_1_1.out_reg [3] ? _00513_ : _00510_;
  assign \cell_1_2.f_left  = \cell_1_3.out_reg [2] ? _00514_ : _00507_;
  assign _00515_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_right_reg [1] : \cell_1_2.program_right_reg [0];
  assign _00516_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_right_reg [3] : \cell_1_2.program_right_reg [2];
  assign _00517_ = \cell_2_2.out_reg [0] ? _00516_ : _00515_;
  assign _00518_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_right_reg [5] : \cell_1_2.program_right_reg [4];
  assign _00519_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_right_reg [7] : \cell_1_2.program_right_reg [6];
  assign _00520_ = \cell_2_2.out_reg [0] ? _00519_ : _00518_;
  assign _00521_ = \cell_1_1.out_reg [3] ? _00520_ : _00517_;
  assign _00522_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_right_reg [9] : \cell_1_2.program_right_reg [8];
  assign _00523_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_right_reg [11] : \cell_1_2.program_right_reg [10];
  assign _00524_ = \cell_2_2.out_reg [0] ? _00523_ : _00522_;
  assign _00525_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_right_reg [13] : \cell_1_2.program_right_reg [12];
  assign _00526_ = \cell_0_2.out_reg [1] ? \cell_1_2.program_right_reg [15] : \cell_1_2.program_right_reg [14];
  assign _00527_ = \cell_2_2.out_reg [0] ? _00526_ : _00525_;
  assign _00528_ = \cell_1_1.out_reg [3] ? _00527_ : _00524_;
  assign \cell_1_2.f_right  = \cell_1_3.out_reg [2] ? _00528_ : _00521_;
  assign _00529_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_up_reg [1] : \cell_1_3.program_up_reg [0];
  assign _00530_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_up_reg [3] : \cell_1_3.program_up_reg [2];
  assign _00531_ = \cell_2_3.out_reg [0] ? _00530_ : _00529_;
  assign _00532_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_up_reg [5] : \cell_1_3.program_up_reg [4];
  assign _00533_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_up_reg [7] : \cell_1_3.program_up_reg [6];
  assign _00534_ = \cell_2_3.out_reg [0] ? _00533_ : _00532_;
  assign _00535_ = \cell_1_2.out_reg [3] ? _00534_ : _00531_;
  assign _00536_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_up_reg [9] : \cell_1_3.program_up_reg [8];
  assign _00537_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_up_reg [11] : \cell_1_3.program_up_reg [10];
  assign _00538_ = \cell_2_3.out_reg [0] ? _00537_ : _00536_;
  assign _00539_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_up_reg [13] : \cell_1_3.program_up_reg [12];
  assign _00540_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_up_reg [15] : \cell_1_3.program_up_reg [14];
  assign _00541_ = \cell_2_3.out_reg [0] ? _00540_ : _00539_;
  assign _00542_ = \cell_1_2.out_reg [3] ? _00541_ : _00538_;
  assign \cell_1_3.f_up  = \cell_1_4.out_reg [2] ? _00542_ : _00535_;
  assign _00543_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_down_reg [1] : \cell_1_3.program_down_reg [0];
  assign _00544_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_down_reg [3] : \cell_1_3.program_down_reg [2];
  assign _00545_ = \cell_2_3.out_reg [0] ? _00544_ : _00543_;
  assign _00546_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_down_reg [5] : \cell_1_3.program_down_reg [4];
  assign _00547_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_down_reg [7] : \cell_1_3.program_down_reg [6];
  assign _00548_ = \cell_2_3.out_reg [0] ? _00547_ : _00546_;
  assign _00549_ = \cell_1_2.out_reg [3] ? _00548_ : _00545_;
  assign _00550_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_down_reg [9] : \cell_1_3.program_down_reg [8];
  assign _00551_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_down_reg [11] : \cell_1_3.program_down_reg [10];
  assign _00552_ = \cell_2_3.out_reg [0] ? _00551_ : _00550_;
  assign _00553_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_down_reg [13] : \cell_1_3.program_down_reg [12];
  assign _00554_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_down_reg [15] : \cell_1_3.program_down_reg [14];
  assign _00555_ = \cell_2_3.out_reg [0] ? _00554_ : _00553_;
  assign _00556_ = \cell_1_2.out_reg [3] ? _00555_ : _00552_;
  assign \cell_1_3.f_down  = \cell_1_4.out_reg [2] ? _00556_ : _00549_;
  assign _00557_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_left_reg [1] : \cell_1_3.program_left_reg [0];
  assign _00558_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_left_reg [3] : \cell_1_3.program_left_reg [2];
  assign _00559_ = \cell_2_3.out_reg [0] ? _00558_ : _00557_;
  assign _00560_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_left_reg [5] : \cell_1_3.program_left_reg [4];
  assign _00561_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_left_reg [7] : \cell_1_3.program_left_reg [6];
  assign _00562_ = \cell_2_3.out_reg [0] ? _00561_ : _00560_;
  assign _00563_ = \cell_1_2.out_reg [3] ? _00562_ : _00559_;
  assign _00564_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_left_reg [9] : \cell_1_3.program_left_reg [8];
  assign _00565_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_left_reg [11] : \cell_1_3.program_left_reg [10];
  assign _00566_ = \cell_2_3.out_reg [0] ? _00565_ : _00564_;
  assign _00567_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_left_reg [13] : \cell_1_3.program_left_reg [12];
  assign _00568_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_left_reg [15] : \cell_1_3.program_left_reg [14];
  assign _00569_ = \cell_2_3.out_reg [0] ? _00568_ : _00567_;
  assign _00570_ = \cell_1_2.out_reg [3] ? _00569_ : _00566_;
  assign \cell_1_3.f_left  = \cell_1_4.out_reg [2] ? _00570_ : _00563_;
  assign _00571_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_right_reg [1] : \cell_1_3.program_right_reg [0];
  assign _00572_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_right_reg [3] : \cell_1_3.program_right_reg [2];
  assign _00573_ = \cell_2_3.out_reg [0] ? _00572_ : _00571_;
  assign _00574_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_right_reg [5] : \cell_1_3.program_right_reg [4];
  assign _00575_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_right_reg [7] : \cell_1_3.program_right_reg [6];
  assign _00576_ = \cell_2_3.out_reg [0] ? _00575_ : _00574_;
  assign _00577_ = \cell_1_2.out_reg [3] ? _00576_ : _00573_;
  assign _00578_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_right_reg [9] : \cell_1_3.program_right_reg [8];
  assign _00579_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_right_reg [11] : \cell_1_3.program_right_reg [10];
  assign _00580_ = \cell_2_3.out_reg [0] ? _00579_ : _00578_;
  assign _00581_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_right_reg [13] : \cell_1_3.program_right_reg [12];
  assign _00582_ = \cell_0_3.out_reg [1] ? \cell_1_3.program_right_reg [15] : \cell_1_3.program_right_reg [14];
  assign _00583_ = \cell_2_3.out_reg [0] ? _00582_ : _00581_;
  assign _00584_ = \cell_1_2.out_reg [3] ? _00583_ : _00580_;
  assign \cell_1_3.f_right  = \cell_1_4.out_reg [2] ? _00584_ : _00577_;
  assign _00585_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_up_reg [1] : \cell_1_4.program_up_reg [0];
  assign _00586_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_up_reg [3] : \cell_1_4.program_up_reg [2];
  assign _00587_ = \cell_2_4.out_reg [0] ? _00586_ : _00585_;
  assign _00588_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_up_reg [5] : \cell_1_4.program_up_reg [4];
  assign _00589_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_up_reg [7] : \cell_1_4.program_up_reg [6];
  assign _00590_ = \cell_2_4.out_reg [0] ? _00589_ : _00588_;
  assign _00591_ = \cell_1_3.out_reg [3] ? _00590_ : _00587_;
  assign _00592_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_up_reg [9] : \cell_1_4.program_up_reg [8];
  assign _00593_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_up_reg [11] : \cell_1_4.program_up_reg [10];
  assign _00594_ = \cell_2_4.out_reg [0] ? _00593_ : _00592_;
  assign _00595_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_up_reg [13] : \cell_1_4.program_up_reg [12];
  assign _00596_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_up_reg [15] : \cell_1_4.program_up_reg [14];
  assign _00597_ = \cell_2_4.out_reg [0] ? _00596_ : _00595_;
  assign _00598_ = \cell_1_3.out_reg [3] ? _00597_ : _00594_;
  assign \cell_1_4.f_up  = \cell_1_5.out_reg [2] ? _00598_ : _00591_;
  assign _00599_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_down_reg [1] : \cell_1_4.program_down_reg [0];
  assign _00600_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_down_reg [3] : \cell_1_4.program_down_reg [2];
  assign _00601_ = \cell_2_4.out_reg [0] ? _00600_ : _00599_;
  assign _00602_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_down_reg [5] : \cell_1_4.program_down_reg [4];
  assign _00603_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_down_reg [7] : \cell_1_4.program_down_reg [6];
  assign _00604_ = \cell_2_4.out_reg [0] ? _00603_ : _00602_;
  assign _00605_ = \cell_1_3.out_reg [3] ? _00604_ : _00601_;
  assign _00606_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_down_reg [9] : \cell_1_4.program_down_reg [8];
  assign _00607_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_down_reg [11] : \cell_1_4.program_down_reg [10];
  assign _00608_ = \cell_2_4.out_reg [0] ? _00607_ : _00606_;
  assign _00609_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_down_reg [13] : \cell_1_4.program_down_reg [12];
  assign _00610_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_down_reg [15] : \cell_1_4.program_down_reg [14];
  assign _00611_ = \cell_2_4.out_reg [0] ? _00610_ : _00609_;
  assign _00612_ = \cell_1_3.out_reg [3] ? _00611_ : _00608_;
  assign \cell_1_4.f_down  = \cell_1_5.out_reg [2] ? _00612_ : _00605_;
  assign _00613_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_left_reg [1] : \cell_1_4.program_left_reg [0];
  assign _00614_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_left_reg [3] : \cell_1_4.program_left_reg [2];
  assign _00615_ = \cell_2_4.out_reg [0] ? _00614_ : _00613_;
  assign _00616_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_left_reg [5] : \cell_1_4.program_left_reg [4];
  assign _00617_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_left_reg [7] : \cell_1_4.program_left_reg [6];
  assign _00618_ = \cell_2_4.out_reg [0] ? _00617_ : _00616_;
  assign _00619_ = \cell_1_3.out_reg [3] ? _00618_ : _00615_;
  assign _00620_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_left_reg [9] : \cell_1_4.program_left_reg [8];
  assign _00621_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_left_reg [11] : \cell_1_4.program_left_reg [10];
  assign _00622_ = \cell_2_4.out_reg [0] ? _00621_ : _00620_;
  assign _00623_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_left_reg [13] : \cell_1_4.program_left_reg [12];
  assign _00624_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_left_reg [15] : \cell_1_4.program_left_reg [14];
  assign _00625_ = \cell_2_4.out_reg [0] ? _00624_ : _00623_;
  assign _00626_ = \cell_1_3.out_reg [3] ? _00625_ : _00622_;
  assign \cell_1_4.f_left  = \cell_1_5.out_reg [2] ? _00626_ : _00619_;
  assign _00627_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_right_reg [1] : \cell_1_4.program_right_reg [0];
  assign _00628_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_right_reg [3] : \cell_1_4.program_right_reg [2];
  assign _00629_ = \cell_2_4.out_reg [0] ? _00628_ : _00627_;
  assign _00630_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_right_reg [5] : \cell_1_4.program_right_reg [4];
  assign _00631_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_right_reg [7] : \cell_1_4.program_right_reg [6];
  assign _00632_ = \cell_2_4.out_reg [0] ? _00631_ : _00630_;
  assign _00633_ = \cell_1_3.out_reg [3] ? _00632_ : _00629_;
  assign _00634_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_right_reg [9] : \cell_1_4.program_right_reg [8];
  assign _00635_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_right_reg [11] : \cell_1_4.program_right_reg [10];
  assign _00636_ = \cell_2_4.out_reg [0] ? _00635_ : _00634_;
  assign _00637_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_right_reg [13] : \cell_1_4.program_right_reg [12];
  assign _00638_ = \cell_0_4.out_reg [1] ? \cell_1_4.program_right_reg [15] : \cell_1_4.program_right_reg [14];
  assign _00639_ = \cell_2_4.out_reg [0] ? _00638_ : _00637_;
  assign _00640_ = \cell_1_3.out_reg [3] ? _00639_ : _00636_;
  assign \cell_1_4.f_right  = \cell_1_5.out_reg [2] ? _00640_ : _00633_;
  assign _00641_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_up_reg [1] : \cell_1_5.program_up_reg [0];
  assign _00642_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_up_reg [3] : \cell_1_5.program_up_reg [2];
  assign _00643_ = \cell_2_5.out_reg [0] ? _00642_ : _00641_;
  assign _00644_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_up_reg [5] : \cell_1_5.program_up_reg [4];
  assign _00645_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_up_reg [7] : \cell_1_5.program_up_reg [6];
  assign _00646_ = \cell_2_5.out_reg [0] ? _00645_ : _00644_;
  assign _00647_ = \cell_1_4.out_reg [3] ? _00646_ : _00643_;
  assign _00648_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_up_reg [9] : \cell_1_5.program_up_reg [8];
  assign _00649_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_up_reg [11] : \cell_1_5.program_up_reg [10];
  assign _00650_ = \cell_2_5.out_reg [0] ? _00649_ : _00648_;
  assign _00651_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_up_reg [13] : \cell_1_5.program_up_reg [12];
  assign _00652_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_up_reg [15] : \cell_1_5.program_up_reg [14];
  assign _00653_ = \cell_2_5.out_reg [0] ? _00652_ : _00651_;
  assign _00654_ = \cell_1_4.out_reg [3] ? _00653_ : _00650_;
  assign \cell_1_5.f_up  = \cell_1_6.out_reg [2] ? _00654_ : _00647_;
  assign _00655_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_down_reg [1] : \cell_1_5.program_down_reg [0];
  assign _00656_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_down_reg [3] : \cell_1_5.program_down_reg [2];
  assign _00657_ = \cell_2_5.out_reg [0] ? _00656_ : _00655_;
  assign _00658_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_down_reg [5] : \cell_1_5.program_down_reg [4];
  assign _00659_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_down_reg [7] : \cell_1_5.program_down_reg [6];
  assign _00660_ = \cell_2_5.out_reg [0] ? _00659_ : _00658_;
  assign _00661_ = \cell_1_4.out_reg [3] ? _00660_ : _00657_;
  assign _00662_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_down_reg [9] : \cell_1_5.program_down_reg [8];
  assign _00663_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_down_reg [11] : \cell_1_5.program_down_reg [10];
  assign _00664_ = \cell_2_5.out_reg [0] ? _00663_ : _00662_;
  assign _00665_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_down_reg [13] : \cell_1_5.program_down_reg [12];
  assign _00666_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_down_reg [15] : \cell_1_5.program_down_reg [14];
  assign _00667_ = \cell_2_5.out_reg [0] ? _00666_ : _00665_;
  assign _00668_ = \cell_1_4.out_reg [3] ? _00667_ : _00664_;
  assign \cell_1_5.f_down  = \cell_1_6.out_reg [2] ? _00668_ : _00661_;
  assign _00669_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_left_reg [1] : \cell_1_5.program_left_reg [0];
  assign _00670_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_left_reg [3] : \cell_1_5.program_left_reg [2];
  assign _00671_ = \cell_2_5.out_reg [0] ? _00670_ : _00669_;
  assign _00672_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_left_reg [5] : \cell_1_5.program_left_reg [4];
  assign _00673_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_left_reg [7] : \cell_1_5.program_left_reg [6];
  assign _00674_ = \cell_2_5.out_reg [0] ? _00673_ : _00672_;
  assign _00675_ = \cell_1_4.out_reg [3] ? _00674_ : _00671_;
  assign _00676_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_left_reg [9] : \cell_1_5.program_left_reg [8];
  assign _00677_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_left_reg [11] : \cell_1_5.program_left_reg [10];
  assign _00678_ = \cell_2_5.out_reg [0] ? _00677_ : _00676_;
  assign _00679_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_left_reg [13] : \cell_1_5.program_left_reg [12];
  assign _00680_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_left_reg [15] : \cell_1_5.program_left_reg [14];
  assign _00681_ = \cell_2_5.out_reg [0] ? _00680_ : _00679_;
  assign _00682_ = \cell_1_4.out_reg [3] ? _00681_ : _00678_;
  assign \cell_1_5.f_left  = \cell_1_6.out_reg [2] ? _00682_ : _00675_;
  assign _00683_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_right_reg [1] : \cell_1_5.program_right_reg [0];
  assign _00684_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_right_reg [3] : \cell_1_5.program_right_reg [2];
  assign _00685_ = \cell_2_5.out_reg [0] ? _00684_ : _00683_;
  assign _00686_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_right_reg [5] : \cell_1_5.program_right_reg [4];
  assign _00687_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_right_reg [7] : \cell_1_5.program_right_reg [6];
  assign _00688_ = \cell_2_5.out_reg [0] ? _00687_ : _00686_;
  assign _00689_ = \cell_1_4.out_reg [3] ? _00688_ : _00685_;
  assign _00690_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_right_reg [9] : \cell_1_5.program_right_reg [8];
  assign _00691_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_right_reg [11] : \cell_1_5.program_right_reg [10];
  assign _00692_ = \cell_2_5.out_reg [0] ? _00691_ : _00690_;
  assign _00693_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_right_reg [13] : \cell_1_5.program_right_reg [12];
  assign _00694_ = \cell_0_5.out_reg [1] ? \cell_1_5.program_right_reg [15] : \cell_1_5.program_right_reg [14];
  assign _00695_ = \cell_2_5.out_reg [0] ? _00694_ : _00693_;
  assign _00696_ = \cell_1_4.out_reg [3] ? _00695_ : _00692_;
  assign \cell_1_5.f_right  = \cell_1_6.out_reg [2] ? _00696_ : _00689_;
  assign _00697_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_up_reg [1] : \cell_1_6.program_up_reg [0];
  assign _00698_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_up_reg [3] : \cell_1_6.program_up_reg [2];
  assign _00699_ = \cell_2_6.out_reg [0] ? _00698_ : _00697_;
  assign _00700_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_up_reg [5] : \cell_1_6.program_up_reg [4];
  assign _00701_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_up_reg [7] : \cell_1_6.program_up_reg [6];
  assign _00702_ = \cell_2_6.out_reg [0] ? _00701_ : _00700_;
  assign _00703_ = \cell_1_5.out_reg [3] ? _00702_ : _00699_;
  assign _00704_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_up_reg [9] : \cell_1_6.program_up_reg [8];
  assign _00705_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_up_reg [11] : \cell_1_6.program_up_reg [10];
  assign _00706_ = \cell_2_6.out_reg [0] ? _00705_ : _00704_;
  assign _00707_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_up_reg [13] : \cell_1_6.program_up_reg [12];
  assign _00708_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_up_reg [15] : \cell_1_6.program_up_reg [14];
  assign _00709_ = \cell_2_6.out_reg [0] ? _00708_ : _00707_;
  assign _00710_ = \cell_1_5.out_reg [3] ? _00709_ : _00706_;
  assign \cell_1_6.f_up  = \cell_1_7.out_reg [2] ? _00710_ : _00703_;
  assign _00711_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_down_reg [1] : \cell_1_6.program_down_reg [0];
  assign _00712_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_down_reg [3] : \cell_1_6.program_down_reg [2];
  assign _00713_ = \cell_2_6.out_reg [0] ? _00712_ : _00711_;
  assign _00714_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_down_reg [5] : \cell_1_6.program_down_reg [4];
  assign _00715_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_down_reg [7] : \cell_1_6.program_down_reg [6];
  assign _00716_ = \cell_2_6.out_reg [0] ? _00715_ : _00714_;
  assign _00717_ = \cell_1_5.out_reg [3] ? _00716_ : _00713_;
  assign _00718_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_down_reg [9] : \cell_1_6.program_down_reg [8];
  assign _00719_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_down_reg [11] : \cell_1_6.program_down_reg [10];
  assign _00720_ = \cell_2_6.out_reg [0] ? _00719_ : _00718_;
  assign _00721_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_down_reg [13] : \cell_1_6.program_down_reg [12];
  assign _00722_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_down_reg [15] : \cell_1_6.program_down_reg [14];
  assign _00723_ = \cell_2_6.out_reg [0] ? _00722_ : _00721_;
  assign _00724_ = \cell_1_5.out_reg [3] ? _00723_ : _00720_;
  assign \cell_1_6.f_down  = \cell_1_7.out_reg [2] ? _00724_ : _00717_;
  assign _00725_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_left_reg [1] : \cell_1_6.program_left_reg [0];
  assign _00726_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_left_reg [3] : \cell_1_6.program_left_reg [2];
  assign _00727_ = \cell_2_6.out_reg [0] ? _00726_ : _00725_;
  assign _00728_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_left_reg [5] : \cell_1_6.program_left_reg [4];
  assign _00729_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_left_reg [7] : \cell_1_6.program_left_reg [6];
  assign _00730_ = \cell_2_6.out_reg [0] ? _00729_ : _00728_;
  assign _00731_ = \cell_1_5.out_reg [3] ? _00730_ : _00727_;
  assign _00732_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_left_reg [9] : \cell_1_6.program_left_reg [8];
  assign _00733_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_left_reg [11] : \cell_1_6.program_left_reg [10];
  assign _00734_ = \cell_2_6.out_reg [0] ? _00733_ : _00732_;
  assign _00735_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_left_reg [13] : \cell_1_6.program_left_reg [12];
  assign _00736_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_left_reg [15] : \cell_1_6.program_left_reg [14];
  assign _00737_ = \cell_2_6.out_reg [0] ? _00736_ : _00735_;
  assign _00738_ = \cell_1_5.out_reg [3] ? _00737_ : _00734_;
  assign \cell_1_6.f_left  = \cell_1_7.out_reg [2] ? _00738_ : _00731_;
  assign _00739_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_right_reg [1] : \cell_1_6.program_right_reg [0];
  assign _00740_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_right_reg [3] : \cell_1_6.program_right_reg [2];
  assign _00741_ = \cell_2_6.out_reg [0] ? _00740_ : _00739_;
  assign _00742_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_right_reg [5] : \cell_1_6.program_right_reg [4];
  assign _00743_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_right_reg [7] : \cell_1_6.program_right_reg [6];
  assign _00744_ = \cell_2_6.out_reg [0] ? _00743_ : _00742_;
  assign _00745_ = \cell_1_5.out_reg [3] ? _00744_ : _00741_;
  assign _00746_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_right_reg [9] : \cell_1_6.program_right_reg [8];
  assign _00747_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_right_reg [11] : \cell_1_6.program_right_reg [10];
  assign _00748_ = \cell_2_6.out_reg [0] ? _00747_ : _00746_;
  assign _00749_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_right_reg [13] : \cell_1_6.program_right_reg [12];
  assign _00750_ = \cell_0_6.out_reg [1] ? \cell_1_6.program_right_reg [15] : \cell_1_6.program_right_reg [14];
  assign _00751_ = \cell_2_6.out_reg [0] ? _00750_ : _00749_;
  assign _00752_ = \cell_1_5.out_reg [3] ? _00751_ : _00748_;
  assign \cell_1_6.f_right  = \cell_1_7.out_reg [2] ? _00752_ : _00745_;
  assign _00753_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_up_reg [1] : \cell_1_7.program_up_reg [0];
  assign _00754_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_up_reg [3] : \cell_1_7.program_up_reg [2];
  assign _00755_ = \cell_2_7.out_reg [0] ? _00754_ : _00753_;
  assign _00756_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_up_reg [5] : \cell_1_7.program_up_reg [4];
  assign _00757_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_up_reg [7] : \cell_1_7.program_up_reg [6];
  assign _00758_ = \cell_2_7.out_reg [0] ? _00757_ : _00756_;
  assign \cell_1_7.f_up  = \cell_1_6.out_reg [3] ? _00758_ : _00755_;
  assign _00759_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_down_reg [1] : \cell_1_7.program_down_reg [0];
  assign _00760_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_down_reg [3] : \cell_1_7.program_down_reg [2];
  assign _00761_ = \cell_2_7.out_reg [0] ? _00760_ : _00759_;
  assign _00762_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_down_reg [5] : \cell_1_7.program_down_reg [4];
  assign _00763_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_down_reg [7] : \cell_1_7.program_down_reg [6];
  assign _00764_ = \cell_2_7.out_reg [0] ? _00763_ : _00762_;
  assign \cell_1_7.f_down  = \cell_1_6.out_reg [3] ? _00764_ : _00761_;
  assign _00765_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_left_reg [1] : \cell_1_7.program_left_reg [0];
  assign _00766_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_left_reg [3] : \cell_1_7.program_left_reg [2];
  assign _00767_ = \cell_2_7.out_reg [0] ? _00766_ : _00765_;
  assign _00768_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_left_reg [5] : \cell_1_7.program_left_reg [4];
  assign _00769_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_left_reg [7] : \cell_1_7.program_left_reg [6];
  assign _00770_ = \cell_2_7.out_reg [0] ? _00769_ : _00768_;
  assign \cell_1_7.f_left  = \cell_1_6.out_reg [3] ? _00770_ : _00767_;
  assign _00771_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_right_reg [1] : \cell_1_7.program_right_reg [0];
  assign _00772_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_right_reg [3] : \cell_1_7.program_right_reg [2];
  assign _00773_ = \cell_2_7.out_reg [0] ? _00772_ : _00771_;
  assign _00774_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_right_reg [5] : \cell_1_7.program_right_reg [4];
  assign _00775_ = \cell_0_7.out_reg [1] ? \cell_1_7.program_right_reg [7] : \cell_1_7.program_right_reg [6];
  assign _00776_ = \cell_2_7.out_reg [0] ? _00775_ : _00774_;
  assign \cell_1_7.f_right  = \cell_1_6.out_reg [3] ? _00776_ : _00773_;
  assign _00777_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_up_reg [1] : \cell_2_0.program_up_reg [0];
  assign _00778_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_up_reg [3] : \cell_2_0.program_up_reg [2];
  assign _00779_ = \cell_3_0.out_reg [0] ? _00778_ : _00777_;
  assign _00780_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_up_reg [9] : \cell_2_0.program_up_reg [8];
  assign _00781_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_up_reg [11] : \cell_2_0.program_up_reg [10];
  assign _00782_ = \cell_3_0.out_reg [0] ? _00781_ : _00780_;
  assign \cell_2_0.f_up  = \cell_2_1.out_reg [2] ? _00782_ : _00779_;
  assign _00783_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_down_reg [1] : \cell_2_0.program_down_reg [0];
  assign _00784_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_down_reg [3] : \cell_2_0.program_down_reg [2];
  assign _00785_ = \cell_3_0.out_reg [0] ? _00784_ : _00783_;
  assign _00786_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_down_reg [9] : \cell_2_0.program_down_reg [8];
  assign _00787_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_down_reg [11] : \cell_2_0.program_down_reg [10];
  assign _00788_ = \cell_3_0.out_reg [0] ? _00787_ : _00786_;
  assign \cell_2_0.f_down  = \cell_2_1.out_reg [2] ? _00788_ : _00785_;
  assign _00789_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_left_reg [1] : \cell_2_0.program_left_reg [0];
  assign _00790_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_left_reg [3] : \cell_2_0.program_left_reg [2];
  assign _00791_ = \cell_3_0.out_reg [0] ? _00790_ : _00789_;
  assign _00792_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_left_reg [9] : \cell_2_0.program_left_reg [8];
  assign _00793_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_left_reg [11] : \cell_2_0.program_left_reg [10];
  assign _00794_ = \cell_3_0.out_reg [0] ? _00793_ : _00792_;
  assign \cell_2_0.f_left  = \cell_2_1.out_reg [2] ? _00794_ : _00791_;
  assign _00795_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_right_reg [1] : \cell_2_0.program_right_reg [0];
  assign _00796_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_right_reg [3] : \cell_2_0.program_right_reg [2];
  assign _00797_ = \cell_3_0.out_reg [0] ? _00796_ : _00795_;
  assign _00798_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_right_reg [9] : \cell_2_0.program_right_reg [8];
  assign _00799_ = \cell_1_0.out_reg [1] ? \cell_2_0.program_right_reg [11] : \cell_2_0.program_right_reg [10];
  assign _00800_ = \cell_3_0.out_reg [0] ? _00799_ : _00798_;
  assign \cell_2_0.f_right  = \cell_2_1.out_reg [2] ? _00800_ : _00797_;
  assign _00801_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_up_reg [1] : \cell_2_1.program_up_reg [0];
  assign _00802_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_up_reg [3] : \cell_2_1.program_up_reg [2];
  assign _00803_ = \cell_3_1.out_reg [0] ? _00802_ : _00801_;
  assign _00804_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_up_reg [5] : \cell_2_1.program_up_reg [4];
  assign _00805_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_up_reg [7] : \cell_2_1.program_up_reg [6];
  assign _00806_ = \cell_3_1.out_reg [0] ? _00805_ : _00804_;
  assign _00807_ = \cell_2_0.out_reg [3] ? _00806_ : _00803_;
  assign _00808_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_up_reg [9] : \cell_2_1.program_up_reg [8];
  assign _00809_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_up_reg [11] : \cell_2_1.program_up_reg [10];
  assign _00810_ = \cell_3_1.out_reg [0] ? _00809_ : _00808_;
  assign _00811_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_up_reg [13] : \cell_2_1.program_up_reg [12];
  assign _00812_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_up_reg [15] : \cell_2_1.program_up_reg [14];
  assign _00813_ = \cell_3_1.out_reg [0] ? _00812_ : _00811_;
  assign _00814_ = \cell_2_0.out_reg [3] ? _00813_ : _00810_;
  assign \cell_2_1.f_up  = \cell_2_2.out_reg [2] ? _00814_ : _00807_;
  assign _00815_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_down_reg [1] : \cell_2_1.program_down_reg [0];
  assign _00816_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_down_reg [3] : \cell_2_1.program_down_reg [2];
  assign _00817_ = \cell_3_1.out_reg [0] ? _00816_ : _00815_;
  assign _00818_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_down_reg [5] : \cell_2_1.program_down_reg [4];
  assign _00819_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_down_reg [7] : \cell_2_1.program_down_reg [6];
  assign _00820_ = \cell_3_1.out_reg [0] ? _00819_ : _00818_;
  assign _00821_ = \cell_2_0.out_reg [3] ? _00820_ : _00817_;
  assign _00822_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_down_reg [9] : \cell_2_1.program_down_reg [8];
  assign _00823_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_down_reg [11] : \cell_2_1.program_down_reg [10];
  assign _00824_ = \cell_3_1.out_reg [0] ? _00823_ : _00822_;
  assign _00825_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_down_reg [13] : \cell_2_1.program_down_reg [12];
  assign _00826_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_down_reg [15] : \cell_2_1.program_down_reg [14];
  assign _00827_ = \cell_3_1.out_reg [0] ? _00826_ : _00825_;
  assign _00828_ = \cell_2_0.out_reg [3] ? _00827_ : _00824_;
  assign \cell_2_1.f_down  = \cell_2_2.out_reg [2] ? _00828_ : _00821_;
  assign _00829_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_left_reg [1] : \cell_2_1.program_left_reg [0];
  assign _00830_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_left_reg [3] : \cell_2_1.program_left_reg [2];
  assign _00831_ = \cell_3_1.out_reg [0] ? _00830_ : _00829_;
  assign _00832_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_left_reg [5] : \cell_2_1.program_left_reg [4];
  assign _00833_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_left_reg [7] : \cell_2_1.program_left_reg [6];
  assign _00834_ = \cell_3_1.out_reg [0] ? _00833_ : _00832_;
  assign _00835_ = \cell_2_0.out_reg [3] ? _00834_ : _00831_;
  assign _00836_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_left_reg [9] : \cell_2_1.program_left_reg [8];
  assign _00837_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_left_reg [11] : \cell_2_1.program_left_reg [10];
  assign _00838_ = \cell_3_1.out_reg [0] ? _00837_ : _00836_;
  assign _00839_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_left_reg [13] : \cell_2_1.program_left_reg [12];
  assign _00840_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_left_reg [15] : \cell_2_1.program_left_reg [14];
  assign _00841_ = \cell_3_1.out_reg [0] ? _00840_ : _00839_;
  assign _00842_ = \cell_2_0.out_reg [3] ? _00841_ : _00838_;
  assign \cell_2_1.f_left  = \cell_2_2.out_reg [2] ? _00842_ : _00835_;
  assign _00843_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_right_reg [1] : \cell_2_1.program_right_reg [0];
  assign _00844_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_right_reg [3] : \cell_2_1.program_right_reg [2];
  assign _00845_ = \cell_3_1.out_reg [0] ? _00844_ : _00843_;
  assign _00846_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_right_reg [5] : \cell_2_1.program_right_reg [4];
  assign _00847_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_right_reg [7] : \cell_2_1.program_right_reg [6];
  assign _00848_ = \cell_3_1.out_reg [0] ? _00847_ : _00846_;
  assign _00849_ = \cell_2_0.out_reg [3] ? _00848_ : _00845_;
  assign _00850_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_right_reg [9] : \cell_2_1.program_right_reg [8];
  assign _00851_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_right_reg [11] : \cell_2_1.program_right_reg [10];
  assign _00852_ = \cell_3_1.out_reg [0] ? _00851_ : _00850_;
  assign _00853_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_right_reg [13] : \cell_2_1.program_right_reg [12];
  assign _00854_ = \cell_1_1.out_reg [1] ? \cell_2_1.program_right_reg [15] : \cell_2_1.program_right_reg [14];
  assign _00855_ = \cell_3_1.out_reg [0] ? _00854_ : _00853_;
  assign _00856_ = \cell_2_0.out_reg [3] ? _00855_ : _00852_;
  assign \cell_2_1.f_right  = \cell_2_2.out_reg [2] ? _00856_ : _00849_;
  assign _00857_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_up_reg [1] : \cell_2_2.program_up_reg [0];
  assign _00858_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_up_reg [3] : \cell_2_2.program_up_reg [2];
  assign _00859_ = \cell_3_2.out_reg [0] ? _00858_ : _00857_;
  assign _00860_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_up_reg [5] : \cell_2_2.program_up_reg [4];
  assign _00861_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_up_reg [7] : \cell_2_2.program_up_reg [6];
  assign _00862_ = \cell_3_2.out_reg [0] ? _00861_ : _00860_;
  assign _00863_ = \cell_2_1.out_reg [3] ? _00862_ : _00859_;
  assign _00864_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_up_reg [9] : \cell_2_2.program_up_reg [8];
  assign _00865_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_up_reg [11] : \cell_2_2.program_up_reg [10];
  assign _00866_ = \cell_3_2.out_reg [0] ? _00865_ : _00864_;
  assign _00867_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_up_reg [13] : \cell_2_2.program_up_reg [12];
  assign _00868_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_up_reg [15] : \cell_2_2.program_up_reg [14];
  assign _00869_ = \cell_3_2.out_reg [0] ? _00868_ : _00867_;
  assign _00870_ = \cell_2_1.out_reg [3] ? _00869_ : _00866_;
  assign \cell_2_2.f_up  = \cell_2_3.out_reg [2] ? _00870_ : _00863_;
  assign _00871_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_down_reg [1] : \cell_2_2.program_down_reg [0];
  assign _00872_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_down_reg [3] : \cell_2_2.program_down_reg [2];
  assign _00873_ = \cell_3_2.out_reg [0] ? _00872_ : _00871_;
  assign _00874_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_down_reg [5] : \cell_2_2.program_down_reg [4];
  assign _00875_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_down_reg [7] : \cell_2_2.program_down_reg [6];
  assign _00876_ = \cell_3_2.out_reg [0] ? _00875_ : _00874_;
  assign _00877_ = \cell_2_1.out_reg [3] ? _00876_ : _00873_;
  assign _00878_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_down_reg [9] : \cell_2_2.program_down_reg [8];
  assign _00879_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_down_reg [11] : \cell_2_2.program_down_reg [10];
  assign _00880_ = \cell_3_2.out_reg [0] ? _00879_ : _00878_;
  assign _00881_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_down_reg [13] : \cell_2_2.program_down_reg [12];
  assign _00882_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_down_reg [15] : \cell_2_2.program_down_reg [14];
  assign _00883_ = \cell_3_2.out_reg [0] ? _00882_ : _00881_;
  assign _00884_ = \cell_2_1.out_reg [3] ? _00883_ : _00880_;
  assign \cell_2_2.f_down  = \cell_2_3.out_reg [2] ? _00884_ : _00877_;
  assign _00885_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_left_reg [1] : \cell_2_2.program_left_reg [0];
  assign _00886_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_left_reg [3] : \cell_2_2.program_left_reg [2];
  assign _00887_ = \cell_3_2.out_reg [0] ? _00886_ : _00885_;
  assign _00888_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_left_reg [5] : \cell_2_2.program_left_reg [4];
  assign _00889_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_left_reg [7] : \cell_2_2.program_left_reg [6];
  assign _00890_ = \cell_3_2.out_reg [0] ? _00889_ : _00888_;
  assign _00891_ = \cell_2_1.out_reg [3] ? _00890_ : _00887_;
  assign _00892_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_left_reg [9] : \cell_2_2.program_left_reg [8];
  assign _00893_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_left_reg [11] : \cell_2_2.program_left_reg [10];
  assign _00894_ = \cell_3_2.out_reg [0] ? _00893_ : _00892_;
  assign _00895_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_left_reg [13] : \cell_2_2.program_left_reg [12];
  assign _00896_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_left_reg [15] : \cell_2_2.program_left_reg [14];
  assign _00897_ = \cell_3_2.out_reg [0] ? _00896_ : _00895_;
  assign _00898_ = \cell_2_1.out_reg [3] ? _00897_ : _00894_;
  assign \cell_2_2.f_left  = \cell_2_3.out_reg [2] ? _00898_ : _00891_;
  assign _00899_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_right_reg [1] : \cell_2_2.program_right_reg [0];
  assign _00900_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_right_reg [3] : \cell_2_2.program_right_reg [2];
  assign _00901_ = \cell_3_2.out_reg [0] ? _00900_ : _00899_;
  assign _00902_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_right_reg [5] : \cell_2_2.program_right_reg [4];
  assign _00903_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_right_reg [7] : \cell_2_2.program_right_reg [6];
  assign _00904_ = \cell_3_2.out_reg [0] ? _00903_ : _00902_;
  assign _00905_ = \cell_2_1.out_reg [3] ? _00904_ : _00901_;
  assign _00906_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_right_reg [9] : \cell_2_2.program_right_reg [8];
  assign _00907_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_right_reg [11] : \cell_2_2.program_right_reg [10];
  assign _00908_ = \cell_3_2.out_reg [0] ? _00907_ : _00906_;
  assign _00909_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_right_reg [13] : \cell_2_2.program_right_reg [12];
  assign _00910_ = \cell_1_2.out_reg [1] ? \cell_2_2.program_right_reg [15] : \cell_2_2.program_right_reg [14];
  assign _00911_ = \cell_3_2.out_reg [0] ? _00910_ : _00909_;
  assign _00912_ = \cell_2_1.out_reg [3] ? _00911_ : _00908_;
  assign \cell_2_2.f_right  = \cell_2_3.out_reg [2] ? _00912_ : _00905_;
  assign _00913_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_up_reg [1] : \cell_2_3.program_up_reg [0];
  assign _00914_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_up_reg [3] : \cell_2_3.program_up_reg [2];
  assign _00915_ = \cell_3_3.out_reg [0] ? _00914_ : _00913_;
  assign _00916_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_up_reg [5] : \cell_2_3.program_up_reg [4];
  assign _00917_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_up_reg [7] : \cell_2_3.program_up_reg [6];
  assign _00918_ = \cell_3_3.out_reg [0] ? _00917_ : _00916_;
  assign _00919_ = \cell_2_2.out_reg [3] ? _00918_ : _00915_;
  assign _00920_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_up_reg [9] : \cell_2_3.program_up_reg [8];
  assign _00921_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_up_reg [11] : \cell_2_3.program_up_reg [10];
  assign _00922_ = \cell_3_3.out_reg [0] ? _00921_ : _00920_;
  assign _00923_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_up_reg [13] : \cell_2_3.program_up_reg [12];
  assign _00924_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_up_reg [15] : \cell_2_3.program_up_reg [14];
  assign _00925_ = \cell_3_3.out_reg [0] ? _00924_ : _00923_;
  assign _00926_ = \cell_2_2.out_reg [3] ? _00925_ : _00922_;
  assign \cell_2_3.f_up  = \cell_2_4.out_reg [2] ? _00926_ : _00919_;
  assign _00927_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_down_reg [1] : \cell_2_3.program_down_reg [0];
  assign _00928_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_down_reg [3] : \cell_2_3.program_down_reg [2];
  assign _00929_ = \cell_3_3.out_reg [0] ? _00928_ : _00927_;
  assign _00930_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_down_reg [5] : \cell_2_3.program_down_reg [4];
  assign _00931_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_down_reg [7] : \cell_2_3.program_down_reg [6];
  assign _00932_ = \cell_3_3.out_reg [0] ? _00931_ : _00930_;
  assign _00933_ = \cell_2_2.out_reg [3] ? _00932_ : _00929_;
  assign _00934_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_down_reg [9] : \cell_2_3.program_down_reg [8];
  assign _00935_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_down_reg [11] : \cell_2_3.program_down_reg [10];
  assign _00936_ = \cell_3_3.out_reg [0] ? _00935_ : _00934_;
  assign _00937_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_down_reg [13] : \cell_2_3.program_down_reg [12];
  assign _00938_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_down_reg [15] : \cell_2_3.program_down_reg [14];
  assign _00939_ = \cell_3_3.out_reg [0] ? _00938_ : _00937_;
  assign _00940_ = \cell_2_2.out_reg [3] ? _00939_ : _00936_;
  assign \cell_2_3.f_down  = \cell_2_4.out_reg [2] ? _00940_ : _00933_;
  assign _00941_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_left_reg [1] : \cell_2_3.program_left_reg [0];
  assign _00942_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_left_reg [3] : \cell_2_3.program_left_reg [2];
  assign _00943_ = \cell_3_3.out_reg [0] ? _00942_ : _00941_;
  assign _00944_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_left_reg [5] : \cell_2_3.program_left_reg [4];
  assign _00945_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_left_reg [7] : \cell_2_3.program_left_reg [6];
  assign _00946_ = \cell_3_3.out_reg [0] ? _00945_ : _00944_;
  assign _00947_ = \cell_2_2.out_reg [3] ? _00946_ : _00943_;
  assign _00948_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_left_reg [9] : \cell_2_3.program_left_reg [8];
  assign _00949_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_left_reg [11] : \cell_2_3.program_left_reg [10];
  assign _00950_ = \cell_3_3.out_reg [0] ? _00949_ : _00948_;
  assign _00951_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_left_reg [13] : \cell_2_3.program_left_reg [12];
  assign _00952_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_left_reg [15] : \cell_2_3.program_left_reg [14];
  assign _00953_ = \cell_3_3.out_reg [0] ? _00952_ : _00951_;
  assign _00954_ = \cell_2_2.out_reg [3] ? _00953_ : _00950_;
  assign \cell_2_3.f_left  = \cell_2_4.out_reg [2] ? _00954_ : _00947_;
  assign _00955_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_right_reg [1] : \cell_2_3.program_right_reg [0];
  assign _00956_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_right_reg [3] : \cell_2_3.program_right_reg [2];
  assign _00957_ = \cell_3_3.out_reg [0] ? _00956_ : _00955_;
  assign _00958_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_right_reg [5] : \cell_2_3.program_right_reg [4];
  assign _00959_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_right_reg [7] : \cell_2_3.program_right_reg [6];
  assign _00960_ = \cell_3_3.out_reg [0] ? _00959_ : _00958_;
  assign _00961_ = \cell_2_2.out_reg [3] ? _00960_ : _00957_;
  assign _00962_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_right_reg [9] : \cell_2_3.program_right_reg [8];
  assign _00963_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_right_reg [11] : \cell_2_3.program_right_reg [10];
  assign _00964_ = \cell_3_3.out_reg [0] ? _00963_ : _00962_;
  assign _00965_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_right_reg [13] : \cell_2_3.program_right_reg [12];
  assign _00966_ = \cell_1_3.out_reg [1] ? \cell_2_3.program_right_reg [15] : \cell_2_3.program_right_reg [14];
  assign _00967_ = \cell_3_3.out_reg [0] ? _00966_ : _00965_;
  assign _00968_ = \cell_2_2.out_reg [3] ? _00967_ : _00964_;
  assign \cell_2_3.f_right  = \cell_2_4.out_reg [2] ? _00968_ : _00961_;
  assign _00969_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_up_reg [1] : \cell_2_4.program_up_reg [0];
  assign _00970_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_up_reg [3] : \cell_2_4.program_up_reg [2];
  assign _00971_ = \cell_3_4.out_reg [0] ? _00970_ : _00969_;
  assign _00972_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_up_reg [5] : \cell_2_4.program_up_reg [4];
  assign _00973_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_up_reg [7] : \cell_2_4.program_up_reg [6];
  assign _00974_ = \cell_3_4.out_reg [0] ? _00973_ : _00972_;
  assign _00975_ = \cell_2_3.out_reg [3] ? _00974_ : _00971_;
  assign _00976_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_up_reg [9] : \cell_2_4.program_up_reg [8];
  assign _00977_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_up_reg [11] : \cell_2_4.program_up_reg [10];
  assign _00978_ = \cell_3_4.out_reg [0] ? _00977_ : _00976_;
  assign _00979_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_up_reg [13] : \cell_2_4.program_up_reg [12];
  assign _00980_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_up_reg [15] : \cell_2_4.program_up_reg [14];
  assign _00981_ = \cell_3_4.out_reg [0] ? _00980_ : _00979_;
  assign _00982_ = \cell_2_3.out_reg [3] ? _00981_ : _00978_;
  assign \cell_2_4.f_up  = \cell_2_5.out_reg [2] ? _00982_ : _00975_;
  assign _00983_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_down_reg [1] : \cell_2_4.program_down_reg [0];
  assign _00984_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_down_reg [3] : \cell_2_4.program_down_reg [2];
  assign _00985_ = \cell_3_4.out_reg [0] ? _00984_ : _00983_;
  assign _00986_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_down_reg [5] : \cell_2_4.program_down_reg [4];
  assign _00987_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_down_reg [7] : \cell_2_4.program_down_reg [6];
  assign _00988_ = \cell_3_4.out_reg [0] ? _00987_ : _00986_;
  assign _00989_ = \cell_2_3.out_reg [3] ? _00988_ : _00985_;
  assign _00990_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_down_reg [9] : \cell_2_4.program_down_reg [8];
  assign _00991_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_down_reg [11] : \cell_2_4.program_down_reg [10];
  assign _00992_ = \cell_3_4.out_reg [0] ? _00991_ : _00990_;
  assign _00993_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_down_reg [13] : \cell_2_4.program_down_reg [12];
  assign _00994_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_down_reg [15] : \cell_2_4.program_down_reg [14];
  assign _00995_ = \cell_3_4.out_reg [0] ? _00994_ : _00993_;
  assign _00996_ = \cell_2_3.out_reg [3] ? _00995_ : _00992_;
  assign \cell_2_4.f_down  = \cell_2_5.out_reg [2] ? _00996_ : _00989_;
  assign _00997_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_left_reg [1] : \cell_2_4.program_left_reg [0];
  assign _00998_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_left_reg [3] : \cell_2_4.program_left_reg [2];
  assign _00999_ = \cell_3_4.out_reg [0] ? _00998_ : _00997_;
  assign _01000_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_left_reg [5] : \cell_2_4.program_left_reg [4];
  assign _01001_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_left_reg [7] : \cell_2_4.program_left_reg [6];
  assign _01002_ = \cell_3_4.out_reg [0] ? _01001_ : _01000_;
  assign _01003_ = \cell_2_3.out_reg [3] ? _01002_ : _00999_;
  assign _01004_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_left_reg [9] : \cell_2_4.program_left_reg [8];
  assign _01005_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_left_reg [11] : \cell_2_4.program_left_reg [10];
  assign _01006_ = \cell_3_4.out_reg [0] ? _01005_ : _01004_;
  assign _01007_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_left_reg [13] : \cell_2_4.program_left_reg [12];
  assign _01008_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_left_reg [15] : \cell_2_4.program_left_reg [14];
  assign _01009_ = \cell_3_4.out_reg [0] ? _01008_ : _01007_;
  assign _01010_ = \cell_2_3.out_reg [3] ? _01009_ : _01006_;
  assign \cell_2_4.f_left  = \cell_2_5.out_reg [2] ? _01010_ : _01003_;
  assign _01011_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_right_reg [1] : \cell_2_4.program_right_reg [0];
  assign _01012_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_right_reg [3] : \cell_2_4.program_right_reg [2];
  assign _01013_ = \cell_3_4.out_reg [0] ? _01012_ : _01011_;
  assign _01014_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_right_reg [5] : \cell_2_4.program_right_reg [4];
  assign _01015_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_right_reg [7] : \cell_2_4.program_right_reg [6];
  assign _01016_ = \cell_3_4.out_reg [0] ? _01015_ : _01014_;
  assign _01017_ = \cell_2_3.out_reg [3] ? _01016_ : _01013_;
  assign _01018_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_right_reg [9] : \cell_2_4.program_right_reg [8];
  assign _01019_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_right_reg [11] : \cell_2_4.program_right_reg [10];
  assign _01020_ = \cell_3_4.out_reg [0] ? _01019_ : _01018_;
  assign _01021_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_right_reg [13] : \cell_2_4.program_right_reg [12];
  assign _01022_ = \cell_1_4.out_reg [1] ? \cell_2_4.program_right_reg [15] : \cell_2_4.program_right_reg [14];
  assign _01023_ = \cell_3_4.out_reg [0] ? _01022_ : _01021_;
  assign _01024_ = \cell_2_3.out_reg [3] ? _01023_ : _01020_;
  assign \cell_2_4.f_right  = \cell_2_5.out_reg [2] ? _01024_ : _01017_;
  assign _01025_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_up_reg [1] : \cell_2_5.program_up_reg [0];
  assign _01026_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_up_reg [3] : \cell_2_5.program_up_reg [2];
  assign _01027_ = \cell_3_5.out_reg [0] ? _01026_ : _01025_;
  assign _01028_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_up_reg [5] : \cell_2_5.program_up_reg [4];
  assign _01029_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_up_reg [7] : \cell_2_5.program_up_reg [6];
  assign _01030_ = \cell_3_5.out_reg [0] ? _01029_ : _01028_;
  assign _01031_ = \cell_2_4.out_reg [3] ? _01030_ : _01027_;
  assign _01032_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_up_reg [9] : \cell_2_5.program_up_reg [8];
  assign _01033_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_up_reg [11] : \cell_2_5.program_up_reg [10];
  assign _01034_ = \cell_3_5.out_reg [0] ? _01033_ : _01032_;
  assign _01035_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_up_reg [13] : \cell_2_5.program_up_reg [12];
  assign _01036_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_up_reg [15] : \cell_2_5.program_up_reg [14];
  assign _01037_ = \cell_3_5.out_reg [0] ? _01036_ : _01035_;
  assign _01038_ = \cell_2_4.out_reg [3] ? _01037_ : _01034_;
  assign \cell_2_5.f_up  = \cell_2_6.out_reg [2] ? _01038_ : _01031_;
  assign _01039_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_down_reg [1] : \cell_2_5.program_down_reg [0];
  assign _01040_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_down_reg [3] : \cell_2_5.program_down_reg [2];
  assign _01041_ = \cell_3_5.out_reg [0] ? _01040_ : _01039_;
  assign _01042_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_down_reg [5] : \cell_2_5.program_down_reg [4];
  assign _01043_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_down_reg [7] : \cell_2_5.program_down_reg [6];
  assign _01044_ = \cell_3_5.out_reg [0] ? _01043_ : _01042_;
  assign _01045_ = \cell_2_4.out_reg [3] ? _01044_ : _01041_;
  assign _01046_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_down_reg [9] : \cell_2_5.program_down_reg [8];
  assign _01047_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_down_reg [11] : \cell_2_5.program_down_reg [10];
  assign _01048_ = \cell_3_5.out_reg [0] ? _01047_ : _01046_;
  assign _01049_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_down_reg [13] : \cell_2_5.program_down_reg [12];
  assign _01050_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_down_reg [15] : \cell_2_5.program_down_reg [14];
  assign _01051_ = \cell_3_5.out_reg [0] ? _01050_ : _01049_;
  assign _01052_ = \cell_2_4.out_reg [3] ? _01051_ : _01048_;
  assign \cell_2_5.f_down  = \cell_2_6.out_reg [2] ? _01052_ : _01045_;
  assign _01053_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_left_reg [1] : \cell_2_5.program_left_reg [0];
  assign _01054_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_left_reg [3] : \cell_2_5.program_left_reg [2];
  assign _01055_ = \cell_3_5.out_reg [0] ? _01054_ : _01053_;
  assign _01056_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_left_reg [5] : \cell_2_5.program_left_reg [4];
  assign _01057_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_left_reg [7] : \cell_2_5.program_left_reg [6];
  assign _01058_ = \cell_3_5.out_reg [0] ? _01057_ : _01056_;
  assign _01059_ = \cell_2_4.out_reg [3] ? _01058_ : _01055_;
  assign _01060_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_left_reg [9] : \cell_2_5.program_left_reg [8];
  assign _01061_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_left_reg [11] : \cell_2_5.program_left_reg [10];
  assign _01062_ = \cell_3_5.out_reg [0] ? _01061_ : _01060_;
  assign _01063_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_left_reg [13] : \cell_2_5.program_left_reg [12];
  assign _01064_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_left_reg [15] : \cell_2_5.program_left_reg [14];
  assign _01065_ = \cell_3_5.out_reg [0] ? _01064_ : _01063_;
  assign _01066_ = \cell_2_4.out_reg [3] ? _01065_ : _01062_;
  assign \cell_2_5.f_left  = \cell_2_6.out_reg [2] ? _01066_ : _01059_;
  assign _01067_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_right_reg [1] : \cell_2_5.program_right_reg [0];
  assign _01068_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_right_reg [3] : \cell_2_5.program_right_reg [2];
  assign _01069_ = \cell_3_5.out_reg [0] ? _01068_ : _01067_;
  assign _01070_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_right_reg [5] : \cell_2_5.program_right_reg [4];
  assign _01071_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_right_reg [7] : \cell_2_5.program_right_reg [6];
  assign _01072_ = \cell_3_5.out_reg [0] ? _01071_ : _01070_;
  assign _01073_ = \cell_2_4.out_reg [3] ? _01072_ : _01069_;
  assign _01074_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_right_reg [9] : \cell_2_5.program_right_reg [8];
  assign _01075_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_right_reg [11] : \cell_2_5.program_right_reg [10];
  assign _01076_ = \cell_3_5.out_reg [0] ? _01075_ : _01074_;
  assign _01077_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_right_reg [13] : \cell_2_5.program_right_reg [12];
  assign _01078_ = \cell_1_5.out_reg [1] ? \cell_2_5.program_right_reg [15] : \cell_2_5.program_right_reg [14];
  assign _01079_ = \cell_3_5.out_reg [0] ? _01078_ : _01077_;
  assign _01080_ = \cell_2_4.out_reg [3] ? _01079_ : _01076_;
  assign \cell_2_5.f_right  = \cell_2_6.out_reg [2] ? _01080_ : _01073_;
  assign _01081_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_up_reg [1] : \cell_2_6.program_up_reg [0];
  assign _01082_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_up_reg [3] : \cell_2_6.program_up_reg [2];
  assign _01083_ = \cell_3_6.out_reg [0] ? _01082_ : _01081_;
  assign _01084_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_up_reg [5] : \cell_2_6.program_up_reg [4];
  assign _01085_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_up_reg [7] : \cell_2_6.program_up_reg [6];
  assign _01086_ = \cell_3_6.out_reg [0] ? _01085_ : _01084_;
  assign _01087_ = \cell_2_5.out_reg [3] ? _01086_ : _01083_;
  assign _01088_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_up_reg [9] : \cell_2_6.program_up_reg [8];
  assign _01089_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_up_reg [11] : \cell_2_6.program_up_reg [10];
  assign _01090_ = \cell_3_6.out_reg [0] ? _01089_ : _01088_;
  assign _01091_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_up_reg [13] : \cell_2_6.program_up_reg [12];
  assign _01092_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_up_reg [15] : \cell_2_6.program_up_reg [14];
  assign _01093_ = \cell_3_6.out_reg [0] ? _01092_ : _01091_;
  assign _01094_ = \cell_2_5.out_reg [3] ? _01093_ : _01090_;
  assign \cell_2_6.f_up  = \cell_2_7.out_reg [2] ? _01094_ : _01087_;
  assign _01095_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_down_reg [1] : \cell_2_6.program_down_reg [0];
  assign _01096_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_down_reg [3] : \cell_2_6.program_down_reg [2];
  assign _01097_ = \cell_3_6.out_reg [0] ? _01096_ : _01095_;
  assign _01098_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_down_reg [5] : \cell_2_6.program_down_reg [4];
  assign _01099_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_down_reg [7] : \cell_2_6.program_down_reg [6];
  assign _01100_ = \cell_3_6.out_reg [0] ? _01099_ : _01098_;
  assign _01101_ = \cell_2_5.out_reg [3] ? _01100_ : _01097_;
  assign _01102_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_down_reg [9] : \cell_2_6.program_down_reg [8];
  assign _01103_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_down_reg [11] : \cell_2_6.program_down_reg [10];
  assign _01104_ = \cell_3_6.out_reg [0] ? _01103_ : _01102_;
  assign _01105_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_down_reg [13] : \cell_2_6.program_down_reg [12];
  assign _01106_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_down_reg [15] : \cell_2_6.program_down_reg [14];
  assign _01107_ = \cell_3_6.out_reg [0] ? _01106_ : _01105_;
  assign _01108_ = \cell_2_5.out_reg [3] ? _01107_ : _01104_;
  assign \cell_2_6.f_down  = \cell_2_7.out_reg [2] ? _01108_ : _01101_;
  assign _01109_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_left_reg [1] : \cell_2_6.program_left_reg [0];
  assign _01110_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_left_reg [3] : \cell_2_6.program_left_reg [2];
  assign _01111_ = \cell_3_6.out_reg [0] ? _01110_ : _01109_;
  assign _01112_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_left_reg [5] : \cell_2_6.program_left_reg [4];
  assign _01113_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_left_reg [7] : \cell_2_6.program_left_reg [6];
  assign _01114_ = \cell_3_6.out_reg [0] ? _01113_ : _01112_;
  assign _01115_ = \cell_2_5.out_reg [3] ? _01114_ : _01111_;
  assign _01116_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_left_reg [9] : \cell_2_6.program_left_reg [8];
  assign _01117_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_left_reg [11] : \cell_2_6.program_left_reg [10];
  assign _01118_ = \cell_3_6.out_reg [0] ? _01117_ : _01116_;
  assign _01119_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_left_reg [13] : \cell_2_6.program_left_reg [12];
  assign _01120_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_left_reg [15] : \cell_2_6.program_left_reg [14];
  assign _01121_ = \cell_3_6.out_reg [0] ? _01120_ : _01119_;
  assign _01122_ = \cell_2_5.out_reg [3] ? _01121_ : _01118_;
  assign \cell_2_6.f_left  = \cell_2_7.out_reg [2] ? _01122_ : _01115_;
  assign _01123_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_right_reg [1] : \cell_2_6.program_right_reg [0];
  assign _01124_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_right_reg [3] : \cell_2_6.program_right_reg [2];
  assign _01125_ = \cell_3_6.out_reg [0] ? _01124_ : _01123_;
  assign _01126_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_right_reg [5] : \cell_2_6.program_right_reg [4];
  assign _01127_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_right_reg [7] : \cell_2_6.program_right_reg [6];
  assign _01128_ = \cell_3_6.out_reg [0] ? _01127_ : _01126_;
  assign _01129_ = \cell_2_5.out_reg [3] ? _01128_ : _01125_;
  assign _01130_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_right_reg [9] : \cell_2_6.program_right_reg [8];
  assign _01131_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_right_reg [11] : \cell_2_6.program_right_reg [10];
  assign _01132_ = \cell_3_6.out_reg [0] ? _01131_ : _01130_;
  assign _01133_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_right_reg [13] : \cell_2_6.program_right_reg [12];
  assign _01134_ = \cell_1_6.out_reg [1] ? \cell_2_6.program_right_reg [15] : \cell_2_6.program_right_reg [14];
  assign _01135_ = \cell_3_6.out_reg [0] ? _01134_ : _01133_;
  assign _01136_ = \cell_2_5.out_reg [3] ? _01135_ : _01132_;
  assign \cell_2_6.f_right  = \cell_2_7.out_reg [2] ? _01136_ : _01129_;
  assign _01137_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_up_reg [1] : \cell_2_7.program_up_reg [0];
  assign _01138_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_up_reg [3] : \cell_2_7.program_up_reg [2];
  assign _01139_ = \cell_3_7.out_reg [0] ? _01138_ : _01137_;
  assign _01140_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_up_reg [5] : \cell_2_7.program_up_reg [4];
  assign _01141_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_up_reg [7] : \cell_2_7.program_up_reg [6];
  assign _01142_ = \cell_3_7.out_reg [0] ? _01141_ : _01140_;
  assign \cell_2_7.f_up  = \cell_2_6.out_reg [3] ? _01142_ : _01139_;
  assign _01143_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_down_reg [1] : \cell_2_7.program_down_reg [0];
  assign _01144_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_down_reg [3] : \cell_2_7.program_down_reg [2];
  assign _01145_ = \cell_3_7.out_reg [0] ? _01144_ : _01143_;
  assign _01146_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_down_reg [5] : \cell_2_7.program_down_reg [4];
  assign _01147_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_down_reg [7] : \cell_2_7.program_down_reg [6];
  assign _01148_ = \cell_3_7.out_reg [0] ? _01147_ : _01146_;
  assign \cell_2_7.f_down  = \cell_2_6.out_reg [3] ? _01148_ : _01145_;
  assign _01149_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_left_reg [1] : \cell_2_7.program_left_reg [0];
  assign _01150_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_left_reg [3] : \cell_2_7.program_left_reg [2];
  assign _01151_ = \cell_3_7.out_reg [0] ? _01150_ : _01149_;
  assign _01152_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_left_reg [5] : \cell_2_7.program_left_reg [4];
  assign _01153_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_left_reg [7] : \cell_2_7.program_left_reg [6];
  assign _01154_ = \cell_3_7.out_reg [0] ? _01153_ : _01152_;
  assign \cell_2_7.f_left  = \cell_2_6.out_reg [3] ? _01154_ : _01151_;
  assign _01155_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_right_reg [1] : \cell_2_7.program_right_reg [0];
  assign _01156_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_right_reg [3] : \cell_2_7.program_right_reg [2];
  assign _01157_ = \cell_3_7.out_reg [0] ? _01156_ : _01155_;
  assign _01158_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_right_reg [5] : \cell_2_7.program_right_reg [4];
  assign _01159_ = \cell_1_7.out_reg [1] ? \cell_2_7.program_right_reg [7] : \cell_2_7.program_right_reg [6];
  assign _01160_ = \cell_3_7.out_reg [0] ? _01159_ : _01158_;
  assign \cell_2_7.f_right  = \cell_2_6.out_reg [3] ? _01160_ : _01157_;
  assign _01161_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_up_reg [1] : \cell_3_0.program_up_reg [0];
  assign _01162_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_up_reg [3] : \cell_3_0.program_up_reg [2];
  assign _01163_ = \cell_4_0.out_reg [0] ? _01162_ : _01161_;
  assign _01164_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_up_reg [9] : \cell_3_0.program_up_reg [8];
  assign _01165_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_up_reg [11] : \cell_3_0.program_up_reg [10];
  assign _01166_ = \cell_4_0.out_reg [0] ? _01165_ : _01164_;
  assign \cell_3_0.f_up  = \cell_3_1.out_reg [2] ? _01166_ : _01163_;
  assign _01167_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_down_reg [1] : \cell_3_0.program_down_reg [0];
  assign _01168_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_down_reg [3] : \cell_3_0.program_down_reg [2];
  assign _01169_ = \cell_4_0.out_reg [0] ? _01168_ : _01167_;
  assign _01170_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_down_reg [9] : \cell_3_0.program_down_reg [8];
  assign _01171_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_down_reg [11] : \cell_3_0.program_down_reg [10];
  assign _01172_ = \cell_4_0.out_reg [0] ? _01171_ : _01170_;
  assign \cell_3_0.f_down  = \cell_3_1.out_reg [2] ? _01172_ : _01169_;
  assign _01173_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_left_reg [1] : \cell_3_0.program_left_reg [0];
  assign _01174_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_left_reg [3] : \cell_3_0.program_left_reg [2];
  assign _01175_ = \cell_4_0.out_reg [0] ? _01174_ : _01173_;
  assign _01176_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_left_reg [9] : \cell_3_0.program_left_reg [8];
  assign _01177_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_left_reg [11] : \cell_3_0.program_left_reg [10];
  assign _01178_ = \cell_4_0.out_reg [0] ? _01177_ : _01176_;
  assign \cell_3_0.f_left  = \cell_3_1.out_reg [2] ? _01178_ : _01175_;
  assign _01179_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_right_reg [1] : \cell_3_0.program_right_reg [0];
  assign _01180_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_right_reg [3] : \cell_3_0.program_right_reg [2];
  assign _01181_ = \cell_4_0.out_reg [0] ? _01180_ : _01179_;
  assign _01182_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_right_reg [9] : \cell_3_0.program_right_reg [8];
  assign _01183_ = \cell_2_0.out_reg [1] ? \cell_3_0.program_right_reg [11] : \cell_3_0.program_right_reg [10];
  assign _01184_ = \cell_4_0.out_reg [0] ? _01183_ : _01182_;
  assign \cell_3_0.f_right  = \cell_3_1.out_reg [2] ? _01184_ : _01181_;
  assign _01185_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_up_reg [1] : \cell_3_1.program_up_reg [0];
  assign _01186_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_up_reg [3] : \cell_3_1.program_up_reg [2];
  assign _01187_ = \cell_4_1.out_reg [0] ? _01186_ : _01185_;
  assign _01188_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_up_reg [5] : \cell_3_1.program_up_reg [4];
  assign _01189_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_up_reg [7] : \cell_3_1.program_up_reg [6];
  assign _01190_ = \cell_4_1.out_reg [0] ? _01189_ : _01188_;
  assign _01191_ = \cell_3_0.out_reg [3] ? _01190_ : _01187_;
  assign _01192_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_up_reg [9] : \cell_3_1.program_up_reg [8];
  assign _01193_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_up_reg [11] : \cell_3_1.program_up_reg [10];
  assign _01194_ = \cell_4_1.out_reg [0] ? _01193_ : _01192_;
  assign _01195_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_up_reg [13] : \cell_3_1.program_up_reg [12];
  assign _01196_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_up_reg [15] : \cell_3_1.program_up_reg [14];
  assign _01197_ = \cell_4_1.out_reg [0] ? _01196_ : _01195_;
  assign _01198_ = \cell_3_0.out_reg [3] ? _01197_ : _01194_;
  assign \cell_3_1.f_up  = \cell_3_2.out_reg [2] ? _01198_ : _01191_;
  assign _01199_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_down_reg [1] : \cell_3_1.program_down_reg [0];
  assign _01200_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_down_reg [3] : \cell_3_1.program_down_reg [2];
  assign _01201_ = \cell_4_1.out_reg [0] ? _01200_ : _01199_;
  assign _01202_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_down_reg [5] : \cell_3_1.program_down_reg [4];
  assign _01203_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_down_reg [7] : \cell_3_1.program_down_reg [6];
  assign _01204_ = \cell_4_1.out_reg [0] ? _01203_ : _01202_;
  assign _01205_ = \cell_3_0.out_reg [3] ? _01204_ : _01201_;
  assign _01206_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_down_reg [9] : \cell_3_1.program_down_reg [8];
  assign _01207_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_down_reg [11] : \cell_3_1.program_down_reg [10];
  assign _01208_ = \cell_4_1.out_reg [0] ? _01207_ : _01206_;
  assign _01209_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_down_reg [13] : \cell_3_1.program_down_reg [12];
  assign _01210_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_down_reg [15] : \cell_3_1.program_down_reg [14];
  assign _01211_ = \cell_4_1.out_reg [0] ? _01210_ : _01209_;
  assign _01212_ = \cell_3_0.out_reg [3] ? _01211_ : _01208_;
  assign \cell_3_1.f_down  = \cell_3_2.out_reg [2] ? _01212_ : _01205_;
  assign _01213_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_left_reg [1] : \cell_3_1.program_left_reg [0];
  assign _01214_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_left_reg [3] : \cell_3_1.program_left_reg [2];
  assign _01215_ = \cell_4_1.out_reg [0] ? _01214_ : _01213_;
  assign _01216_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_left_reg [5] : \cell_3_1.program_left_reg [4];
  assign _01217_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_left_reg [7] : \cell_3_1.program_left_reg [6];
  assign _01218_ = \cell_4_1.out_reg [0] ? _01217_ : _01216_;
  assign _01219_ = \cell_3_0.out_reg [3] ? _01218_ : _01215_;
  assign _01220_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_left_reg [9] : \cell_3_1.program_left_reg [8];
  assign _01221_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_left_reg [11] : \cell_3_1.program_left_reg [10];
  assign _01222_ = \cell_4_1.out_reg [0] ? _01221_ : _01220_;
  assign _01223_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_left_reg [13] : \cell_3_1.program_left_reg [12];
  assign _01224_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_left_reg [15] : \cell_3_1.program_left_reg [14];
  assign _01225_ = \cell_4_1.out_reg [0] ? _01224_ : _01223_;
  assign _01226_ = \cell_3_0.out_reg [3] ? _01225_ : _01222_;
  assign \cell_3_1.f_left  = \cell_3_2.out_reg [2] ? _01226_ : _01219_;
  assign _01227_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_right_reg [1] : \cell_3_1.program_right_reg [0];
  assign _01228_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_right_reg [3] : \cell_3_1.program_right_reg [2];
  assign _01229_ = \cell_4_1.out_reg [0] ? _01228_ : _01227_;
  assign _01230_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_right_reg [5] : \cell_3_1.program_right_reg [4];
  assign _01231_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_right_reg [7] : \cell_3_1.program_right_reg [6];
  assign _01232_ = \cell_4_1.out_reg [0] ? _01231_ : _01230_;
  assign _01233_ = \cell_3_0.out_reg [3] ? _01232_ : _01229_;
  assign _01234_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_right_reg [9] : \cell_3_1.program_right_reg [8];
  assign _01235_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_right_reg [11] : \cell_3_1.program_right_reg [10];
  assign _01236_ = \cell_4_1.out_reg [0] ? _01235_ : _01234_;
  assign _01237_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_right_reg [13] : \cell_3_1.program_right_reg [12];
  assign _01238_ = \cell_2_1.out_reg [1] ? \cell_3_1.program_right_reg [15] : \cell_3_1.program_right_reg [14];
  assign _01239_ = \cell_4_1.out_reg [0] ? _01238_ : _01237_;
  assign _01240_ = \cell_3_0.out_reg [3] ? _01239_ : _01236_;
  assign \cell_3_1.f_right  = \cell_3_2.out_reg [2] ? _01240_ : _01233_;
  assign _01241_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_up_reg [1] : \cell_3_2.program_up_reg [0];
  assign _01242_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_up_reg [3] : \cell_3_2.program_up_reg [2];
  assign _01243_ = \cell_4_2.out_reg [0] ? _01242_ : _01241_;
  assign _01244_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_up_reg [5] : \cell_3_2.program_up_reg [4];
  assign _01245_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_up_reg [7] : \cell_3_2.program_up_reg [6];
  assign _01246_ = \cell_4_2.out_reg [0] ? _01245_ : _01244_;
  assign _01247_ = \cell_3_1.out_reg [3] ? _01246_ : _01243_;
  assign _01248_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_up_reg [9] : \cell_3_2.program_up_reg [8];
  assign _01249_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_up_reg [11] : \cell_3_2.program_up_reg [10];
  assign _01250_ = \cell_4_2.out_reg [0] ? _01249_ : _01248_;
  assign _01251_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_up_reg [13] : \cell_3_2.program_up_reg [12];
  assign _01252_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_up_reg [15] : \cell_3_2.program_up_reg [14];
  assign _01253_ = \cell_4_2.out_reg [0] ? _01252_ : _01251_;
  assign _01254_ = \cell_3_1.out_reg [3] ? _01253_ : _01250_;
  assign \cell_3_2.f_up  = \cell_3_3.out_reg [2] ? _01254_ : _01247_;
  assign _01255_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_down_reg [1] : \cell_3_2.program_down_reg [0];
  assign _01256_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_down_reg [3] : \cell_3_2.program_down_reg [2];
  assign _01257_ = \cell_4_2.out_reg [0] ? _01256_ : _01255_;
  assign _01258_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_down_reg [5] : \cell_3_2.program_down_reg [4];
  assign _01259_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_down_reg [7] : \cell_3_2.program_down_reg [6];
  assign _01260_ = \cell_4_2.out_reg [0] ? _01259_ : _01258_;
  assign _01261_ = \cell_3_1.out_reg [3] ? _01260_ : _01257_;
  assign _01262_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_down_reg [9] : \cell_3_2.program_down_reg [8];
  assign _01263_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_down_reg [11] : \cell_3_2.program_down_reg [10];
  assign _01264_ = \cell_4_2.out_reg [0] ? _01263_ : _01262_;
  assign _01265_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_down_reg [13] : \cell_3_2.program_down_reg [12];
  assign _01266_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_down_reg [15] : \cell_3_2.program_down_reg [14];
  assign _01267_ = \cell_4_2.out_reg [0] ? _01266_ : _01265_;
  assign _01268_ = \cell_3_1.out_reg [3] ? _01267_ : _01264_;
  assign \cell_3_2.f_down  = \cell_3_3.out_reg [2] ? _01268_ : _01261_;
  assign _01269_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_left_reg [1] : \cell_3_2.program_left_reg [0];
  assign _01270_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_left_reg [3] : \cell_3_2.program_left_reg [2];
  assign _01271_ = \cell_4_2.out_reg [0] ? _01270_ : _01269_;
  assign _01272_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_left_reg [5] : \cell_3_2.program_left_reg [4];
  assign _01273_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_left_reg [7] : \cell_3_2.program_left_reg [6];
  assign _01274_ = \cell_4_2.out_reg [0] ? _01273_ : _01272_;
  assign _01275_ = \cell_3_1.out_reg [3] ? _01274_ : _01271_;
  assign _01276_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_left_reg [9] : \cell_3_2.program_left_reg [8];
  assign _01277_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_left_reg [11] : \cell_3_2.program_left_reg [10];
  assign _01278_ = \cell_4_2.out_reg [0] ? _01277_ : _01276_;
  assign _01279_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_left_reg [13] : \cell_3_2.program_left_reg [12];
  assign _01280_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_left_reg [15] : \cell_3_2.program_left_reg [14];
  assign _01281_ = \cell_4_2.out_reg [0] ? _01280_ : _01279_;
  assign _01282_ = \cell_3_1.out_reg [3] ? _01281_ : _01278_;
  assign \cell_3_2.f_left  = \cell_3_3.out_reg [2] ? _01282_ : _01275_;
  assign _01283_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_right_reg [1] : \cell_3_2.program_right_reg [0];
  assign _01284_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_right_reg [3] : \cell_3_2.program_right_reg [2];
  assign _01285_ = \cell_4_2.out_reg [0] ? _01284_ : _01283_;
  assign _01286_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_right_reg [5] : \cell_3_2.program_right_reg [4];
  assign _01287_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_right_reg [7] : \cell_3_2.program_right_reg [6];
  assign _01288_ = \cell_4_2.out_reg [0] ? _01287_ : _01286_;
  assign _01289_ = \cell_3_1.out_reg [3] ? _01288_ : _01285_;
  assign _01290_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_right_reg [9] : \cell_3_2.program_right_reg [8];
  assign _01291_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_right_reg [11] : \cell_3_2.program_right_reg [10];
  assign _01292_ = \cell_4_2.out_reg [0] ? _01291_ : _01290_;
  assign _01293_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_right_reg [13] : \cell_3_2.program_right_reg [12];
  assign _01294_ = \cell_2_2.out_reg [1] ? \cell_3_2.program_right_reg [15] : \cell_3_2.program_right_reg [14];
  assign _01295_ = \cell_4_2.out_reg [0] ? _01294_ : _01293_;
  assign _01296_ = \cell_3_1.out_reg [3] ? _01295_ : _01292_;
  assign \cell_3_2.f_right  = \cell_3_3.out_reg [2] ? _01296_ : _01289_;
  assign _01297_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_up_reg [1] : \cell_3_3.program_up_reg [0];
  assign _01298_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_up_reg [3] : \cell_3_3.program_up_reg [2];
  assign _01299_ = \cell_4_3.out_reg [0] ? _01298_ : _01297_;
  assign _01300_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_up_reg [5] : \cell_3_3.program_up_reg [4];
  assign _01301_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_up_reg [7] : \cell_3_3.program_up_reg [6];
  assign _01302_ = \cell_4_3.out_reg [0] ? _01301_ : _01300_;
  assign _01303_ = \cell_3_2.out_reg [3] ? _01302_ : _01299_;
  assign _01304_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_up_reg [9] : \cell_3_3.program_up_reg [8];
  assign _01305_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_up_reg [11] : \cell_3_3.program_up_reg [10];
  assign _01306_ = \cell_4_3.out_reg [0] ? _01305_ : _01304_;
  assign _01307_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_up_reg [13] : \cell_3_3.program_up_reg [12];
  assign _01308_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_up_reg [15] : \cell_3_3.program_up_reg [14];
  assign _01309_ = \cell_4_3.out_reg [0] ? _01308_ : _01307_;
  assign _01310_ = \cell_3_2.out_reg [3] ? _01309_ : _01306_;
  assign \cell_3_3.f_up  = \cell_3_4.out_reg [2] ? _01310_ : _01303_;
  assign _01311_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_down_reg [1] : \cell_3_3.program_down_reg [0];
  assign _01312_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_down_reg [3] : \cell_3_3.program_down_reg [2];
  assign _01313_ = \cell_4_3.out_reg [0] ? _01312_ : _01311_;
  assign _01314_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_down_reg [5] : \cell_3_3.program_down_reg [4];
  assign _01315_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_down_reg [7] : \cell_3_3.program_down_reg [6];
  assign _01316_ = \cell_4_3.out_reg [0] ? _01315_ : _01314_;
  assign _01317_ = \cell_3_2.out_reg [3] ? _01316_ : _01313_;
  assign _01318_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_down_reg [9] : \cell_3_3.program_down_reg [8];
  assign _01319_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_down_reg [11] : \cell_3_3.program_down_reg [10];
  assign _01320_ = \cell_4_3.out_reg [0] ? _01319_ : _01318_;
  assign _01321_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_down_reg [13] : \cell_3_3.program_down_reg [12];
  assign _01322_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_down_reg [15] : \cell_3_3.program_down_reg [14];
  assign _01323_ = \cell_4_3.out_reg [0] ? _01322_ : _01321_;
  assign _01324_ = \cell_3_2.out_reg [3] ? _01323_ : _01320_;
  assign \cell_3_3.f_down  = \cell_3_4.out_reg [2] ? _01324_ : _01317_;
  assign _01325_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_left_reg [1] : \cell_3_3.program_left_reg [0];
  assign _01326_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_left_reg [3] : \cell_3_3.program_left_reg [2];
  assign _01327_ = \cell_4_3.out_reg [0] ? _01326_ : _01325_;
  assign _01328_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_left_reg [5] : \cell_3_3.program_left_reg [4];
  assign _01329_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_left_reg [7] : \cell_3_3.program_left_reg [6];
  assign _01330_ = \cell_4_3.out_reg [0] ? _01329_ : _01328_;
  assign _01331_ = \cell_3_2.out_reg [3] ? _01330_ : _01327_;
  assign _01332_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_left_reg [9] : \cell_3_3.program_left_reg [8];
  assign _01333_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_left_reg [11] : \cell_3_3.program_left_reg [10];
  assign _01334_ = \cell_4_3.out_reg [0] ? _01333_ : _01332_;
  assign _01335_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_left_reg [13] : \cell_3_3.program_left_reg [12];
  assign _01336_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_left_reg [15] : \cell_3_3.program_left_reg [14];
  assign _01337_ = \cell_4_3.out_reg [0] ? _01336_ : _01335_;
  assign _01338_ = \cell_3_2.out_reg [3] ? _01337_ : _01334_;
  assign \cell_3_3.f_left  = \cell_3_4.out_reg [2] ? _01338_ : _01331_;
  assign _01339_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_right_reg [1] : \cell_3_3.program_right_reg [0];
  assign _01340_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_right_reg [3] : \cell_3_3.program_right_reg [2];
  assign _01341_ = \cell_4_3.out_reg [0] ? _01340_ : _01339_;
  assign _01342_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_right_reg [5] : \cell_3_3.program_right_reg [4];
  assign _01343_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_right_reg [7] : \cell_3_3.program_right_reg [6];
  assign _01344_ = \cell_4_3.out_reg [0] ? _01343_ : _01342_;
  assign _01345_ = \cell_3_2.out_reg [3] ? _01344_ : _01341_;
  assign _01346_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_right_reg [9] : \cell_3_3.program_right_reg [8];
  assign _01347_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_right_reg [11] : \cell_3_3.program_right_reg [10];
  assign _01348_ = \cell_4_3.out_reg [0] ? _01347_ : _01346_;
  assign _01349_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_right_reg [13] : \cell_3_3.program_right_reg [12];
  assign _01350_ = \cell_2_3.out_reg [1] ? \cell_3_3.program_right_reg [15] : \cell_3_3.program_right_reg [14];
  assign _01351_ = \cell_4_3.out_reg [0] ? _01350_ : _01349_;
  assign _01352_ = \cell_3_2.out_reg [3] ? _01351_ : _01348_;
  assign \cell_3_3.f_right  = \cell_3_4.out_reg [2] ? _01352_ : _01345_;
  assign _01353_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_up_reg [1] : \cell_3_4.program_up_reg [0];
  assign _01354_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_up_reg [3] : \cell_3_4.program_up_reg [2];
  assign _01355_ = \cell_4_4.out_reg [0] ? _01354_ : _01353_;
  assign _01356_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_up_reg [5] : \cell_3_4.program_up_reg [4];
  assign _01357_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_up_reg [7] : \cell_3_4.program_up_reg [6];
  assign _01358_ = \cell_4_4.out_reg [0] ? _01357_ : _01356_;
  assign _01359_ = \cell_3_3.out_reg [3] ? _01358_ : _01355_;
  assign _01360_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_up_reg [9] : \cell_3_4.program_up_reg [8];
  assign _01361_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_up_reg [11] : \cell_3_4.program_up_reg [10];
  assign _01362_ = \cell_4_4.out_reg [0] ? _01361_ : _01360_;
  assign _01363_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_up_reg [13] : \cell_3_4.program_up_reg [12];
  assign _01364_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_up_reg [15] : \cell_3_4.program_up_reg [14];
  assign _01365_ = \cell_4_4.out_reg [0] ? _01364_ : _01363_;
  assign _01366_ = \cell_3_3.out_reg [3] ? _01365_ : _01362_;
  assign \cell_3_4.f_up  = \cell_3_5.out_reg [2] ? _01366_ : _01359_;
  assign _01367_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_down_reg [1] : \cell_3_4.program_down_reg [0];
  assign _01368_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_down_reg [3] : \cell_3_4.program_down_reg [2];
  assign _01369_ = \cell_4_4.out_reg [0] ? _01368_ : _01367_;
  assign _01370_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_down_reg [5] : \cell_3_4.program_down_reg [4];
  assign _01371_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_down_reg [7] : \cell_3_4.program_down_reg [6];
  assign _01372_ = \cell_4_4.out_reg [0] ? _01371_ : _01370_;
  assign _01373_ = \cell_3_3.out_reg [3] ? _01372_ : _01369_;
  assign _01374_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_down_reg [9] : \cell_3_4.program_down_reg [8];
  assign _01375_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_down_reg [11] : \cell_3_4.program_down_reg [10];
  assign _01376_ = \cell_4_4.out_reg [0] ? _01375_ : _01374_;
  assign _01377_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_down_reg [13] : \cell_3_4.program_down_reg [12];
  assign _01378_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_down_reg [15] : \cell_3_4.program_down_reg [14];
  assign _01379_ = \cell_4_4.out_reg [0] ? _01378_ : _01377_;
  assign _01380_ = \cell_3_3.out_reg [3] ? _01379_ : _01376_;
  assign \cell_3_4.f_down  = \cell_3_5.out_reg [2] ? _01380_ : _01373_;
  assign _01381_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_left_reg [1] : \cell_3_4.program_left_reg [0];
  assign _01382_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_left_reg [3] : \cell_3_4.program_left_reg [2];
  assign _01383_ = \cell_4_4.out_reg [0] ? _01382_ : _01381_;
  assign _01384_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_left_reg [5] : \cell_3_4.program_left_reg [4];
  assign _01385_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_left_reg [7] : \cell_3_4.program_left_reg [6];
  assign _01386_ = \cell_4_4.out_reg [0] ? _01385_ : _01384_;
  assign _01387_ = \cell_3_3.out_reg [3] ? _01386_ : _01383_;
  assign _01388_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_left_reg [9] : \cell_3_4.program_left_reg [8];
  assign _01389_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_left_reg [11] : \cell_3_4.program_left_reg [10];
  assign _01390_ = \cell_4_4.out_reg [0] ? _01389_ : _01388_;
  assign _01391_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_left_reg [13] : \cell_3_4.program_left_reg [12];
  assign _01392_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_left_reg [15] : \cell_3_4.program_left_reg [14];
  assign _01393_ = \cell_4_4.out_reg [0] ? _01392_ : _01391_;
  assign _01394_ = \cell_3_3.out_reg [3] ? _01393_ : _01390_;
  assign \cell_3_4.f_left  = \cell_3_5.out_reg [2] ? _01394_ : _01387_;
  assign _01395_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_right_reg [1] : \cell_3_4.program_right_reg [0];
  assign _01396_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_right_reg [3] : \cell_3_4.program_right_reg [2];
  assign _01397_ = \cell_4_4.out_reg [0] ? _01396_ : _01395_;
  assign _01398_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_right_reg [5] : \cell_3_4.program_right_reg [4];
  assign _01399_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_right_reg [7] : \cell_3_4.program_right_reg [6];
  assign _01400_ = \cell_4_4.out_reg [0] ? _01399_ : _01398_;
  assign _01401_ = \cell_3_3.out_reg [3] ? _01400_ : _01397_;
  assign _01402_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_right_reg [9] : \cell_3_4.program_right_reg [8];
  assign _01403_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_right_reg [11] : \cell_3_4.program_right_reg [10];
  assign _01404_ = \cell_4_4.out_reg [0] ? _01403_ : _01402_;
  assign _01405_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_right_reg [13] : \cell_3_4.program_right_reg [12];
  assign _01406_ = \cell_2_4.out_reg [1] ? \cell_3_4.program_right_reg [15] : \cell_3_4.program_right_reg [14];
  assign _01407_ = \cell_4_4.out_reg [0] ? _01406_ : _01405_;
  assign _01408_ = \cell_3_3.out_reg [3] ? _01407_ : _01404_;
  assign \cell_3_4.f_right  = \cell_3_5.out_reg [2] ? _01408_ : _01401_;
  assign _01409_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_up_reg [1] : \cell_3_5.program_up_reg [0];
  assign _01410_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_up_reg [3] : \cell_3_5.program_up_reg [2];
  assign _01411_ = \cell_4_5.out_reg [0] ? _01410_ : _01409_;
  assign _01412_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_up_reg [5] : \cell_3_5.program_up_reg [4];
  assign _01413_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_up_reg [7] : \cell_3_5.program_up_reg [6];
  assign _01414_ = \cell_4_5.out_reg [0] ? _01413_ : _01412_;
  assign _01415_ = \cell_3_4.out_reg [3] ? _01414_ : _01411_;
  assign _01416_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_up_reg [9] : \cell_3_5.program_up_reg [8];
  assign _01417_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_up_reg [11] : \cell_3_5.program_up_reg [10];
  assign _01418_ = \cell_4_5.out_reg [0] ? _01417_ : _01416_;
  assign _01419_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_up_reg [13] : \cell_3_5.program_up_reg [12];
  assign _01420_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_up_reg [15] : \cell_3_5.program_up_reg [14];
  assign _01421_ = \cell_4_5.out_reg [0] ? _01420_ : _01419_;
  assign _01422_ = \cell_3_4.out_reg [3] ? _01421_ : _01418_;
  assign \cell_3_5.f_up  = \cell_3_6.out_reg [2] ? _01422_ : _01415_;
  assign _01423_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_down_reg [1] : \cell_3_5.program_down_reg [0];
  assign _01424_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_down_reg [3] : \cell_3_5.program_down_reg [2];
  assign _01425_ = \cell_4_5.out_reg [0] ? _01424_ : _01423_;
  assign _01426_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_down_reg [5] : \cell_3_5.program_down_reg [4];
  assign _01427_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_down_reg [7] : \cell_3_5.program_down_reg [6];
  assign _01428_ = \cell_4_5.out_reg [0] ? _01427_ : _01426_;
  assign _01429_ = \cell_3_4.out_reg [3] ? _01428_ : _01425_;
  assign _01430_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_down_reg [9] : \cell_3_5.program_down_reg [8];
  assign _01431_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_down_reg [11] : \cell_3_5.program_down_reg [10];
  assign _01432_ = \cell_4_5.out_reg [0] ? _01431_ : _01430_;
  assign _01433_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_down_reg [13] : \cell_3_5.program_down_reg [12];
  assign _01434_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_down_reg [15] : \cell_3_5.program_down_reg [14];
  assign _01435_ = \cell_4_5.out_reg [0] ? _01434_ : _01433_;
  assign _01436_ = \cell_3_4.out_reg [3] ? _01435_ : _01432_;
  assign \cell_3_5.f_down  = \cell_3_6.out_reg [2] ? _01436_ : _01429_;
  assign _01437_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_left_reg [1] : \cell_3_5.program_left_reg [0];
  assign _01438_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_left_reg [3] : \cell_3_5.program_left_reg [2];
  assign _01439_ = \cell_4_5.out_reg [0] ? _01438_ : _01437_;
  assign _01440_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_left_reg [5] : \cell_3_5.program_left_reg [4];
  assign _01441_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_left_reg [7] : \cell_3_5.program_left_reg [6];
  assign _01442_ = \cell_4_5.out_reg [0] ? _01441_ : _01440_;
  assign _01443_ = \cell_3_4.out_reg [3] ? _01442_ : _01439_;
  assign _01444_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_left_reg [9] : \cell_3_5.program_left_reg [8];
  assign _01445_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_left_reg [11] : \cell_3_5.program_left_reg [10];
  assign _01446_ = \cell_4_5.out_reg [0] ? _01445_ : _01444_;
  assign _01447_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_left_reg [13] : \cell_3_5.program_left_reg [12];
  assign _01448_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_left_reg [15] : \cell_3_5.program_left_reg [14];
  assign _01449_ = \cell_4_5.out_reg [0] ? _01448_ : _01447_;
  assign _01450_ = \cell_3_4.out_reg [3] ? _01449_ : _01446_;
  assign \cell_3_5.f_left  = \cell_3_6.out_reg [2] ? _01450_ : _01443_;
  assign _01451_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_right_reg [1] : \cell_3_5.program_right_reg [0];
  assign _01452_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_right_reg [3] : \cell_3_5.program_right_reg [2];
  assign _01453_ = \cell_4_5.out_reg [0] ? _01452_ : _01451_;
  assign _01454_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_right_reg [5] : \cell_3_5.program_right_reg [4];
  assign _01455_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_right_reg [7] : \cell_3_5.program_right_reg [6];
  assign _01456_ = \cell_4_5.out_reg [0] ? _01455_ : _01454_;
  assign _01457_ = \cell_3_4.out_reg [3] ? _01456_ : _01453_;
  assign _01458_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_right_reg [9] : \cell_3_5.program_right_reg [8];
  assign _01459_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_right_reg [11] : \cell_3_5.program_right_reg [10];
  assign _01460_ = \cell_4_5.out_reg [0] ? _01459_ : _01458_;
  assign _01461_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_right_reg [13] : \cell_3_5.program_right_reg [12];
  assign _01462_ = \cell_2_5.out_reg [1] ? \cell_3_5.program_right_reg [15] : \cell_3_5.program_right_reg [14];
  assign _01463_ = \cell_4_5.out_reg [0] ? _01462_ : _01461_;
  assign _01464_ = \cell_3_4.out_reg [3] ? _01463_ : _01460_;
  assign \cell_3_5.f_right  = \cell_3_6.out_reg [2] ? _01464_ : _01457_;
  assign _01465_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_up_reg [1] : \cell_3_6.program_up_reg [0];
  assign _01466_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_up_reg [3] : \cell_3_6.program_up_reg [2];
  assign _01467_ = \cell_4_6.out_reg [0] ? _01466_ : _01465_;
  assign _01468_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_up_reg [5] : \cell_3_6.program_up_reg [4];
  assign _01469_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_up_reg [7] : \cell_3_6.program_up_reg [6];
  assign _01470_ = \cell_4_6.out_reg [0] ? _01469_ : _01468_;
  assign _01471_ = \cell_3_5.out_reg [3] ? _01470_ : _01467_;
  assign _01472_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_up_reg [9] : \cell_3_6.program_up_reg [8];
  assign _01473_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_up_reg [11] : \cell_3_6.program_up_reg [10];
  assign _01474_ = \cell_4_6.out_reg [0] ? _01473_ : _01472_;
  assign _01475_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_up_reg [13] : \cell_3_6.program_up_reg [12];
  assign _01476_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_up_reg [15] : \cell_3_6.program_up_reg [14];
  assign _01477_ = \cell_4_6.out_reg [0] ? _01476_ : _01475_;
  assign _01478_ = \cell_3_5.out_reg [3] ? _01477_ : _01474_;
  assign \cell_3_6.f_up  = \cell_3_7.out_reg [2] ? _01478_ : _01471_;
  assign _01479_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_down_reg [1] : \cell_3_6.program_down_reg [0];
  assign _01480_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_down_reg [3] : \cell_3_6.program_down_reg [2];
  assign _01481_ = \cell_4_6.out_reg [0] ? _01480_ : _01479_;
  assign _01482_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_down_reg [5] : \cell_3_6.program_down_reg [4];
  assign _01483_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_down_reg [7] : \cell_3_6.program_down_reg [6];
  assign _01484_ = \cell_4_6.out_reg [0] ? _01483_ : _01482_;
  assign _01485_ = \cell_3_5.out_reg [3] ? _01484_ : _01481_;
  assign _01486_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_down_reg [9] : \cell_3_6.program_down_reg [8];
  assign _01487_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_down_reg [11] : \cell_3_6.program_down_reg [10];
  assign _01488_ = \cell_4_6.out_reg [0] ? _01487_ : _01486_;
  assign _01489_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_down_reg [13] : \cell_3_6.program_down_reg [12];
  assign _01490_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_down_reg [15] : \cell_3_6.program_down_reg [14];
  assign _01491_ = \cell_4_6.out_reg [0] ? _01490_ : _01489_;
  assign _01492_ = \cell_3_5.out_reg [3] ? _01491_ : _01488_;
  assign \cell_3_6.f_down  = \cell_3_7.out_reg [2] ? _01492_ : _01485_;
  assign _01493_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_left_reg [1] : \cell_3_6.program_left_reg [0];
  assign _01494_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_left_reg [3] : \cell_3_6.program_left_reg [2];
  assign _01495_ = \cell_4_6.out_reg [0] ? _01494_ : _01493_;
  assign _01496_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_left_reg [5] : \cell_3_6.program_left_reg [4];
  assign _01497_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_left_reg [7] : \cell_3_6.program_left_reg [6];
  assign _01498_ = \cell_4_6.out_reg [0] ? _01497_ : _01496_;
  assign _01499_ = \cell_3_5.out_reg [3] ? _01498_ : _01495_;
  assign _01500_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_left_reg [9] : \cell_3_6.program_left_reg [8];
  assign _01501_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_left_reg [11] : \cell_3_6.program_left_reg [10];
  assign _01502_ = \cell_4_6.out_reg [0] ? _01501_ : _01500_;
  assign _01503_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_left_reg [13] : \cell_3_6.program_left_reg [12];
  assign _01504_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_left_reg [15] : \cell_3_6.program_left_reg [14];
  assign _01505_ = \cell_4_6.out_reg [0] ? _01504_ : _01503_;
  assign _01506_ = \cell_3_5.out_reg [3] ? _01505_ : _01502_;
  assign \cell_3_6.f_left  = \cell_3_7.out_reg [2] ? _01506_ : _01499_;
  assign _01507_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_right_reg [1] : \cell_3_6.program_right_reg [0];
  assign _01508_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_right_reg [3] : \cell_3_6.program_right_reg [2];
  assign _01509_ = \cell_4_6.out_reg [0] ? _01508_ : _01507_;
  assign _01510_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_right_reg [5] : \cell_3_6.program_right_reg [4];
  assign _01511_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_right_reg [7] : \cell_3_6.program_right_reg [6];
  assign _01512_ = \cell_4_6.out_reg [0] ? _01511_ : _01510_;
  assign _01513_ = \cell_3_5.out_reg [3] ? _01512_ : _01509_;
  assign _01514_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_right_reg [9] : \cell_3_6.program_right_reg [8];
  assign _01515_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_right_reg [11] : \cell_3_6.program_right_reg [10];
  assign _01516_ = \cell_4_6.out_reg [0] ? _01515_ : _01514_;
  assign _01517_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_right_reg [13] : \cell_3_6.program_right_reg [12];
  assign _01518_ = \cell_2_6.out_reg [1] ? \cell_3_6.program_right_reg [15] : \cell_3_6.program_right_reg [14];
  assign _01519_ = \cell_4_6.out_reg [0] ? _01518_ : _01517_;
  assign _01520_ = \cell_3_5.out_reg [3] ? _01519_ : _01516_;
  assign \cell_3_6.f_right  = \cell_3_7.out_reg [2] ? _01520_ : _01513_;
  assign _01521_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_up_reg [1] : \cell_3_7.program_up_reg [0];
  assign _01522_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_up_reg [3] : \cell_3_7.program_up_reg [2];
  assign _01523_ = \cell_4_7.out_reg [0] ? _01522_ : _01521_;
  assign _01524_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_up_reg [5] : \cell_3_7.program_up_reg [4];
  assign _01525_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_up_reg [7] : \cell_3_7.program_up_reg [6];
  assign _01526_ = \cell_4_7.out_reg [0] ? _01525_ : _01524_;
  assign \cell_3_7.f_up  = \cell_3_6.out_reg [3] ? _01526_ : _01523_;
  assign _01527_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_down_reg [1] : \cell_3_7.program_down_reg [0];
  assign _01528_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_down_reg [3] : \cell_3_7.program_down_reg [2];
  assign _01529_ = \cell_4_7.out_reg [0] ? _01528_ : _01527_;
  assign _01530_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_down_reg [5] : \cell_3_7.program_down_reg [4];
  assign _01531_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_down_reg [7] : \cell_3_7.program_down_reg [6];
  assign _01532_ = \cell_4_7.out_reg [0] ? _01531_ : _01530_;
  assign \cell_3_7.f_down  = \cell_3_6.out_reg [3] ? _01532_ : _01529_;
  assign _01533_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_left_reg [1] : \cell_3_7.program_left_reg [0];
  assign _01534_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_left_reg [3] : \cell_3_7.program_left_reg [2];
  assign _01535_ = \cell_4_7.out_reg [0] ? _01534_ : _01533_;
  assign _01536_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_left_reg [5] : \cell_3_7.program_left_reg [4];
  assign _01537_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_left_reg [7] : \cell_3_7.program_left_reg [6];
  assign _01538_ = \cell_4_7.out_reg [0] ? _01537_ : _01536_;
  assign \cell_3_7.f_left  = \cell_3_6.out_reg [3] ? _01538_ : _01535_;
  assign _01539_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_right_reg [1] : \cell_3_7.program_right_reg [0];
  assign _01540_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_right_reg [3] : \cell_3_7.program_right_reg [2];
  assign _01541_ = \cell_4_7.out_reg [0] ? _01540_ : _01539_;
  assign _01542_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_right_reg [5] : \cell_3_7.program_right_reg [4];
  assign _01543_ = \cell_2_7.out_reg [1] ? \cell_3_7.program_right_reg [7] : \cell_3_7.program_right_reg [6];
  assign _01544_ = \cell_4_7.out_reg [0] ? _01543_ : _01542_;
  assign \cell_3_7.f_right  = \cell_3_6.out_reg [3] ? _01544_ : _01541_;
  assign _01545_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_up_reg [1] : \cell_4_0.program_up_reg [0];
  assign _01546_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_up_reg [3] : \cell_4_0.program_up_reg [2];
  assign _01547_ = \cell_5_0.out_reg [0] ? _01546_ : _01545_;
  assign _01548_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_up_reg [9] : \cell_4_0.program_up_reg [8];
  assign _01549_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_up_reg [11] : \cell_4_0.program_up_reg [10];
  assign _01550_ = \cell_5_0.out_reg [0] ? _01549_ : _01548_;
  assign \cell_4_0.f_up  = \cell_4_1.out_reg [2] ? _01550_ : _01547_;
  assign _01551_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_down_reg [1] : \cell_4_0.program_down_reg [0];
  assign _01552_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_down_reg [3] : \cell_4_0.program_down_reg [2];
  assign _01553_ = \cell_5_0.out_reg [0] ? _01552_ : _01551_;
  assign _01554_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_down_reg [9] : \cell_4_0.program_down_reg [8];
  assign _01555_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_down_reg [11] : \cell_4_0.program_down_reg [10];
  assign _01556_ = \cell_5_0.out_reg [0] ? _01555_ : _01554_;
  assign \cell_4_0.f_down  = \cell_4_1.out_reg [2] ? _01556_ : _01553_;
  assign _01557_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_left_reg [1] : \cell_4_0.program_left_reg [0];
  assign _01558_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_left_reg [3] : \cell_4_0.program_left_reg [2];
  assign _01559_ = \cell_5_0.out_reg [0] ? _01558_ : _01557_;
  assign _01560_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_left_reg [9] : \cell_4_0.program_left_reg [8];
  assign _01561_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_left_reg [11] : \cell_4_0.program_left_reg [10];
  assign _01562_ = \cell_5_0.out_reg [0] ? _01561_ : _01560_;
  assign \cell_4_0.f_left  = \cell_4_1.out_reg [2] ? _01562_ : _01559_;
  assign _01563_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_right_reg [1] : \cell_4_0.program_right_reg [0];
  assign _01564_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_right_reg [3] : \cell_4_0.program_right_reg [2];
  assign _01565_ = \cell_5_0.out_reg [0] ? _01564_ : _01563_;
  assign _01566_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_right_reg [9] : \cell_4_0.program_right_reg [8];
  assign _01567_ = \cell_3_0.out_reg [1] ? \cell_4_0.program_right_reg [11] : \cell_4_0.program_right_reg [10];
  assign _01568_ = \cell_5_0.out_reg [0] ? _01567_ : _01566_;
  assign \cell_4_0.f_right  = \cell_4_1.out_reg [2] ? _01568_ : _01565_;
  assign _01569_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_up_reg [1] : \cell_4_1.program_up_reg [0];
  assign _01570_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_up_reg [3] : \cell_4_1.program_up_reg [2];
  assign _01571_ = \cell_5_1.out_reg [0] ? _01570_ : _01569_;
  assign _01572_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_up_reg [5] : \cell_4_1.program_up_reg [4];
  assign _01573_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_up_reg [7] : \cell_4_1.program_up_reg [6];
  assign _01574_ = \cell_5_1.out_reg [0] ? _01573_ : _01572_;
  assign _01575_ = \cell_4_0.out_reg [3] ? _01574_ : _01571_;
  assign _01576_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_up_reg [9] : \cell_4_1.program_up_reg [8];
  assign _01577_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_up_reg [11] : \cell_4_1.program_up_reg [10];
  assign _01578_ = \cell_5_1.out_reg [0] ? _01577_ : _01576_;
  assign _01579_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_up_reg [13] : \cell_4_1.program_up_reg [12];
  assign _01580_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_up_reg [15] : \cell_4_1.program_up_reg [14];
  assign _01581_ = \cell_5_1.out_reg [0] ? _01580_ : _01579_;
  assign _01582_ = \cell_4_0.out_reg [3] ? _01581_ : _01578_;
  assign \cell_4_1.f_up  = \cell_4_2.out_reg [2] ? _01582_ : _01575_;
  assign _01583_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_down_reg [1] : \cell_4_1.program_down_reg [0];
  assign _01584_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_down_reg [3] : \cell_4_1.program_down_reg [2];
  assign _01585_ = \cell_5_1.out_reg [0] ? _01584_ : _01583_;
  assign _01586_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_down_reg [5] : \cell_4_1.program_down_reg [4];
  assign _01587_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_down_reg [7] : \cell_4_1.program_down_reg [6];
  assign _01588_ = \cell_5_1.out_reg [0] ? _01587_ : _01586_;
  assign _01589_ = \cell_4_0.out_reg [3] ? _01588_ : _01585_;
  assign _01590_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_down_reg [9] : \cell_4_1.program_down_reg [8];
  assign _01591_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_down_reg [11] : \cell_4_1.program_down_reg [10];
  assign _01592_ = \cell_5_1.out_reg [0] ? _01591_ : _01590_;
  assign _01593_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_down_reg [13] : \cell_4_1.program_down_reg [12];
  assign _01594_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_down_reg [15] : \cell_4_1.program_down_reg [14];
  assign _01595_ = \cell_5_1.out_reg [0] ? _01594_ : _01593_;
  assign _01596_ = \cell_4_0.out_reg [3] ? _01595_ : _01592_;
  assign \cell_4_1.f_down  = \cell_4_2.out_reg [2] ? _01596_ : _01589_;
  assign _01597_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_left_reg [1] : \cell_4_1.program_left_reg [0];
  assign _01598_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_left_reg [3] : \cell_4_1.program_left_reg [2];
  assign _01599_ = \cell_5_1.out_reg [0] ? _01598_ : _01597_;
  assign _01600_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_left_reg [5] : \cell_4_1.program_left_reg [4];
  assign _01601_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_left_reg [7] : \cell_4_1.program_left_reg [6];
  assign _01602_ = \cell_5_1.out_reg [0] ? _01601_ : _01600_;
  assign _01603_ = \cell_4_0.out_reg [3] ? _01602_ : _01599_;
  assign _01604_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_left_reg [9] : \cell_4_1.program_left_reg [8];
  assign _01605_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_left_reg [11] : \cell_4_1.program_left_reg [10];
  assign _01606_ = \cell_5_1.out_reg [0] ? _01605_ : _01604_;
  assign _01607_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_left_reg [13] : \cell_4_1.program_left_reg [12];
  assign _01608_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_left_reg [15] : \cell_4_1.program_left_reg [14];
  assign _01609_ = \cell_5_1.out_reg [0] ? _01608_ : _01607_;
  assign _01610_ = \cell_4_0.out_reg [3] ? _01609_ : _01606_;
  assign \cell_4_1.f_left  = \cell_4_2.out_reg [2] ? _01610_ : _01603_;
  assign _01611_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_right_reg [1] : \cell_4_1.program_right_reg [0];
  assign _01612_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_right_reg [3] : \cell_4_1.program_right_reg [2];
  assign _01613_ = \cell_5_1.out_reg [0] ? _01612_ : _01611_;
  assign _01614_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_right_reg [5] : \cell_4_1.program_right_reg [4];
  assign _01615_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_right_reg [7] : \cell_4_1.program_right_reg [6];
  assign _01616_ = \cell_5_1.out_reg [0] ? _01615_ : _01614_;
  assign _01617_ = \cell_4_0.out_reg [3] ? _01616_ : _01613_;
  assign _01618_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_right_reg [9] : \cell_4_1.program_right_reg [8];
  assign _01619_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_right_reg [11] : \cell_4_1.program_right_reg [10];
  assign _01620_ = \cell_5_1.out_reg [0] ? _01619_ : _01618_;
  assign _01621_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_right_reg [13] : \cell_4_1.program_right_reg [12];
  assign _01622_ = \cell_3_1.out_reg [1] ? \cell_4_1.program_right_reg [15] : \cell_4_1.program_right_reg [14];
  assign _01623_ = \cell_5_1.out_reg [0] ? _01622_ : _01621_;
  assign _01624_ = \cell_4_0.out_reg [3] ? _01623_ : _01620_;
  assign \cell_4_1.f_right  = \cell_4_2.out_reg [2] ? _01624_ : _01617_;
  assign _01625_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_up_reg [1] : \cell_4_2.program_up_reg [0];
  assign _01626_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_up_reg [3] : \cell_4_2.program_up_reg [2];
  assign _01627_ = \cell_5_2.out_reg [0] ? _01626_ : _01625_;
  assign _01628_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_up_reg [5] : \cell_4_2.program_up_reg [4];
  assign _01629_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_up_reg [7] : \cell_4_2.program_up_reg [6];
  assign _01630_ = \cell_5_2.out_reg [0] ? _01629_ : _01628_;
  assign _01631_ = \cell_4_1.out_reg [3] ? _01630_ : _01627_;
  assign _01632_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_up_reg [9] : \cell_4_2.program_up_reg [8];
  assign _01633_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_up_reg [11] : \cell_4_2.program_up_reg [10];
  assign _01634_ = \cell_5_2.out_reg [0] ? _01633_ : _01632_;
  assign _01635_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_up_reg [13] : \cell_4_2.program_up_reg [12];
  assign _01636_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_up_reg [15] : \cell_4_2.program_up_reg [14];
  assign _01637_ = \cell_5_2.out_reg [0] ? _01636_ : _01635_;
  assign _01638_ = \cell_4_1.out_reg [3] ? _01637_ : _01634_;
  assign \cell_4_2.f_up  = \cell_4_3.out_reg [2] ? _01638_ : _01631_;
  assign _01639_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_down_reg [1] : \cell_4_2.program_down_reg [0];
  assign _01640_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_down_reg [3] : \cell_4_2.program_down_reg [2];
  assign _01641_ = \cell_5_2.out_reg [0] ? _01640_ : _01639_;
  assign _01642_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_down_reg [5] : \cell_4_2.program_down_reg [4];
  assign _01643_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_down_reg [7] : \cell_4_2.program_down_reg [6];
  assign _01644_ = \cell_5_2.out_reg [0] ? _01643_ : _01642_;
  assign _01645_ = \cell_4_1.out_reg [3] ? _01644_ : _01641_;
  assign _01646_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_down_reg [9] : \cell_4_2.program_down_reg [8];
  assign _01647_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_down_reg [11] : \cell_4_2.program_down_reg [10];
  assign _01648_ = \cell_5_2.out_reg [0] ? _01647_ : _01646_;
  assign _01649_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_down_reg [13] : \cell_4_2.program_down_reg [12];
  assign _01650_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_down_reg [15] : \cell_4_2.program_down_reg [14];
  assign _01651_ = \cell_5_2.out_reg [0] ? _01650_ : _01649_;
  assign _01652_ = \cell_4_1.out_reg [3] ? _01651_ : _01648_;
  assign \cell_4_2.f_down  = \cell_4_3.out_reg [2] ? _01652_ : _01645_;
  assign _01653_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_left_reg [1] : \cell_4_2.program_left_reg [0];
  assign _01654_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_left_reg [3] : \cell_4_2.program_left_reg [2];
  assign _01655_ = \cell_5_2.out_reg [0] ? _01654_ : _01653_;
  assign _01656_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_left_reg [5] : \cell_4_2.program_left_reg [4];
  assign _01657_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_left_reg [7] : \cell_4_2.program_left_reg [6];
  assign _01658_ = \cell_5_2.out_reg [0] ? _01657_ : _01656_;
  assign _01659_ = \cell_4_1.out_reg [3] ? _01658_ : _01655_;
  assign _01660_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_left_reg [9] : \cell_4_2.program_left_reg [8];
  assign _01661_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_left_reg [11] : \cell_4_2.program_left_reg [10];
  assign _01662_ = \cell_5_2.out_reg [0] ? _01661_ : _01660_;
  assign _01663_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_left_reg [13] : \cell_4_2.program_left_reg [12];
  assign _01664_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_left_reg [15] : \cell_4_2.program_left_reg [14];
  assign _01665_ = \cell_5_2.out_reg [0] ? _01664_ : _01663_;
  assign _01666_ = \cell_4_1.out_reg [3] ? _01665_ : _01662_;
  assign \cell_4_2.f_left  = \cell_4_3.out_reg [2] ? _01666_ : _01659_;
  assign _01667_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_right_reg [1] : \cell_4_2.program_right_reg [0];
  assign _01668_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_right_reg [3] : \cell_4_2.program_right_reg [2];
  assign _01669_ = \cell_5_2.out_reg [0] ? _01668_ : _01667_;
  assign _01670_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_right_reg [5] : \cell_4_2.program_right_reg [4];
  assign _01671_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_right_reg [7] : \cell_4_2.program_right_reg [6];
  assign _01672_ = \cell_5_2.out_reg [0] ? _01671_ : _01670_;
  assign _01673_ = \cell_4_1.out_reg [3] ? _01672_ : _01669_;
  assign _01674_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_right_reg [9] : \cell_4_2.program_right_reg [8];
  assign _01675_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_right_reg [11] : \cell_4_2.program_right_reg [10];
  assign _01676_ = \cell_5_2.out_reg [0] ? _01675_ : _01674_;
  assign _01677_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_right_reg [13] : \cell_4_2.program_right_reg [12];
  assign _01678_ = \cell_3_2.out_reg [1] ? \cell_4_2.program_right_reg [15] : \cell_4_2.program_right_reg [14];
  assign _01679_ = \cell_5_2.out_reg [0] ? _01678_ : _01677_;
  assign _01680_ = \cell_4_1.out_reg [3] ? _01679_ : _01676_;
  assign \cell_4_2.f_right  = \cell_4_3.out_reg [2] ? _01680_ : _01673_;
  assign _01681_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_up_reg [1] : \cell_4_3.program_up_reg [0];
  assign _01682_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_up_reg [3] : \cell_4_3.program_up_reg [2];
  assign _01683_ = \cell_5_3.out_reg [0] ? _01682_ : _01681_;
  assign _01684_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_up_reg [5] : \cell_4_3.program_up_reg [4];
  assign _01685_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_up_reg [7] : \cell_4_3.program_up_reg [6];
  assign _01686_ = \cell_5_3.out_reg [0] ? _01685_ : _01684_;
  assign _01687_ = \cell_4_2.out_reg [3] ? _01686_ : _01683_;
  assign _01688_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_up_reg [9] : \cell_4_3.program_up_reg [8];
  assign _01689_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_up_reg [11] : \cell_4_3.program_up_reg [10];
  assign _01690_ = \cell_5_3.out_reg [0] ? _01689_ : _01688_;
  assign _01691_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_up_reg [13] : \cell_4_3.program_up_reg [12];
  assign _01692_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_up_reg [15] : \cell_4_3.program_up_reg [14];
  assign _01693_ = \cell_5_3.out_reg [0] ? _01692_ : _01691_;
  assign _01694_ = \cell_4_2.out_reg [3] ? _01693_ : _01690_;
  assign \cell_4_3.f_up  = \cell_4_4.out_reg [2] ? _01694_ : _01687_;
  assign _01695_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_down_reg [1] : \cell_4_3.program_down_reg [0];
  assign _01696_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_down_reg [3] : \cell_4_3.program_down_reg [2];
  assign _01697_ = \cell_5_3.out_reg [0] ? _01696_ : _01695_;
  assign _01698_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_down_reg [5] : \cell_4_3.program_down_reg [4];
  assign _01699_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_down_reg [7] : \cell_4_3.program_down_reg [6];
  assign _01700_ = \cell_5_3.out_reg [0] ? _01699_ : _01698_;
  assign _01701_ = \cell_4_2.out_reg [3] ? _01700_ : _01697_;
  assign _01702_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_down_reg [9] : \cell_4_3.program_down_reg [8];
  assign _01703_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_down_reg [11] : \cell_4_3.program_down_reg [10];
  assign _01704_ = \cell_5_3.out_reg [0] ? _01703_ : _01702_;
  assign _01705_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_down_reg [13] : \cell_4_3.program_down_reg [12];
  assign _01706_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_down_reg [15] : \cell_4_3.program_down_reg [14];
  assign _01707_ = \cell_5_3.out_reg [0] ? _01706_ : _01705_;
  assign _01708_ = \cell_4_2.out_reg [3] ? _01707_ : _01704_;
  assign \cell_4_3.f_down  = \cell_4_4.out_reg [2] ? _01708_ : _01701_;
  assign _01709_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_left_reg [1] : \cell_4_3.program_left_reg [0];
  assign _01710_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_left_reg [3] : \cell_4_3.program_left_reg [2];
  assign _01711_ = \cell_5_3.out_reg [0] ? _01710_ : _01709_;
  assign _01712_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_left_reg [5] : \cell_4_3.program_left_reg [4];
  assign _01713_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_left_reg [7] : \cell_4_3.program_left_reg [6];
  assign _01714_ = \cell_5_3.out_reg [0] ? _01713_ : _01712_;
  assign _01715_ = \cell_4_2.out_reg [3] ? _01714_ : _01711_;
  assign _01716_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_left_reg [9] : \cell_4_3.program_left_reg [8];
  assign _01717_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_left_reg [11] : \cell_4_3.program_left_reg [10];
  assign _01718_ = \cell_5_3.out_reg [0] ? _01717_ : _01716_;
  assign _01719_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_left_reg [13] : \cell_4_3.program_left_reg [12];
  assign _01720_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_left_reg [15] : \cell_4_3.program_left_reg [14];
  assign _01721_ = \cell_5_3.out_reg [0] ? _01720_ : _01719_;
  assign _01722_ = \cell_4_2.out_reg [3] ? _01721_ : _01718_;
  assign \cell_4_3.f_left  = \cell_4_4.out_reg [2] ? _01722_ : _01715_;
  assign _01723_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_right_reg [1] : \cell_4_3.program_right_reg [0];
  assign _01724_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_right_reg [3] : \cell_4_3.program_right_reg [2];
  assign _01725_ = \cell_5_3.out_reg [0] ? _01724_ : _01723_;
  assign _01726_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_right_reg [5] : \cell_4_3.program_right_reg [4];
  assign _01727_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_right_reg [7] : \cell_4_3.program_right_reg [6];
  assign _01728_ = \cell_5_3.out_reg [0] ? _01727_ : _01726_;
  assign _01729_ = \cell_4_2.out_reg [3] ? _01728_ : _01725_;
  assign _01730_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_right_reg [9] : \cell_4_3.program_right_reg [8];
  assign _01731_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_right_reg [11] : \cell_4_3.program_right_reg [10];
  assign _01732_ = \cell_5_3.out_reg [0] ? _01731_ : _01730_;
  assign _01733_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_right_reg [13] : \cell_4_3.program_right_reg [12];
  assign _01734_ = \cell_3_3.out_reg [1] ? \cell_4_3.program_right_reg [15] : \cell_4_3.program_right_reg [14];
  assign _01735_ = \cell_5_3.out_reg [0] ? _01734_ : _01733_;
  assign _01736_ = \cell_4_2.out_reg [3] ? _01735_ : _01732_;
  assign \cell_4_3.f_right  = \cell_4_4.out_reg [2] ? _01736_ : _01729_;
  assign _01737_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_up_reg [1] : \cell_4_4.program_up_reg [0];
  assign _01738_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_up_reg [3] : \cell_4_4.program_up_reg [2];
  assign _01739_ = \cell_5_4.out_reg [0] ? _01738_ : _01737_;
  assign _01740_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_up_reg [5] : \cell_4_4.program_up_reg [4];
  assign _01741_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_up_reg [7] : \cell_4_4.program_up_reg [6];
  assign _01742_ = \cell_5_4.out_reg [0] ? _01741_ : _01740_;
  assign _01743_ = \cell_4_3.out_reg [3] ? _01742_ : _01739_;
  assign _01744_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_up_reg [9] : \cell_4_4.program_up_reg [8];
  assign _01745_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_up_reg [11] : \cell_4_4.program_up_reg [10];
  assign _01746_ = \cell_5_4.out_reg [0] ? _01745_ : _01744_;
  assign _01747_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_up_reg [13] : \cell_4_4.program_up_reg [12];
  assign _01748_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_up_reg [15] : \cell_4_4.program_up_reg [14];
  assign _01749_ = \cell_5_4.out_reg [0] ? _01748_ : _01747_;
  assign _01750_ = \cell_4_3.out_reg [3] ? _01749_ : _01746_;
  assign \cell_4_4.f_up  = \cell_4_5.out_reg [2] ? _01750_ : _01743_;
  assign _01751_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_down_reg [1] : \cell_4_4.program_down_reg [0];
  assign _01752_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_down_reg [3] : \cell_4_4.program_down_reg [2];
  assign _01753_ = \cell_5_4.out_reg [0] ? _01752_ : _01751_;
  assign _01754_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_down_reg [5] : \cell_4_4.program_down_reg [4];
  assign _01755_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_down_reg [7] : \cell_4_4.program_down_reg [6];
  assign _01756_ = \cell_5_4.out_reg [0] ? _01755_ : _01754_;
  assign _01757_ = \cell_4_3.out_reg [3] ? _01756_ : _01753_;
  assign _01758_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_down_reg [9] : \cell_4_4.program_down_reg [8];
  assign _01759_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_down_reg [11] : \cell_4_4.program_down_reg [10];
  assign _01760_ = \cell_5_4.out_reg [0] ? _01759_ : _01758_;
  assign _01761_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_down_reg [13] : \cell_4_4.program_down_reg [12];
  assign _01762_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_down_reg [15] : \cell_4_4.program_down_reg [14];
  assign _01763_ = \cell_5_4.out_reg [0] ? _01762_ : _01761_;
  assign _01764_ = \cell_4_3.out_reg [3] ? _01763_ : _01760_;
  assign \cell_4_4.f_down  = \cell_4_5.out_reg [2] ? _01764_ : _01757_;
  assign _01765_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_left_reg [1] : \cell_4_4.program_left_reg [0];
  assign _01766_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_left_reg [3] : \cell_4_4.program_left_reg [2];
  assign _01767_ = \cell_5_4.out_reg [0] ? _01766_ : _01765_;
  assign _01768_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_left_reg [5] : \cell_4_4.program_left_reg [4];
  assign _01769_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_left_reg [7] : \cell_4_4.program_left_reg [6];
  assign _01770_ = \cell_5_4.out_reg [0] ? _01769_ : _01768_;
  assign _01771_ = \cell_4_3.out_reg [3] ? _01770_ : _01767_;
  assign _01772_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_left_reg [9] : \cell_4_4.program_left_reg [8];
  assign _01773_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_left_reg [11] : \cell_4_4.program_left_reg [10];
  assign _01774_ = \cell_5_4.out_reg [0] ? _01773_ : _01772_;
  assign _01775_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_left_reg [13] : \cell_4_4.program_left_reg [12];
  assign _01776_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_left_reg [15] : \cell_4_4.program_left_reg [14];
  assign _01777_ = \cell_5_4.out_reg [0] ? _01776_ : _01775_;
  assign _01778_ = \cell_4_3.out_reg [3] ? _01777_ : _01774_;
  assign \cell_4_4.f_left  = \cell_4_5.out_reg [2] ? _01778_ : _01771_;
  assign _01779_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_right_reg [1] : \cell_4_4.program_right_reg [0];
  assign _01780_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_right_reg [3] : \cell_4_4.program_right_reg [2];
  assign _01781_ = \cell_5_4.out_reg [0] ? _01780_ : _01779_;
  assign _01782_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_right_reg [5] : \cell_4_4.program_right_reg [4];
  assign _01783_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_right_reg [7] : \cell_4_4.program_right_reg [6];
  assign _01784_ = \cell_5_4.out_reg [0] ? _01783_ : _01782_;
  assign _01785_ = \cell_4_3.out_reg [3] ? _01784_ : _01781_;
  assign _01786_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_right_reg [9] : \cell_4_4.program_right_reg [8];
  assign _01787_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_right_reg [11] : \cell_4_4.program_right_reg [10];
  assign _01788_ = \cell_5_4.out_reg [0] ? _01787_ : _01786_;
  assign _01789_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_right_reg [13] : \cell_4_4.program_right_reg [12];
  assign _01790_ = \cell_3_4.out_reg [1] ? \cell_4_4.program_right_reg [15] : \cell_4_4.program_right_reg [14];
  assign _01791_ = \cell_5_4.out_reg [0] ? _01790_ : _01789_;
  assign _01792_ = \cell_4_3.out_reg [3] ? _01791_ : _01788_;
  assign \cell_4_4.f_right  = \cell_4_5.out_reg [2] ? _01792_ : _01785_;
  assign _01793_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_up_reg [1] : \cell_4_5.program_up_reg [0];
  assign _01794_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_up_reg [3] : \cell_4_5.program_up_reg [2];
  assign _01795_ = \cell_5_5.out_reg [0] ? _01794_ : _01793_;
  assign _01796_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_up_reg [5] : \cell_4_5.program_up_reg [4];
  assign _01797_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_up_reg [7] : \cell_4_5.program_up_reg [6];
  assign _01798_ = \cell_5_5.out_reg [0] ? _01797_ : _01796_;
  assign _01799_ = \cell_4_4.out_reg [3] ? _01798_ : _01795_;
  assign _01800_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_up_reg [9] : \cell_4_5.program_up_reg [8];
  assign _01801_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_up_reg [11] : \cell_4_5.program_up_reg [10];
  assign _01802_ = \cell_5_5.out_reg [0] ? _01801_ : _01800_;
  assign _01803_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_up_reg [13] : \cell_4_5.program_up_reg [12];
  assign _01804_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_up_reg [15] : \cell_4_5.program_up_reg [14];
  assign _01805_ = \cell_5_5.out_reg [0] ? _01804_ : _01803_;
  assign _01806_ = \cell_4_4.out_reg [3] ? _01805_ : _01802_;
  assign \cell_4_5.f_up  = \cell_4_6.out_reg [2] ? _01806_ : _01799_;
  assign _01807_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_down_reg [1] : \cell_4_5.program_down_reg [0];
  assign _01808_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_down_reg [3] : \cell_4_5.program_down_reg [2];
  assign _01809_ = \cell_5_5.out_reg [0] ? _01808_ : _01807_;
  assign _01810_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_down_reg [5] : \cell_4_5.program_down_reg [4];
  assign _01811_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_down_reg [7] : \cell_4_5.program_down_reg [6];
  assign _01812_ = \cell_5_5.out_reg [0] ? _01811_ : _01810_;
  assign _01813_ = \cell_4_4.out_reg [3] ? _01812_ : _01809_;
  assign _01814_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_down_reg [9] : \cell_4_5.program_down_reg [8];
  assign _01815_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_down_reg [11] : \cell_4_5.program_down_reg [10];
  assign _01816_ = \cell_5_5.out_reg [0] ? _01815_ : _01814_;
  assign _01817_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_down_reg [13] : \cell_4_5.program_down_reg [12];
  assign _01818_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_down_reg [15] : \cell_4_5.program_down_reg [14];
  assign _01819_ = \cell_5_5.out_reg [0] ? _01818_ : _01817_;
  assign _01820_ = \cell_4_4.out_reg [3] ? _01819_ : _01816_;
  assign \cell_4_5.f_down  = \cell_4_6.out_reg [2] ? _01820_ : _01813_;
  assign _01821_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_left_reg [1] : \cell_4_5.program_left_reg [0];
  assign _01822_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_left_reg [3] : \cell_4_5.program_left_reg [2];
  assign _01823_ = \cell_5_5.out_reg [0] ? _01822_ : _01821_;
  assign _01824_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_left_reg [5] : \cell_4_5.program_left_reg [4];
  assign _01825_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_left_reg [7] : \cell_4_5.program_left_reg [6];
  assign _01826_ = \cell_5_5.out_reg [0] ? _01825_ : _01824_;
  assign _01827_ = \cell_4_4.out_reg [3] ? _01826_ : _01823_;
  assign _01828_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_left_reg [9] : \cell_4_5.program_left_reg [8];
  assign _01829_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_left_reg [11] : \cell_4_5.program_left_reg [10];
  assign _01830_ = \cell_5_5.out_reg [0] ? _01829_ : _01828_;
  assign _01831_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_left_reg [13] : \cell_4_5.program_left_reg [12];
  assign _01832_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_left_reg [15] : \cell_4_5.program_left_reg [14];
  assign _01833_ = \cell_5_5.out_reg [0] ? _01832_ : _01831_;
  assign _01834_ = \cell_4_4.out_reg [3] ? _01833_ : _01830_;
  assign \cell_4_5.f_left  = \cell_4_6.out_reg [2] ? _01834_ : _01827_;
  assign _01835_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_right_reg [1] : \cell_4_5.program_right_reg [0];
  assign _01836_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_right_reg [3] : \cell_4_5.program_right_reg [2];
  assign _01837_ = \cell_5_5.out_reg [0] ? _01836_ : _01835_;
  assign _01838_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_right_reg [5] : \cell_4_5.program_right_reg [4];
  assign _01839_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_right_reg [7] : \cell_4_5.program_right_reg [6];
  assign _01840_ = \cell_5_5.out_reg [0] ? _01839_ : _01838_;
  assign _01841_ = \cell_4_4.out_reg [3] ? _01840_ : _01837_;
  assign _01842_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_right_reg [9] : \cell_4_5.program_right_reg [8];
  assign _01843_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_right_reg [11] : \cell_4_5.program_right_reg [10];
  assign _01844_ = \cell_5_5.out_reg [0] ? _01843_ : _01842_;
  assign _01845_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_right_reg [13] : \cell_4_5.program_right_reg [12];
  assign _01846_ = \cell_3_5.out_reg [1] ? \cell_4_5.program_right_reg [15] : \cell_4_5.program_right_reg [14];
  assign _01847_ = \cell_5_5.out_reg [0] ? _01846_ : _01845_;
  assign _01848_ = \cell_4_4.out_reg [3] ? _01847_ : _01844_;
  assign \cell_4_5.f_right  = \cell_4_6.out_reg [2] ? _01848_ : _01841_;
  assign _01849_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_up_reg [1] : \cell_4_6.program_up_reg [0];
  assign _01850_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_up_reg [3] : \cell_4_6.program_up_reg [2];
  assign _01851_ = \cell_5_6.out_reg [0] ? _01850_ : _01849_;
  assign _01852_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_up_reg [5] : \cell_4_6.program_up_reg [4];
  assign _01853_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_up_reg [7] : \cell_4_6.program_up_reg [6];
  assign _01854_ = \cell_5_6.out_reg [0] ? _01853_ : _01852_;
  assign _01855_ = \cell_4_5.out_reg [3] ? _01854_ : _01851_;
  assign _01856_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_up_reg [9] : \cell_4_6.program_up_reg [8];
  assign _01857_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_up_reg [11] : \cell_4_6.program_up_reg [10];
  assign _01858_ = \cell_5_6.out_reg [0] ? _01857_ : _01856_;
  assign _01859_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_up_reg [13] : \cell_4_6.program_up_reg [12];
  assign _01860_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_up_reg [15] : \cell_4_6.program_up_reg [14];
  assign _01861_ = \cell_5_6.out_reg [0] ? _01860_ : _01859_;
  assign _01862_ = \cell_4_5.out_reg [3] ? _01861_ : _01858_;
  assign \cell_4_6.f_up  = \cell_4_7.out_reg [2] ? _01862_ : _01855_;
  assign _01863_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_down_reg [1] : \cell_4_6.program_down_reg [0];
  assign _01864_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_down_reg [3] : \cell_4_6.program_down_reg [2];
  assign _01865_ = \cell_5_6.out_reg [0] ? _01864_ : _01863_;
  assign _01866_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_down_reg [5] : \cell_4_6.program_down_reg [4];
  assign _01867_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_down_reg [7] : \cell_4_6.program_down_reg [6];
  assign _01868_ = \cell_5_6.out_reg [0] ? _01867_ : _01866_;
  assign _01869_ = \cell_4_5.out_reg [3] ? _01868_ : _01865_;
  assign _01870_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_down_reg [9] : \cell_4_6.program_down_reg [8];
  assign _01871_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_down_reg [11] : \cell_4_6.program_down_reg [10];
  assign _01872_ = \cell_5_6.out_reg [0] ? _01871_ : _01870_;
  assign _01873_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_down_reg [13] : \cell_4_6.program_down_reg [12];
  assign _01874_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_down_reg [15] : \cell_4_6.program_down_reg [14];
  assign _01875_ = \cell_5_6.out_reg [0] ? _01874_ : _01873_;
  assign _01876_ = \cell_4_5.out_reg [3] ? _01875_ : _01872_;
  assign \cell_4_6.f_down  = \cell_4_7.out_reg [2] ? _01876_ : _01869_;
  assign _01877_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_left_reg [1] : \cell_4_6.program_left_reg [0];
  assign _01878_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_left_reg [3] : \cell_4_6.program_left_reg [2];
  assign _01879_ = \cell_5_6.out_reg [0] ? _01878_ : _01877_;
  assign _01880_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_left_reg [5] : \cell_4_6.program_left_reg [4];
  assign _01881_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_left_reg [7] : \cell_4_6.program_left_reg [6];
  assign _01882_ = \cell_5_6.out_reg [0] ? _01881_ : _01880_;
  assign _01883_ = \cell_4_5.out_reg [3] ? _01882_ : _01879_;
  assign _01884_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_left_reg [9] : \cell_4_6.program_left_reg [8];
  assign _01885_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_left_reg [11] : \cell_4_6.program_left_reg [10];
  assign _01886_ = \cell_5_6.out_reg [0] ? _01885_ : _01884_;
  assign _01887_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_left_reg [13] : \cell_4_6.program_left_reg [12];
  assign _01888_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_left_reg [15] : \cell_4_6.program_left_reg [14];
  assign _01889_ = \cell_5_6.out_reg [0] ? _01888_ : _01887_;
  assign _01890_ = \cell_4_5.out_reg [3] ? _01889_ : _01886_;
  assign \cell_4_6.f_left  = \cell_4_7.out_reg [2] ? _01890_ : _01883_;
  assign _01891_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_right_reg [1] : \cell_4_6.program_right_reg [0];
  assign _01892_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_right_reg [3] : \cell_4_6.program_right_reg [2];
  assign _01893_ = \cell_5_6.out_reg [0] ? _01892_ : _01891_;
  assign _01894_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_right_reg [5] : \cell_4_6.program_right_reg [4];
  assign _01895_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_right_reg [7] : \cell_4_6.program_right_reg [6];
  assign _01896_ = \cell_5_6.out_reg [0] ? _01895_ : _01894_;
  assign _01897_ = \cell_4_5.out_reg [3] ? _01896_ : _01893_;
  assign _01898_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_right_reg [9] : \cell_4_6.program_right_reg [8];
  assign _01899_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_right_reg [11] : \cell_4_6.program_right_reg [10];
  assign _01900_ = \cell_5_6.out_reg [0] ? _01899_ : _01898_;
  assign _01901_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_right_reg [13] : \cell_4_6.program_right_reg [12];
  assign _01902_ = \cell_3_6.out_reg [1] ? \cell_4_6.program_right_reg [15] : \cell_4_6.program_right_reg [14];
  assign _01903_ = \cell_5_6.out_reg [0] ? _01902_ : _01901_;
  assign _01904_ = \cell_4_5.out_reg [3] ? _01903_ : _01900_;
  assign \cell_4_6.f_right  = \cell_4_7.out_reg [2] ? _01904_ : _01897_;
  assign _01905_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_up_reg [1] : \cell_4_7.program_up_reg [0];
  assign _01906_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_up_reg [3] : \cell_4_7.program_up_reg [2];
  assign _01907_ = \cell_5_7.out_reg [0] ? _01906_ : _01905_;
  assign _01908_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_up_reg [5] : \cell_4_7.program_up_reg [4];
  assign _01909_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_up_reg [7] : \cell_4_7.program_up_reg [6];
  assign _01910_ = \cell_5_7.out_reg [0] ? _01909_ : _01908_;
  assign \cell_4_7.f_up  = \cell_4_6.out_reg [3] ? _01910_ : _01907_;
  assign _01911_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_down_reg [1] : \cell_4_7.program_down_reg [0];
  assign _01912_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_down_reg [3] : \cell_4_7.program_down_reg [2];
  assign _01913_ = \cell_5_7.out_reg [0] ? _01912_ : _01911_;
  assign _01914_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_down_reg [5] : \cell_4_7.program_down_reg [4];
  assign _01915_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_down_reg [7] : \cell_4_7.program_down_reg [6];
  assign _01916_ = \cell_5_7.out_reg [0] ? _01915_ : _01914_;
  assign \cell_4_7.f_down  = \cell_4_6.out_reg [3] ? _01916_ : _01913_;
  assign _01917_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_left_reg [1] : \cell_4_7.program_left_reg [0];
  assign _01918_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_left_reg [3] : \cell_4_7.program_left_reg [2];
  assign _01919_ = \cell_5_7.out_reg [0] ? _01918_ : _01917_;
  assign _01920_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_left_reg [5] : \cell_4_7.program_left_reg [4];
  assign _01921_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_left_reg [7] : \cell_4_7.program_left_reg [6];
  assign _01922_ = \cell_5_7.out_reg [0] ? _01921_ : _01920_;
  assign \cell_4_7.f_left  = \cell_4_6.out_reg [3] ? _01922_ : _01919_;
  assign _01923_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_right_reg [1] : \cell_4_7.program_right_reg [0];
  assign _01924_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_right_reg [3] : \cell_4_7.program_right_reg [2];
  assign _01925_ = \cell_5_7.out_reg [0] ? _01924_ : _01923_;
  assign _01926_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_right_reg [5] : \cell_4_7.program_right_reg [4];
  assign _01927_ = \cell_3_7.out_reg [1] ? \cell_4_7.program_right_reg [7] : \cell_4_7.program_right_reg [6];
  assign _01928_ = \cell_5_7.out_reg [0] ? _01927_ : _01926_;
  assign \cell_4_7.f_right  = \cell_4_6.out_reg [3] ? _01928_ : _01925_;
  assign _01929_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_up_reg [1] : \cell_5_0.program_up_reg [0];
  assign _01930_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_up_reg [3] : \cell_5_0.program_up_reg [2];
  assign _01931_ = \cell_6_0.out_reg [0] ? _01930_ : _01929_;
  assign _01932_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_up_reg [9] : \cell_5_0.program_up_reg [8];
  assign _01933_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_up_reg [11] : \cell_5_0.program_up_reg [10];
  assign _01934_ = \cell_6_0.out_reg [0] ? _01933_ : _01932_;
  assign \cell_5_0.f_up  = \cell_5_1.out_reg [2] ? _01934_ : _01931_;
  assign _01935_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_down_reg [1] : \cell_5_0.program_down_reg [0];
  assign _01936_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_down_reg [3] : \cell_5_0.program_down_reg [2];
  assign _01937_ = \cell_6_0.out_reg [0] ? _01936_ : _01935_;
  assign _01938_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_down_reg [9] : \cell_5_0.program_down_reg [8];
  assign _01939_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_down_reg [11] : \cell_5_0.program_down_reg [10];
  assign _01940_ = \cell_6_0.out_reg [0] ? _01939_ : _01938_;
  assign \cell_5_0.f_down  = \cell_5_1.out_reg [2] ? _01940_ : _01937_;
  assign _01941_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_left_reg [1] : \cell_5_0.program_left_reg [0];
  assign _01942_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_left_reg [3] : \cell_5_0.program_left_reg [2];
  assign _01943_ = \cell_6_0.out_reg [0] ? _01942_ : _01941_;
  assign _01944_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_left_reg [9] : \cell_5_0.program_left_reg [8];
  assign _01945_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_left_reg [11] : \cell_5_0.program_left_reg [10];
  assign _01946_ = \cell_6_0.out_reg [0] ? _01945_ : _01944_;
  assign \cell_5_0.f_left  = \cell_5_1.out_reg [2] ? _01946_ : _01943_;
  assign _01947_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_right_reg [1] : \cell_5_0.program_right_reg [0];
  assign _01948_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_right_reg [3] : \cell_5_0.program_right_reg [2];
  assign _01949_ = \cell_6_0.out_reg [0] ? _01948_ : _01947_;
  assign _01950_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_right_reg [9] : \cell_5_0.program_right_reg [8];
  assign _01951_ = \cell_4_0.out_reg [1] ? \cell_5_0.program_right_reg [11] : \cell_5_0.program_right_reg [10];
  assign _01952_ = \cell_6_0.out_reg [0] ? _01951_ : _01950_;
  assign \cell_5_0.f_right  = \cell_5_1.out_reg [2] ? _01952_ : _01949_;
  assign _01953_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_up_reg [1] : \cell_5_1.program_up_reg [0];
  assign _01954_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_up_reg [3] : \cell_5_1.program_up_reg [2];
  assign _01955_ = \cell_6_1.out_reg [0] ? _01954_ : _01953_;
  assign _01956_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_up_reg [5] : \cell_5_1.program_up_reg [4];
  assign _01957_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_up_reg [7] : \cell_5_1.program_up_reg [6];
  assign _01958_ = \cell_6_1.out_reg [0] ? _01957_ : _01956_;
  assign _01959_ = \cell_5_0.out_reg [3] ? _01958_ : _01955_;
  assign _01960_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_up_reg [9] : \cell_5_1.program_up_reg [8];
  assign _01961_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_up_reg [11] : \cell_5_1.program_up_reg [10];
  assign _01962_ = \cell_6_1.out_reg [0] ? _01961_ : _01960_;
  assign _01963_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_up_reg [13] : \cell_5_1.program_up_reg [12];
  assign _01964_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_up_reg [15] : \cell_5_1.program_up_reg [14];
  assign _01965_ = \cell_6_1.out_reg [0] ? _01964_ : _01963_;
  assign _01966_ = \cell_5_0.out_reg [3] ? _01965_ : _01962_;
  assign \cell_5_1.f_up  = \cell_5_2.out_reg [2] ? _01966_ : _01959_;
  assign _01967_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_down_reg [1] : \cell_5_1.program_down_reg [0];
  assign _01968_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_down_reg [3] : \cell_5_1.program_down_reg [2];
  assign _01969_ = \cell_6_1.out_reg [0] ? _01968_ : _01967_;
  assign _01970_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_down_reg [5] : \cell_5_1.program_down_reg [4];
  assign _01971_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_down_reg [7] : \cell_5_1.program_down_reg [6];
  assign _01972_ = \cell_6_1.out_reg [0] ? _01971_ : _01970_;
  assign _01973_ = \cell_5_0.out_reg [3] ? _01972_ : _01969_;
  assign _01974_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_down_reg [9] : \cell_5_1.program_down_reg [8];
  assign _01975_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_down_reg [11] : \cell_5_1.program_down_reg [10];
  assign _01976_ = \cell_6_1.out_reg [0] ? _01975_ : _01974_;
  assign _01977_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_down_reg [13] : \cell_5_1.program_down_reg [12];
  assign _01978_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_down_reg [15] : \cell_5_1.program_down_reg [14];
  assign _01979_ = \cell_6_1.out_reg [0] ? _01978_ : _01977_;
  assign _01980_ = \cell_5_0.out_reg [3] ? _01979_ : _01976_;
  assign \cell_5_1.f_down  = \cell_5_2.out_reg [2] ? _01980_ : _01973_;
  assign _01981_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_left_reg [1] : \cell_5_1.program_left_reg [0];
  assign _01982_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_left_reg [3] : \cell_5_1.program_left_reg [2];
  assign _01983_ = \cell_6_1.out_reg [0] ? _01982_ : _01981_;
  assign _01984_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_left_reg [5] : \cell_5_1.program_left_reg [4];
  assign _01985_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_left_reg [7] : \cell_5_1.program_left_reg [6];
  assign _01986_ = \cell_6_1.out_reg [0] ? _01985_ : _01984_;
  assign _01987_ = \cell_5_0.out_reg [3] ? _01986_ : _01983_;
  assign _01988_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_left_reg [9] : \cell_5_1.program_left_reg [8];
  assign _01989_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_left_reg [11] : \cell_5_1.program_left_reg [10];
  assign _01990_ = \cell_6_1.out_reg [0] ? _01989_ : _01988_;
  assign _01991_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_left_reg [13] : \cell_5_1.program_left_reg [12];
  assign _01992_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_left_reg [15] : \cell_5_1.program_left_reg [14];
  assign _01993_ = \cell_6_1.out_reg [0] ? _01992_ : _01991_;
  assign _01994_ = \cell_5_0.out_reg [3] ? _01993_ : _01990_;
  assign \cell_5_1.f_left  = \cell_5_2.out_reg [2] ? _01994_ : _01987_;
  assign _01995_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_right_reg [1] : \cell_5_1.program_right_reg [0];
  assign _01996_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_right_reg [3] : \cell_5_1.program_right_reg [2];
  assign _01997_ = \cell_6_1.out_reg [0] ? _01996_ : _01995_;
  assign _01998_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_right_reg [5] : \cell_5_1.program_right_reg [4];
  assign _01999_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_right_reg [7] : \cell_5_1.program_right_reg [6];
  assign _02000_ = \cell_6_1.out_reg [0] ? _01999_ : _01998_;
  assign _02001_ = \cell_5_0.out_reg [3] ? _02000_ : _01997_;
  assign _02002_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_right_reg [9] : \cell_5_1.program_right_reg [8];
  assign _02003_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_right_reg [11] : \cell_5_1.program_right_reg [10];
  assign _02004_ = \cell_6_1.out_reg [0] ? _02003_ : _02002_;
  assign _02005_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_right_reg [13] : \cell_5_1.program_right_reg [12];
  assign _02006_ = \cell_4_1.out_reg [1] ? \cell_5_1.program_right_reg [15] : \cell_5_1.program_right_reg [14];
  assign _02007_ = \cell_6_1.out_reg [0] ? _02006_ : _02005_;
  assign _02008_ = \cell_5_0.out_reg [3] ? _02007_ : _02004_;
  assign \cell_5_1.f_right  = \cell_5_2.out_reg [2] ? _02008_ : _02001_;
  assign _02009_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_up_reg [1] : \cell_5_2.program_up_reg [0];
  assign _02010_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_up_reg [3] : \cell_5_2.program_up_reg [2];
  assign _02011_ = \cell_6_2.out_reg [0] ? _02010_ : _02009_;
  assign _02012_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_up_reg [5] : \cell_5_2.program_up_reg [4];
  assign _02013_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_up_reg [7] : \cell_5_2.program_up_reg [6];
  assign _02014_ = \cell_6_2.out_reg [0] ? _02013_ : _02012_;
  assign _02015_ = \cell_5_1.out_reg [3] ? _02014_ : _02011_;
  assign _02016_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_up_reg [9] : \cell_5_2.program_up_reg [8];
  assign _02017_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_up_reg [11] : \cell_5_2.program_up_reg [10];
  assign _02018_ = \cell_6_2.out_reg [0] ? _02017_ : _02016_;
  assign _02019_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_up_reg [13] : \cell_5_2.program_up_reg [12];
  assign _02020_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_up_reg [15] : \cell_5_2.program_up_reg [14];
  assign _02021_ = \cell_6_2.out_reg [0] ? _02020_ : _02019_;
  assign _02022_ = \cell_5_1.out_reg [3] ? _02021_ : _02018_;
  assign \cell_5_2.f_up  = \cell_5_3.out_reg [2] ? _02022_ : _02015_;
  assign _02023_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_down_reg [1] : \cell_5_2.program_down_reg [0];
  assign _02024_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_down_reg [3] : \cell_5_2.program_down_reg [2];
  assign _02025_ = \cell_6_2.out_reg [0] ? _02024_ : _02023_;
  assign _02026_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_down_reg [5] : \cell_5_2.program_down_reg [4];
  assign _02027_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_down_reg [7] : \cell_5_2.program_down_reg [6];
  assign _02028_ = \cell_6_2.out_reg [0] ? _02027_ : _02026_;
  assign _02029_ = \cell_5_1.out_reg [3] ? _02028_ : _02025_;
  assign _02030_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_down_reg [9] : \cell_5_2.program_down_reg [8];
  assign _02031_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_down_reg [11] : \cell_5_2.program_down_reg [10];
  assign _02032_ = \cell_6_2.out_reg [0] ? _02031_ : _02030_;
  assign _02033_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_down_reg [13] : \cell_5_2.program_down_reg [12];
  assign _02034_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_down_reg [15] : \cell_5_2.program_down_reg [14];
  assign _02035_ = \cell_6_2.out_reg [0] ? _02034_ : _02033_;
  assign _02036_ = \cell_5_1.out_reg [3] ? _02035_ : _02032_;
  assign \cell_5_2.f_down  = \cell_5_3.out_reg [2] ? _02036_ : _02029_;
  assign _02037_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_left_reg [1] : \cell_5_2.program_left_reg [0];
  assign _02038_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_left_reg [3] : \cell_5_2.program_left_reg [2];
  assign _02039_ = \cell_6_2.out_reg [0] ? _02038_ : _02037_;
  assign _02040_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_left_reg [5] : \cell_5_2.program_left_reg [4];
  assign _02041_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_left_reg [7] : \cell_5_2.program_left_reg [6];
  assign _02042_ = \cell_6_2.out_reg [0] ? _02041_ : _02040_;
  assign _02043_ = \cell_5_1.out_reg [3] ? _02042_ : _02039_;
  assign _02044_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_left_reg [9] : \cell_5_2.program_left_reg [8];
  assign _02045_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_left_reg [11] : \cell_5_2.program_left_reg [10];
  assign _02046_ = \cell_6_2.out_reg [0] ? _02045_ : _02044_;
  assign _02047_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_left_reg [13] : \cell_5_2.program_left_reg [12];
  assign _02048_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_left_reg [15] : \cell_5_2.program_left_reg [14];
  assign _02049_ = \cell_6_2.out_reg [0] ? _02048_ : _02047_;
  assign _02050_ = \cell_5_1.out_reg [3] ? _02049_ : _02046_;
  assign \cell_5_2.f_left  = \cell_5_3.out_reg [2] ? _02050_ : _02043_;
  assign _02051_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_right_reg [1] : \cell_5_2.program_right_reg [0];
  assign _02052_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_right_reg [3] : \cell_5_2.program_right_reg [2];
  assign _02053_ = \cell_6_2.out_reg [0] ? _02052_ : _02051_;
  assign _02054_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_right_reg [5] : \cell_5_2.program_right_reg [4];
  assign _02055_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_right_reg [7] : \cell_5_2.program_right_reg [6];
  assign _02056_ = \cell_6_2.out_reg [0] ? _02055_ : _02054_;
  assign _02057_ = \cell_5_1.out_reg [3] ? _02056_ : _02053_;
  assign _02058_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_right_reg [9] : \cell_5_2.program_right_reg [8];
  assign _02059_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_right_reg [11] : \cell_5_2.program_right_reg [10];
  assign _02060_ = \cell_6_2.out_reg [0] ? _02059_ : _02058_;
  assign _02061_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_right_reg [13] : \cell_5_2.program_right_reg [12];
  assign _02062_ = \cell_4_2.out_reg [1] ? \cell_5_2.program_right_reg [15] : \cell_5_2.program_right_reg [14];
  assign _02063_ = \cell_6_2.out_reg [0] ? _02062_ : _02061_;
  assign _02064_ = \cell_5_1.out_reg [3] ? _02063_ : _02060_;
  assign \cell_5_2.f_right  = \cell_5_3.out_reg [2] ? _02064_ : _02057_;
  assign _02065_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_up_reg [1] : \cell_5_3.program_up_reg [0];
  assign _02066_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_up_reg [3] : \cell_5_3.program_up_reg [2];
  assign _02067_ = \cell_6_3.out_reg [0] ? _02066_ : _02065_;
  assign _02068_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_up_reg [5] : \cell_5_3.program_up_reg [4];
  assign _02069_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_up_reg [7] : \cell_5_3.program_up_reg [6];
  assign _02070_ = \cell_6_3.out_reg [0] ? _02069_ : _02068_;
  assign _02071_ = \cell_5_2.out_reg [3] ? _02070_ : _02067_;
  assign _02072_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_up_reg [9] : \cell_5_3.program_up_reg [8];
  assign _02073_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_up_reg [11] : \cell_5_3.program_up_reg [10];
  assign _02074_ = \cell_6_3.out_reg [0] ? _02073_ : _02072_;
  assign _02075_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_up_reg [13] : \cell_5_3.program_up_reg [12];
  assign _02076_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_up_reg [15] : \cell_5_3.program_up_reg [14];
  assign _02077_ = \cell_6_3.out_reg [0] ? _02076_ : _02075_;
  assign _02078_ = \cell_5_2.out_reg [3] ? _02077_ : _02074_;
  assign \cell_5_3.f_up  = \cell_5_4.out_reg [2] ? _02078_ : _02071_;
  assign _02079_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_down_reg [1] : \cell_5_3.program_down_reg [0];
  assign _02080_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_down_reg [3] : \cell_5_3.program_down_reg [2];
  assign _02081_ = \cell_6_3.out_reg [0] ? _02080_ : _02079_;
  assign _02082_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_down_reg [5] : \cell_5_3.program_down_reg [4];
  assign _02083_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_down_reg [7] : \cell_5_3.program_down_reg [6];
  assign _02084_ = \cell_6_3.out_reg [0] ? _02083_ : _02082_;
  assign _02085_ = \cell_5_2.out_reg [3] ? _02084_ : _02081_;
  assign _02086_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_down_reg [9] : \cell_5_3.program_down_reg [8];
  assign _02087_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_down_reg [11] : \cell_5_3.program_down_reg [10];
  assign _02088_ = \cell_6_3.out_reg [0] ? _02087_ : _02086_;
  assign _02089_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_down_reg [13] : \cell_5_3.program_down_reg [12];
  assign _02090_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_down_reg [15] : \cell_5_3.program_down_reg [14];
  assign _02091_ = \cell_6_3.out_reg [0] ? _02090_ : _02089_;
  assign _02092_ = \cell_5_2.out_reg [3] ? _02091_ : _02088_;
  assign \cell_5_3.f_down  = \cell_5_4.out_reg [2] ? _02092_ : _02085_;
  assign _02093_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_left_reg [1] : \cell_5_3.program_left_reg [0];
  assign _02094_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_left_reg [3] : \cell_5_3.program_left_reg [2];
  assign _02095_ = \cell_6_3.out_reg [0] ? _02094_ : _02093_;
  assign _02096_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_left_reg [5] : \cell_5_3.program_left_reg [4];
  assign _02097_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_left_reg [7] : \cell_5_3.program_left_reg [6];
  assign _02098_ = \cell_6_3.out_reg [0] ? _02097_ : _02096_;
  assign _02099_ = \cell_5_2.out_reg [3] ? _02098_ : _02095_;
  assign _02100_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_left_reg [9] : \cell_5_3.program_left_reg [8];
  assign _02101_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_left_reg [11] : \cell_5_3.program_left_reg [10];
  assign _02102_ = \cell_6_3.out_reg [0] ? _02101_ : _02100_;
  assign _02103_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_left_reg [13] : \cell_5_3.program_left_reg [12];
  assign _02104_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_left_reg [15] : \cell_5_3.program_left_reg [14];
  assign _02105_ = \cell_6_3.out_reg [0] ? _02104_ : _02103_;
  assign _02106_ = \cell_5_2.out_reg [3] ? _02105_ : _02102_;
  assign \cell_5_3.f_left  = \cell_5_4.out_reg [2] ? _02106_ : _02099_;
  assign _02107_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_right_reg [1] : \cell_5_3.program_right_reg [0];
  assign _02108_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_right_reg [3] : \cell_5_3.program_right_reg [2];
  assign _02109_ = \cell_6_3.out_reg [0] ? _02108_ : _02107_;
  assign _02110_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_right_reg [5] : \cell_5_3.program_right_reg [4];
  assign _02111_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_right_reg [7] : \cell_5_3.program_right_reg [6];
  assign _02112_ = \cell_6_3.out_reg [0] ? _02111_ : _02110_;
  assign _02113_ = \cell_5_2.out_reg [3] ? _02112_ : _02109_;
  assign _02114_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_right_reg [9] : \cell_5_3.program_right_reg [8];
  assign _02115_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_right_reg [11] : \cell_5_3.program_right_reg [10];
  assign _02116_ = \cell_6_3.out_reg [0] ? _02115_ : _02114_;
  assign _02117_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_right_reg [13] : \cell_5_3.program_right_reg [12];
  assign _02118_ = \cell_4_3.out_reg [1] ? \cell_5_3.program_right_reg [15] : \cell_5_3.program_right_reg [14];
  assign _02119_ = \cell_6_3.out_reg [0] ? _02118_ : _02117_;
  assign _02120_ = \cell_5_2.out_reg [3] ? _02119_ : _02116_;
  assign \cell_5_3.f_right  = \cell_5_4.out_reg [2] ? _02120_ : _02113_;
  assign _02121_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_up_reg [1] : \cell_5_4.program_up_reg [0];
  assign _02122_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_up_reg [3] : \cell_5_4.program_up_reg [2];
  assign _02123_ = \cell_6_4.out_reg [0] ? _02122_ : _02121_;
  assign _02124_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_up_reg [5] : \cell_5_4.program_up_reg [4];
  assign _02125_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_up_reg [7] : \cell_5_4.program_up_reg [6];
  assign _02126_ = \cell_6_4.out_reg [0] ? _02125_ : _02124_;
  assign _02127_ = \cell_5_3.out_reg [3] ? _02126_ : _02123_;
  assign _02128_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_up_reg [9] : \cell_5_4.program_up_reg [8];
  assign _02129_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_up_reg [11] : \cell_5_4.program_up_reg [10];
  assign _02130_ = \cell_6_4.out_reg [0] ? _02129_ : _02128_;
  assign _02131_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_up_reg [13] : \cell_5_4.program_up_reg [12];
  assign _02132_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_up_reg [15] : \cell_5_4.program_up_reg [14];
  assign _02133_ = \cell_6_4.out_reg [0] ? _02132_ : _02131_;
  assign _02134_ = \cell_5_3.out_reg [3] ? _02133_ : _02130_;
  assign \cell_5_4.f_up  = \cell_5_5.out_reg [2] ? _02134_ : _02127_;
  assign _02135_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_down_reg [1] : \cell_5_4.program_down_reg [0];
  assign _02136_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_down_reg [3] : \cell_5_4.program_down_reg [2];
  assign _02137_ = \cell_6_4.out_reg [0] ? _02136_ : _02135_;
  assign _02138_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_down_reg [5] : \cell_5_4.program_down_reg [4];
  assign _02139_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_down_reg [7] : \cell_5_4.program_down_reg [6];
  assign _02140_ = \cell_6_4.out_reg [0] ? _02139_ : _02138_;
  assign _02141_ = \cell_5_3.out_reg [3] ? _02140_ : _02137_;
  assign _02142_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_down_reg [9] : \cell_5_4.program_down_reg [8];
  assign _02143_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_down_reg [11] : \cell_5_4.program_down_reg [10];
  assign _02144_ = \cell_6_4.out_reg [0] ? _02143_ : _02142_;
  assign _02145_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_down_reg [13] : \cell_5_4.program_down_reg [12];
  assign _02146_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_down_reg [15] : \cell_5_4.program_down_reg [14];
  assign _02147_ = \cell_6_4.out_reg [0] ? _02146_ : _02145_;
  assign _02148_ = \cell_5_3.out_reg [3] ? _02147_ : _02144_;
  assign \cell_5_4.f_down  = \cell_5_5.out_reg [2] ? _02148_ : _02141_;
  assign _02149_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_left_reg [1] : \cell_5_4.program_left_reg [0];
  assign _02150_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_left_reg [3] : \cell_5_4.program_left_reg [2];
  assign _02151_ = \cell_6_4.out_reg [0] ? _02150_ : _02149_;
  assign _02152_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_left_reg [5] : \cell_5_4.program_left_reg [4];
  assign _02153_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_left_reg [7] : \cell_5_4.program_left_reg [6];
  assign _02154_ = \cell_6_4.out_reg [0] ? _02153_ : _02152_;
  assign _02155_ = \cell_5_3.out_reg [3] ? _02154_ : _02151_;
  assign _02156_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_left_reg [9] : \cell_5_4.program_left_reg [8];
  assign _02157_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_left_reg [11] : \cell_5_4.program_left_reg [10];
  assign _02158_ = \cell_6_4.out_reg [0] ? _02157_ : _02156_;
  assign _02159_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_left_reg [13] : \cell_5_4.program_left_reg [12];
  assign _02160_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_left_reg [15] : \cell_5_4.program_left_reg [14];
  assign _02161_ = \cell_6_4.out_reg [0] ? _02160_ : _02159_;
  assign _02162_ = \cell_5_3.out_reg [3] ? _02161_ : _02158_;
  assign \cell_5_4.f_left  = \cell_5_5.out_reg [2] ? _02162_ : _02155_;
  assign _02163_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_right_reg [1] : \cell_5_4.program_right_reg [0];
  assign _02164_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_right_reg [3] : \cell_5_4.program_right_reg [2];
  assign _02165_ = \cell_6_4.out_reg [0] ? _02164_ : _02163_;
  assign _02166_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_right_reg [5] : \cell_5_4.program_right_reg [4];
  assign _02167_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_right_reg [7] : \cell_5_4.program_right_reg [6];
  assign _02168_ = \cell_6_4.out_reg [0] ? _02167_ : _02166_;
  assign _02169_ = \cell_5_3.out_reg [3] ? _02168_ : _02165_;
  assign _02170_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_right_reg [9] : \cell_5_4.program_right_reg [8];
  assign _02171_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_right_reg [11] : \cell_5_4.program_right_reg [10];
  assign _02172_ = \cell_6_4.out_reg [0] ? _02171_ : _02170_;
  assign _02173_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_right_reg [13] : \cell_5_4.program_right_reg [12];
  assign _02174_ = \cell_4_4.out_reg [1] ? \cell_5_4.program_right_reg [15] : \cell_5_4.program_right_reg [14];
  assign _02175_ = \cell_6_4.out_reg [0] ? _02174_ : _02173_;
  assign _02176_ = \cell_5_3.out_reg [3] ? _02175_ : _02172_;
  assign \cell_5_4.f_right  = \cell_5_5.out_reg [2] ? _02176_ : _02169_;
  assign _02177_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_up_reg [1] : \cell_5_5.program_up_reg [0];
  assign _02178_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_up_reg [3] : \cell_5_5.program_up_reg [2];
  assign _02179_ = \cell_6_5.out_reg [0] ? _02178_ : _02177_;
  assign _02180_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_up_reg [5] : \cell_5_5.program_up_reg [4];
  assign _02181_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_up_reg [7] : \cell_5_5.program_up_reg [6];
  assign _02182_ = \cell_6_5.out_reg [0] ? _02181_ : _02180_;
  assign _02183_ = \cell_5_4.out_reg [3] ? _02182_ : _02179_;
  assign _02184_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_up_reg [9] : \cell_5_5.program_up_reg [8];
  assign _02185_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_up_reg [11] : \cell_5_5.program_up_reg [10];
  assign _02186_ = \cell_6_5.out_reg [0] ? _02185_ : _02184_;
  assign _02187_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_up_reg [13] : \cell_5_5.program_up_reg [12];
  assign _02188_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_up_reg [15] : \cell_5_5.program_up_reg [14];
  assign _02189_ = \cell_6_5.out_reg [0] ? _02188_ : _02187_;
  assign _02190_ = \cell_5_4.out_reg [3] ? _02189_ : _02186_;
  assign \cell_5_5.f_up  = \cell_5_6.out_reg [2] ? _02190_ : _02183_;
  assign _02191_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_down_reg [1] : \cell_5_5.program_down_reg [0];
  assign _02192_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_down_reg [3] : \cell_5_5.program_down_reg [2];
  assign _02193_ = \cell_6_5.out_reg [0] ? _02192_ : _02191_;
  assign _02194_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_down_reg [5] : \cell_5_5.program_down_reg [4];
  assign _02195_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_down_reg [7] : \cell_5_5.program_down_reg [6];
  assign _02196_ = \cell_6_5.out_reg [0] ? _02195_ : _02194_;
  assign _02197_ = \cell_5_4.out_reg [3] ? _02196_ : _02193_;
  assign _02198_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_down_reg [9] : \cell_5_5.program_down_reg [8];
  assign _02199_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_down_reg [11] : \cell_5_5.program_down_reg [10];
  assign _02200_ = \cell_6_5.out_reg [0] ? _02199_ : _02198_;
  assign _02201_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_down_reg [13] : \cell_5_5.program_down_reg [12];
  assign _02202_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_down_reg [15] : \cell_5_5.program_down_reg [14];
  assign _02203_ = \cell_6_5.out_reg [0] ? _02202_ : _02201_;
  assign _02204_ = \cell_5_4.out_reg [3] ? _02203_ : _02200_;
  assign \cell_5_5.f_down  = \cell_5_6.out_reg [2] ? _02204_ : _02197_;
  assign _02205_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_left_reg [1] : \cell_5_5.program_left_reg [0];
  assign _02206_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_left_reg [3] : \cell_5_5.program_left_reg [2];
  assign _02207_ = \cell_6_5.out_reg [0] ? _02206_ : _02205_;
  assign _02208_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_left_reg [5] : \cell_5_5.program_left_reg [4];
  assign _02209_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_left_reg [7] : \cell_5_5.program_left_reg [6];
  assign _02210_ = \cell_6_5.out_reg [0] ? _02209_ : _02208_;
  assign _02211_ = \cell_5_4.out_reg [3] ? _02210_ : _02207_;
  assign _02212_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_left_reg [9] : \cell_5_5.program_left_reg [8];
  assign _02213_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_left_reg [11] : \cell_5_5.program_left_reg [10];
  assign _02214_ = \cell_6_5.out_reg [0] ? _02213_ : _02212_;
  assign _02215_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_left_reg [13] : \cell_5_5.program_left_reg [12];
  assign _02216_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_left_reg [15] : \cell_5_5.program_left_reg [14];
  assign _02217_ = \cell_6_5.out_reg [0] ? _02216_ : _02215_;
  assign _02218_ = \cell_5_4.out_reg [3] ? _02217_ : _02214_;
  assign \cell_5_5.f_left  = \cell_5_6.out_reg [2] ? _02218_ : _02211_;
  assign _02219_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_right_reg [1] : \cell_5_5.program_right_reg [0];
  assign _02220_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_right_reg [3] : \cell_5_5.program_right_reg [2];
  assign _02221_ = \cell_6_5.out_reg [0] ? _02220_ : _02219_;
  assign _02222_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_right_reg [5] : \cell_5_5.program_right_reg [4];
  assign _02223_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_right_reg [7] : \cell_5_5.program_right_reg [6];
  assign _02224_ = \cell_6_5.out_reg [0] ? _02223_ : _02222_;
  assign _02225_ = \cell_5_4.out_reg [3] ? _02224_ : _02221_;
  assign _02226_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_right_reg [9] : \cell_5_5.program_right_reg [8];
  assign _02227_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_right_reg [11] : \cell_5_5.program_right_reg [10];
  assign _02228_ = \cell_6_5.out_reg [0] ? _02227_ : _02226_;
  assign _02229_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_right_reg [13] : \cell_5_5.program_right_reg [12];
  assign _02230_ = \cell_4_5.out_reg [1] ? \cell_5_5.program_right_reg [15] : \cell_5_5.program_right_reg [14];
  assign _02231_ = \cell_6_5.out_reg [0] ? _02230_ : _02229_;
  assign _02232_ = \cell_5_4.out_reg [3] ? _02231_ : _02228_;
  assign \cell_5_5.f_right  = \cell_5_6.out_reg [2] ? _02232_ : _02225_;
  assign _02233_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_up_reg [1] : \cell_5_6.program_up_reg [0];
  assign _02234_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_up_reg [3] : \cell_5_6.program_up_reg [2];
  assign _02235_ = \cell_6_6.out_reg [0] ? _02234_ : _02233_;
  assign _02236_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_up_reg [5] : \cell_5_6.program_up_reg [4];
  assign _02237_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_up_reg [7] : \cell_5_6.program_up_reg [6];
  assign _02238_ = \cell_6_6.out_reg [0] ? _02237_ : _02236_;
  assign _02239_ = \cell_5_5.out_reg [3] ? _02238_ : _02235_;
  assign _02240_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_up_reg [9] : \cell_5_6.program_up_reg [8];
  assign _02241_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_up_reg [11] : \cell_5_6.program_up_reg [10];
  assign _02242_ = \cell_6_6.out_reg [0] ? _02241_ : _02240_;
  assign _02243_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_up_reg [13] : \cell_5_6.program_up_reg [12];
  assign _02244_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_up_reg [15] : \cell_5_6.program_up_reg [14];
  assign _02245_ = \cell_6_6.out_reg [0] ? _02244_ : _02243_;
  assign _02246_ = \cell_5_5.out_reg [3] ? _02245_ : _02242_;
  assign \cell_5_6.f_up  = \cell_5_7.out_reg [2] ? _02246_ : _02239_;
  assign _02247_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_down_reg [1] : \cell_5_6.program_down_reg [0];
  assign _02248_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_down_reg [3] : \cell_5_6.program_down_reg [2];
  assign _02249_ = \cell_6_6.out_reg [0] ? _02248_ : _02247_;
  assign _02250_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_down_reg [5] : \cell_5_6.program_down_reg [4];
  assign _02251_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_down_reg [7] : \cell_5_6.program_down_reg [6];
  assign _02252_ = \cell_6_6.out_reg [0] ? _02251_ : _02250_;
  assign _02253_ = \cell_5_5.out_reg [3] ? _02252_ : _02249_;
  assign _02254_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_down_reg [9] : \cell_5_6.program_down_reg [8];
  assign _02255_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_down_reg [11] : \cell_5_6.program_down_reg [10];
  assign _02256_ = \cell_6_6.out_reg [0] ? _02255_ : _02254_;
  assign _02257_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_down_reg [13] : \cell_5_6.program_down_reg [12];
  assign _02258_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_down_reg [15] : \cell_5_6.program_down_reg [14];
  assign _02259_ = \cell_6_6.out_reg [0] ? _02258_ : _02257_;
  assign _02260_ = \cell_5_5.out_reg [3] ? _02259_ : _02256_;
  assign \cell_5_6.f_down  = \cell_5_7.out_reg [2] ? _02260_ : _02253_;
  assign _02261_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_left_reg [1] : \cell_5_6.program_left_reg [0];
  assign _02262_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_left_reg [3] : \cell_5_6.program_left_reg [2];
  assign _02263_ = \cell_6_6.out_reg [0] ? _02262_ : _02261_;
  assign _02264_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_left_reg [5] : \cell_5_6.program_left_reg [4];
  assign _02265_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_left_reg [7] : \cell_5_6.program_left_reg [6];
  assign _02266_ = \cell_6_6.out_reg [0] ? _02265_ : _02264_;
  assign _02267_ = \cell_5_5.out_reg [3] ? _02266_ : _02263_;
  assign _02268_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_left_reg [9] : \cell_5_6.program_left_reg [8];
  assign _02269_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_left_reg [11] : \cell_5_6.program_left_reg [10];
  assign _02270_ = \cell_6_6.out_reg [0] ? _02269_ : _02268_;
  assign _02271_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_left_reg [13] : \cell_5_6.program_left_reg [12];
  assign _02272_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_left_reg [15] : \cell_5_6.program_left_reg [14];
  assign _02273_ = \cell_6_6.out_reg [0] ? _02272_ : _02271_;
  assign _02274_ = \cell_5_5.out_reg [3] ? _02273_ : _02270_;
  assign \cell_5_6.f_left  = \cell_5_7.out_reg [2] ? _02274_ : _02267_;
  assign _02275_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_right_reg [1] : \cell_5_6.program_right_reg [0];
  assign _02276_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_right_reg [3] : \cell_5_6.program_right_reg [2];
  assign _02277_ = \cell_6_6.out_reg [0] ? _02276_ : _02275_;
  assign _02278_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_right_reg [5] : \cell_5_6.program_right_reg [4];
  assign _02279_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_right_reg [7] : \cell_5_6.program_right_reg [6];
  assign _02280_ = \cell_6_6.out_reg [0] ? _02279_ : _02278_;
  assign _02281_ = \cell_5_5.out_reg [3] ? _02280_ : _02277_;
  assign _02282_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_right_reg [9] : \cell_5_6.program_right_reg [8];
  assign _02283_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_right_reg [11] : \cell_5_6.program_right_reg [10];
  assign _02284_ = \cell_6_6.out_reg [0] ? _02283_ : _02282_;
  assign _02285_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_right_reg [13] : \cell_5_6.program_right_reg [12];
  assign _02286_ = \cell_4_6.out_reg [1] ? \cell_5_6.program_right_reg [15] : \cell_5_6.program_right_reg [14];
  assign _02287_ = \cell_6_6.out_reg [0] ? _02286_ : _02285_;
  assign _02288_ = \cell_5_5.out_reg [3] ? _02287_ : _02284_;
  assign \cell_5_6.f_right  = \cell_5_7.out_reg [2] ? _02288_ : _02281_;
  assign _02289_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_up_reg [1] : \cell_5_7.program_up_reg [0];
  assign _02290_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_up_reg [3] : \cell_5_7.program_up_reg [2];
  assign _02291_ = \cell_6_7.out_reg [0] ? _02290_ : _02289_;
  assign _02292_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_up_reg [5] : \cell_5_7.program_up_reg [4];
  assign _02293_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_up_reg [7] : \cell_5_7.program_up_reg [6];
  assign _02294_ = \cell_6_7.out_reg [0] ? _02293_ : _02292_;
  assign \cell_5_7.f_up  = \cell_5_6.out_reg [3] ? _02294_ : _02291_;
  assign _02295_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_down_reg [1] : \cell_5_7.program_down_reg [0];
  assign _02296_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_down_reg [3] : \cell_5_7.program_down_reg [2];
  assign _02297_ = \cell_6_7.out_reg [0] ? _02296_ : _02295_;
  assign _02298_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_down_reg [5] : \cell_5_7.program_down_reg [4];
  assign _02299_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_down_reg [7] : \cell_5_7.program_down_reg [6];
  assign _02300_ = \cell_6_7.out_reg [0] ? _02299_ : _02298_;
  assign \cell_5_7.f_down  = \cell_5_6.out_reg [3] ? _02300_ : _02297_;
  assign _02301_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_left_reg [1] : \cell_5_7.program_left_reg [0];
  assign _02302_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_left_reg [3] : \cell_5_7.program_left_reg [2];
  assign _02303_ = \cell_6_7.out_reg [0] ? _02302_ : _02301_;
  assign _02304_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_left_reg [5] : \cell_5_7.program_left_reg [4];
  assign _02305_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_left_reg [7] : \cell_5_7.program_left_reg [6];
  assign _02306_ = \cell_6_7.out_reg [0] ? _02305_ : _02304_;
  assign \cell_5_7.f_left  = \cell_5_6.out_reg [3] ? _02306_ : _02303_;
  assign _02307_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_right_reg [1] : \cell_5_7.program_right_reg [0];
  assign _02308_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_right_reg [3] : \cell_5_7.program_right_reg [2];
  assign _02309_ = \cell_6_7.out_reg [0] ? _02308_ : _02307_;
  assign _02310_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_right_reg [5] : \cell_5_7.program_right_reg [4];
  assign _02311_ = \cell_4_7.out_reg [1] ? \cell_5_7.program_right_reg [7] : \cell_5_7.program_right_reg [6];
  assign _02312_ = \cell_6_7.out_reg [0] ? _02311_ : _02310_;
  assign \cell_5_7.f_right  = \cell_5_6.out_reg [3] ? _02312_ : _02309_;
  assign _02313_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_up_reg [1] : \cell_6_0.program_up_reg [0];
  assign _02314_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_up_reg [3] : \cell_6_0.program_up_reg [2];
  assign _02315_ = \cell_7_0.out_reg [0] ? _02314_ : _02313_;
  assign _02316_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_up_reg [9] : \cell_6_0.program_up_reg [8];
  assign _02317_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_up_reg [11] : \cell_6_0.program_up_reg [10];
  assign _02318_ = \cell_7_0.out_reg [0] ? _02317_ : _02316_;
  assign \cell_6_0.f_up  = \cell_6_1.out_reg [2] ? _02318_ : _02315_;
  assign _02319_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_down_reg [1] : \cell_6_0.program_down_reg [0];
  assign _02320_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_down_reg [3] : \cell_6_0.program_down_reg [2];
  assign _02321_ = \cell_7_0.out_reg [0] ? _02320_ : _02319_;
  assign _02322_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_down_reg [9] : \cell_6_0.program_down_reg [8];
  assign _02323_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_down_reg [11] : \cell_6_0.program_down_reg [10];
  assign _02324_ = \cell_7_0.out_reg [0] ? _02323_ : _02322_;
  assign \cell_6_0.f_down  = \cell_6_1.out_reg [2] ? _02324_ : _02321_;
  assign _02325_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_left_reg [1] : \cell_6_0.program_left_reg [0];
  assign _02326_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_left_reg [3] : \cell_6_0.program_left_reg [2];
  assign _02327_ = \cell_7_0.out_reg [0] ? _02326_ : _02325_;
  assign _02328_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_left_reg [9] : \cell_6_0.program_left_reg [8];
  assign _02329_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_left_reg [11] : \cell_6_0.program_left_reg [10];
  assign _02330_ = \cell_7_0.out_reg [0] ? _02329_ : _02328_;
  assign \cell_6_0.f_left  = \cell_6_1.out_reg [2] ? _02330_ : _02327_;
  assign _02331_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_right_reg [1] : \cell_6_0.program_right_reg [0];
  assign _02332_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_right_reg [3] : \cell_6_0.program_right_reg [2];
  assign _02333_ = \cell_7_0.out_reg [0] ? _02332_ : _02331_;
  assign _02334_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_right_reg [9] : \cell_6_0.program_right_reg [8];
  assign _02335_ = \cell_5_0.out_reg [1] ? \cell_6_0.program_right_reg [11] : \cell_6_0.program_right_reg [10];
  assign _02336_ = \cell_7_0.out_reg [0] ? _02335_ : _02334_;
  assign \cell_6_0.f_right  = \cell_6_1.out_reg [2] ? _02336_ : _02333_;
  assign _02337_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_up_reg [1] : \cell_6_1.program_up_reg [0];
  assign _02338_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_up_reg [3] : \cell_6_1.program_up_reg [2];
  assign _02339_ = \cell_7_1.out_reg [0] ? _02338_ : _02337_;
  assign _02340_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_up_reg [5] : \cell_6_1.program_up_reg [4];
  assign _02341_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_up_reg [7] : \cell_6_1.program_up_reg [6];
  assign _02342_ = \cell_7_1.out_reg [0] ? _02341_ : _02340_;
  assign _02343_ = \cell_6_0.out_reg [3] ? _02342_ : _02339_;
  assign _02344_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_up_reg [9] : \cell_6_1.program_up_reg [8];
  assign _02345_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_up_reg [11] : \cell_6_1.program_up_reg [10];
  assign _02346_ = \cell_7_1.out_reg [0] ? _02345_ : _02344_;
  assign _02347_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_up_reg [13] : \cell_6_1.program_up_reg [12];
  assign _02348_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_up_reg [15] : \cell_6_1.program_up_reg [14];
  assign _02349_ = \cell_7_1.out_reg [0] ? _02348_ : _02347_;
  assign _02350_ = \cell_6_0.out_reg [3] ? _02349_ : _02346_;
  assign \cell_6_1.f_up  = \cell_6_2.out_reg [2] ? _02350_ : _02343_;
  assign _02351_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_down_reg [1] : \cell_6_1.program_down_reg [0];
  assign _02352_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_down_reg [3] : \cell_6_1.program_down_reg [2];
  assign _02353_ = \cell_7_1.out_reg [0] ? _02352_ : _02351_;
  assign _02354_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_down_reg [5] : \cell_6_1.program_down_reg [4];
  assign _02355_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_down_reg [7] : \cell_6_1.program_down_reg [6];
  assign _02356_ = \cell_7_1.out_reg [0] ? _02355_ : _02354_;
  assign _02357_ = \cell_6_0.out_reg [3] ? _02356_ : _02353_;
  assign _02358_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_down_reg [9] : \cell_6_1.program_down_reg [8];
  assign _02359_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_down_reg [11] : \cell_6_1.program_down_reg [10];
  assign _02360_ = \cell_7_1.out_reg [0] ? _02359_ : _02358_;
  assign _02361_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_down_reg [13] : \cell_6_1.program_down_reg [12];
  assign _02362_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_down_reg [15] : \cell_6_1.program_down_reg [14];
  assign _02363_ = \cell_7_1.out_reg [0] ? _02362_ : _02361_;
  assign _02364_ = \cell_6_0.out_reg [3] ? _02363_ : _02360_;
  assign \cell_6_1.f_down  = \cell_6_2.out_reg [2] ? _02364_ : _02357_;
  assign _02365_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_left_reg [1] : \cell_6_1.program_left_reg [0];
  assign _02366_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_left_reg [3] : \cell_6_1.program_left_reg [2];
  assign _02367_ = \cell_7_1.out_reg [0] ? _02366_ : _02365_;
  assign _02368_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_left_reg [5] : \cell_6_1.program_left_reg [4];
  assign _02369_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_left_reg [7] : \cell_6_1.program_left_reg [6];
  assign _02370_ = \cell_7_1.out_reg [0] ? _02369_ : _02368_;
  assign _02371_ = \cell_6_0.out_reg [3] ? _02370_ : _02367_;
  assign _02372_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_left_reg [9] : \cell_6_1.program_left_reg [8];
  assign _02373_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_left_reg [11] : \cell_6_1.program_left_reg [10];
  assign _02374_ = \cell_7_1.out_reg [0] ? _02373_ : _02372_;
  assign _02375_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_left_reg [13] : \cell_6_1.program_left_reg [12];
  assign _02376_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_left_reg [15] : \cell_6_1.program_left_reg [14];
  assign _02377_ = \cell_7_1.out_reg [0] ? _02376_ : _02375_;
  assign _02378_ = \cell_6_0.out_reg [3] ? _02377_ : _02374_;
  assign \cell_6_1.f_left  = \cell_6_2.out_reg [2] ? _02378_ : _02371_;
  assign _02379_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_right_reg [1] : \cell_6_1.program_right_reg [0];
  assign _02380_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_right_reg [3] : \cell_6_1.program_right_reg [2];
  assign _02381_ = \cell_7_1.out_reg [0] ? _02380_ : _02379_;
  assign _02382_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_right_reg [5] : \cell_6_1.program_right_reg [4];
  assign _02383_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_right_reg [7] : \cell_6_1.program_right_reg [6];
  assign _02384_ = \cell_7_1.out_reg [0] ? _02383_ : _02382_;
  assign _02385_ = \cell_6_0.out_reg [3] ? _02384_ : _02381_;
  assign _02386_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_right_reg [9] : \cell_6_1.program_right_reg [8];
  assign _02387_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_right_reg [11] : \cell_6_1.program_right_reg [10];
  assign _02388_ = \cell_7_1.out_reg [0] ? _02387_ : _02386_;
  assign _02389_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_right_reg [13] : \cell_6_1.program_right_reg [12];
  assign _02390_ = \cell_5_1.out_reg [1] ? \cell_6_1.program_right_reg [15] : \cell_6_1.program_right_reg [14];
  assign _02391_ = \cell_7_1.out_reg [0] ? _02390_ : _02389_;
  assign _02392_ = \cell_6_0.out_reg [3] ? _02391_ : _02388_;
  assign \cell_6_1.f_right  = \cell_6_2.out_reg [2] ? _02392_ : _02385_;
  assign _02393_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_up_reg [1] : \cell_6_2.program_up_reg [0];
  assign _02394_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_up_reg [3] : \cell_6_2.program_up_reg [2];
  assign _02395_ = \cell_7_2.out_reg [0] ? _02394_ : _02393_;
  assign _02396_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_up_reg [5] : \cell_6_2.program_up_reg [4];
  assign _02397_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_up_reg [7] : \cell_6_2.program_up_reg [6];
  assign _02398_ = \cell_7_2.out_reg [0] ? _02397_ : _02396_;
  assign _02399_ = \cell_6_1.out_reg [3] ? _02398_ : _02395_;
  assign _02400_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_up_reg [9] : \cell_6_2.program_up_reg [8];
  assign _02401_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_up_reg [11] : \cell_6_2.program_up_reg [10];
  assign _02402_ = \cell_7_2.out_reg [0] ? _02401_ : _02400_;
  assign _02403_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_up_reg [13] : \cell_6_2.program_up_reg [12];
  assign _02404_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_up_reg [15] : \cell_6_2.program_up_reg [14];
  assign _02405_ = \cell_7_2.out_reg [0] ? _02404_ : _02403_;
  assign _02406_ = \cell_6_1.out_reg [3] ? _02405_ : _02402_;
  assign \cell_6_2.f_up  = \cell_6_3.out_reg [2] ? _02406_ : _02399_;
  assign _02407_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_down_reg [1] : \cell_6_2.program_down_reg [0];
  assign _02408_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_down_reg [3] : \cell_6_2.program_down_reg [2];
  assign _02409_ = \cell_7_2.out_reg [0] ? _02408_ : _02407_;
  assign _02410_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_down_reg [5] : \cell_6_2.program_down_reg [4];
  assign _02411_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_down_reg [7] : \cell_6_2.program_down_reg [6];
  assign _02412_ = \cell_7_2.out_reg [0] ? _02411_ : _02410_;
  assign _02413_ = \cell_6_1.out_reg [3] ? _02412_ : _02409_;
  assign _02414_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_down_reg [9] : \cell_6_2.program_down_reg [8];
  assign _02415_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_down_reg [11] : \cell_6_2.program_down_reg [10];
  assign _02416_ = \cell_7_2.out_reg [0] ? _02415_ : _02414_;
  assign _02417_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_down_reg [13] : \cell_6_2.program_down_reg [12];
  assign _02418_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_down_reg [15] : \cell_6_2.program_down_reg [14];
  assign _02419_ = \cell_7_2.out_reg [0] ? _02418_ : _02417_;
  assign _02420_ = \cell_6_1.out_reg [3] ? _02419_ : _02416_;
  assign \cell_6_2.f_down  = \cell_6_3.out_reg [2] ? _02420_ : _02413_;
  assign _02421_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_left_reg [1] : \cell_6_2.program_left_reg [0];
  assign _02422_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_left_reg [3] : \cell_6_2.program_left_reg [2];
  assign _02423_ = \cell_7_2.out_reg [0] ? _02422_ : _02421_;
  assign _02424_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_left_reg [5] : \cell_6_2.program_left_reg [4];
  assign _02425_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_left_reg [7] : \cell_6_2.program_left_reg [6];
  assign _02426_ = \cell_7_2.out_reg [0] ? _02425_ : _02424_;
  assign _02427_ = \cell_6_1.out_reg [3] ? _02426_ : _02423_;
  assign _02428_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_left_reg [9] : \cell_6_2.program_left_reg [8];
  assign _02429_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_left_reg [11] : \cell_6_2.program_left_reg [10];
  assign _02430_ = \cell_7_2.out_reg [0] ? _02429_ : _02428_;
  assign _02431_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_left_reg [13] : \cell_6_2.program_left_reg [12];
  assign _02432_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_left_reg [15] : \cell_6_2.program_left_reg [14];
  assign _02433_ = \cell_7_2.out_reg [0] ? _02432_ : _02431_;
  assign _02434_ = \cell_6_1.out_reg [3] ? _02433_ : _02430_;
  assign \cell_6_2.f_left  = \cell_6_3.out_reg [2] ? _02434_ : _02427_;
  assign _02435_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_right_reg [1] : \cell_6_2.program_right_reg [0];
  assign _02436_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_right_reg [3] : \cell_6_2.program_right_reg [2];
  assign _02437_ = \cell_7_2.out_reg [0] ? _02436_ : _02435_;
  assign _02438_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_right_reg [5] : \cell_6_2.program_right_reg [4];
  assign _02439_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_right_reg [7] : \cell_6_2.program_right_reg [6];
  assign _02440_ = \cell_7_2.out_reg [0] ? _02439_ : _02438_;
  assign _02441_ = \cell_6_1.out_reg [3] ? _02440_ : _02437_;
  assign _02442_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_right_reg [9] : \cell_6_2.program_right_reg [8];
  assign _02443_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_right_reg [11] : \cell_6_2.program_right_reg [10];
  assign _02444_ = \cell_7_2.out_reg [0] ? _02443_ : _02442_;
  assign _02445_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_right_reg [13] : \cell_6_2.program_right_reg [12];
  assign _02446_ = \cell_5_2.out_reg [1] ? \cell_6_2.program_right_reg [15] : \cell_6_2.program_right_reg [14];
  assign _02447_ = \cell_7_2.out_reg [0] ? _02446_ : _02445_;
  assign _02448_ = \cell_6_1.out_reg [3] ? _02447_ : _02444_;
  assign \cell_6_2.f_right  = \cell_6_3.out_reg [2] ? _02448_ : _02441_;
  assign _02449_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_up_reg [1] : \cell_6_3.program_up_reg [0];
  assign _02450_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_up_reg [3] : \cell_6_3.program_up_reg [2];
  assign _02451_ = \cell_7_3.out_reg [0] ? _02450_ : _02449_;
  assign _02452_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_up_reg [5] : \cell_6_3.program_up_reg [4];
  assign _02453_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_up_reg [7] : \cell_6_3.program_up_reg [6];
  assign _02454_ = \cell_7_3.out_reg [0] ? _02453_ : _02452_;
  assign _02455_ = \cell_6_2.out_reg [3] ? _02454_ : _02451_;
  assign _02456_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_up_reg [9] : \cell_6_3.program_up_reg [8];
  assign _02457_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_up_reg [11] : \cell_6_3.program_up_reg [10];
  assign _02458_ = \cell_7_3.out_reg [0] ? _02457_ : _02456_;
  assign _02459_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_up_reg [13] : \cell_6_3.program_up_reg [12];
  assign _02460_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_up_reg [15] : \cell_6_3.program_up_reg [14];
  assign _02461_ = \cell_7_3.out_reg [0] ? _02460_ : _02459_;
  assign _02462_ = \cell_6_2.out_reg [3] ? _02461_ : _02458_;
  assign \cell_6_3.f_up  = \cell_6_4.out_reg [2] ? _02462_ : _02455_;
  assign _02463_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_down_reg [1] : \cell_6_3.program_down_reg [0];
  assign _02464_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_down_reg [3] : \cell_6_3.program_down_reg [2];
  assign _02465_ = \cell_7_3.out_reg [0] ? _02464_ : _02463_;
  assign _02466_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_down_reg [5] : \cell_6_3.program_down_reg [4];
  assign _02467_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_down_reg [7] : \cell_6_3.program_down_reg [6];
  assign _02468_ = \cell_7_3.out_reg [0] ? _02467_ : _02466_;
  assign _02469_ = \cell_6_2.out_reg [3] ? _02468_ : _02465_;
  assign _02470_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_down_reg [9] : \cell_6_3.program_down_reg [8];
  assign _02471_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_down_reg [11] : \cell_6_3.program_down_reg [10];
  assign _02472_ = \cell_7_3.out_reg [0] ? _02471_ : _02470_;
  assign _02473_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_down_reg [13] : \cell_6_3.program_down_reg [12];
  assign _02474_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_down_reg [15] : \cell_6_3.program_down_reg [14];
  assign _02475_ = \cell_7_3.out_reg [0] ? _02474_ : _02473_;
  assign _02476_ = \cell_6_2.out_reg [3] ? _02475_ : _02472_;
  assign \cell_6_3.f_down  = \cell_6_4.out_reg [2] ? _02476_ : _02469_;
  assign _02477_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_left_reg [1] : \cell_6_3.program_left_reg [0];
  assign _02478_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_left_reg [3] : \cell_6_3.program_left_reg [2];
  assign _02479_ = \cell_7_3.out_reg [0] ? _02478_ : _02477_;
  assign _02480_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_left_reg [5] : \cell_6_3.program_left_reg [4];
  assign _02481_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_left_reg [7] : \cell_6_3.program_left_reg [6];
  assign _02482_ = \cell_7_3.out_reg [0] ? _02481_ : _02480_;
  assign _02483_ = \cell_6_2.out_reg [3] ? _02482_ : _02479_;
  assign _02484_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_left_reg [9] : \cell_6_3.program_left_reg [8];
  assign _02485_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_left_reg [11] : \cell_6_3.program_left_reg [10];
  assign _02486_ = \cell_7_3.out_reg [0] ? _02485_ : _02484_;
  assign _02487_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_left_reg [13] : \cell_6_3.program_left_reg [12];
  assign _02488_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_left_reg [15] : \cell_6_3.program_left_reg [14];
  assign _02489_ = \cell_7_3.out_reg [0] ? _02488_ : _02487_;
  assign _02490_ = \cell_6_2.out_reg [3] ? _02489_ : _02486_;
  assign \cell_6_3.f_left  = \cell_6_4.out_reg [2] ? _02490_ : _02483_;
  assign _02491_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_right_reg [1] : \cell_6_3.program_right_reg [0];
  assign _02492_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_right_reg [3] : \cell_6_3.program_right_reg [2];
  assign _02493_ = \cell_7_3.out_reg [0] ? _02492_ : _02491_;
  assign _02494_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_right_reg [5] : \cell_6_3.program_right_reg [4];
  assign _02495_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_right_reg [7] : \cell_6_3.program_right_reg [6];
  assign _02496_ = \cell_7_3.out_reg [0] ? _02495_ : _02494_;
  assign _02497_ = \cell_6_2.out_reg [3] ? _02496_ : _02493_;
  assign _02498_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_right_reg [9] : \cell_6_3.program_right_reg [8];
  assign _02499_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_right_reg [11] : \cell_6_3.program_right_reg [10];
  assign _02500_ = \cell_7_3.out_reg [0] ? _02499_ : _02498_;
  assign _02501_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_right_reg [13] : \cell_6_3.program_right_reg [12];
  assign _02502_ = \cell_5_3.out_reg [1] ? \cell_6_3.program_right_reg [15] : \cell_6_3.program_right_reg [14];
  assign _02503_ = \cell_7_3.out_reg [0] ? _02502_ : _02501_;
  assign _02504_ = \cell_6_2.out_reg [3] ? _02503_ : _02500_;
  assign \cell_6_3.f_right  = \cell_6_4.out_reg [2] ? _02504_ : _02497_;
  assign _02505_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_up_reg [1] : \cell_6_4.program_up_reg [0];
  assign _02506_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_up_reg [3] : \cell_6_4.program_up_reg [2];
  assign _02507_ = \cell_7_4.out_reg [0] ? _02506_ : _02505_;
  assign _02508_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_up_reg [5] : \cell_6_4.program_up_reg [4];
  assign _02509_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_up_reg [7] : \cell_6_4.program_up_reg [6];
  assign _02510_ = \cell_7_4.out_reg [0] ? _02509_ : _02508_;
  assign _02511_ = \cell_6_3.out_reg [3] ? _02510_ : _02507_;
  assign _02512_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_up_reg [9] : \cell_6_4.program_up_reg [8];
  assign _02513_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_up_reg [11] : \cell_6_4.program_up_reg [10];
  assign _02514_ = \cell_7_4.out_reg [0] ? _02513_ : _02512_;
  assign _02515_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_up_reg [13] : \cell_6_4.program_up_reg [12];
  assign _02516_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_up_reg [15] : \cell_6_4.program_up_reg [14];
  assign _02517_ = \cell_7_4.out_reg [0] ? _02516_ : _02515_;
  assign _02518_ = \cell_6_3.out_reg [3] ? _02517_ : _02514_;
  assign \cell_6_4.f_up  = \cell_6_5.out_reg [2] ? _02518_ : _02511_;
  assign _02519_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_down_reg [1] : \cell_6_4.program_down_reg [0];
  assign _02520_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_down_reg [3] : \cell_6_4.program_down_reg [2];
  assign _02521_ = \cell_7_4.out_reg [0] ? _02520_ : _02519_;
  assign _02522_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_down_reg [5] : \cell_6_4.program_down_reg [4];
  assign _02523_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_down_reg [7] : \cell_6_4.program_down_reg [6];
  assign _02524_ = \cell_7_4.out_reg [0] ? _02523_ : _02522_;
  assign _02525_ = \cell_6_3.out_reg [3] ? _02524_ : _02521_;
  assign _02526_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_down_reg [9] : \cell_6_4.program_down_reg [8];
  assign _02527_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_down_reg [11] : \cell_6_4.program_down_reg [10];
  assign _02528_ = \cell_7_4.out_reg [0] ? _02527_ : _02526_;
  assign _02529_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_down_reg [13] : \cell_6_4.program_down_reg [12];
  assign _02530_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_down_reg [15] : \cell_6_4.program_down_reg [14];
  assign _02531_ = \cell_7_4.out_reg [0] ? _02530_ : _02529_;
  assign _02532_ = \cell_6_3.out_reg [3] ? _02531_ : _02528_;
  assign \cell_6_4.f_down  = \cell_6_5.out_reg [2] ? _02532_ : _02525_;
  assign _02533_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_left_reg [1] : \cell_6_4.program_left_reg [0];
  assign _02534_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_left_reg [3] : \cell_6_4.program_left_reg [2];
  assign _02535_ = \cell_7_4.out_reg [0] ? _02534_ : _02533_;
  assign _02536_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_left_reg [5] : \cell_6_4.program_left_reg [4];
  assign _02537_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_left_reg [7] : \cell_6_4.program_left_reg [6];
  assign _02538_ = \cell_7_4.out_reg [0] ? _02537_ : _02536_;
  assign _02539_ = \cell_6_3.out_reg [3] ? _02538_ : _02535_;
  assign _02540_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_left_reg [9] : \cell_6_4.program_left_reg [8];
  assign _02541_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_left_reg [11] : \cell_6_4.program_left_reg [10];
  assign _02542_ = \cell_7_4.out_reg [0] ? _02541_ : _02540_;
  assign _02543_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_left_reg [13] : \cell_6_4.program_left_reg [12];
  assign _02544_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_left_reg [15] : \cell_6_4.program_left_reg [14];
  assign _02545_ = \cell_7_4.out_reg [0] ? _02544_ : _02543_;
  assign _02546_ = \cell_6_3.out_reg [3] ? _02545_ : _02542_;
  assign \cell_6_4.f_left  = \cell_6_5.out_reg [2] ? _02546_ : _02539_;
  assign _02547_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_right_reg [1] : \cell_6_4.program_right_reg [0];
  assign _02548_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_right_reg [3] : \cell_6_4.program_right_reg [2];
  assign _02549_ = \cell_7_4.out_reg [0] ? _02548_ : _02547_;
  assign _02550_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_right_reg [5] : \cell_6_4.program_right_reg [4];
  assign _02551_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_right_reg [7] : \cell_6_4.program_right_reg [6];
  assign _02552_ = \cell_7_4.out_reg [0] ? _02551_ : _02550_;
  assign _02553_ = \cell_6_3.out_reg [3] ? _02552_ : _02549_;
  assign _02554_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_right_reg [9] : \cell_6_4.program_right_reg [8];
  assign _02555_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_right_reg [11] : \cell_6_4.program_right_reg [10];
  assign _02556_ = \cell_7_4.out_reg [0] ? _02555_ : _02554_;
  assign _02557_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_right_reg [13] : \cell_6_4.program_right_reg [12];
  assign _02558_ = \cell_5_4.out_reg [1] ? \cell_6_4.program_right_reg [15] : \cell_6_4.program_right_reg [14];
  assign _02559_ = \cell_7_4.out_reg [0] ? _02558_ : _02557_;
  assign _02560_ = \cell_6_3.out_reg [3] ? _02559_ : _02556_;
  assign \cell_6_4.f_right  = \cell_6_5.out_reg [2] ? _02560_ : _02553_;
  assign _02561_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_up_reg [1] : \cell_6_5.program_up_reg [0];
  assign _02562_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_up_reg [3] : \cell_6_5.program_up_reg [2];
  assign _02563_ = \cell_7_5.out_reg [0] ? _02562_ : _02561_;
  assign _02564_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_up_reg [5] : \cell_6_5.program_up_reg [4];
  assign _02565_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_up_reg [7] : \cell_6_5.program_up_reg [6];
  assign _02566_ = \cell_7_5.out_reg [0] ? _02565_ : _02564_;
  assign _02567_ = \cell_6_4.out_reg [3] ? _02566_ : _02563_;
  assign _02568_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_up_reg [9] : \cell_6_5.program_up_reg [8];
  assign _02569_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_up_reg [11] : \cell_6_5.program_up_reg [10];
  assign _02570_ = \cell_7_5.out_reg [0] ? _02569_ : _02568_;
  assign _02571_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_up_reg [13] : \cell_6_5.program_up_reg [12];
  assign _02572_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_up_reg [15] : \cell_6_5.program_up_reg [14];
  assign _02573_ = \cell_7_5.out_reg [0] ? _02572_ : _02571_;
  assign _02574_ = \cell_6_4.out_reg [3] ? _02573_ : _02570_;
  assign \cell_6_5.f_up  = \cell_6_6.out_reg [2] ? _02574_ : _02567_;
  assign _02575_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_down_reg [1] : \cell_6_5.program_down_reg [0];
  assign _02576_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_down_reg [3] : \cell_6_5.program_down_reg [2];
  assign _02577_ = \cell_7_5.out_reg [0] ? _02576_ : _02575_;
  assign _02578_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_down_reg [5] : \cell_6_5.program_down_reg [4];
  assign _02579_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_down_reg [7] : \cell_6_5.program_down_reg [6];
  assign _02580_ = \cell_7_5.out_reg [0] ? _02579_ : _02578_;
  assign _02581_ = \cell_6_4.out_reg [3] ? _02580_ : _02577_;
  assign _02582_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_down_reg [9] : \cell_6_5.program_down_reg [8];
  assign _02583_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_down_reg [11] : \cell_6_5.program_down_reg [10];
  assign _02584_ = \cell_7_5.out_reg [0] ? _02583_ : _02582_;
  assign _02585_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_down_reg [13] : \cell_6_5.program_down_reg [12];
  assign _02586_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_down_reg [15] : \cell_6_5.program_down_reg [14];
  assign _02587_ = \cell_7_5.out_reg [0] ? _02586_ : _02585_;
  assign _02588_ = \cell_6_4.out_reg [3] ? _02587_ : _02584_;
  assign \cell_6_5.f_down  = \cell_6_6.out_reg [2] ? _02588_ : _02581_;
  assign _02589_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_left_reg [1] : \cell_6_5.program_left_reg [0];
  assign _02590_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_left_reg [3] : \cell_6_5.program_left_reg [2];
  assign _02591_ = \cell_7_5.out_reg [0] ? _02590_ : _02589_;
  assign _02592_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_left_reg [5] : \cell_6_5.program_left_reg [4];
  assign _02593_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_left_reg [7] : \cell_6_5.program_left_reg [6];
  assign _02594_ = \cell_7_5.out_reg [0] ? _02593_ : _02592_;
  assign _02595_ = \cell_6_4.out_reg [3] ? _02594_ : _02591_;
  assign _02596_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_left_reg [9] : \cell_6_5.program_left_reg [8];
  assign _02597_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_left_reg [11] : \cell_6_5.program_left_reg [10];
  assign _02598_ = \cell_7_5.out_reg [0] ? _02597_ : _02596_;
  assign _02599_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_left_reg [13] : \cell_6_5.program_left_reg [12];
  assign _02600_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_left_reg [15] : \cell_6_5.program_left_reg [14];
  assign _02601_ = \cell_7_5.out_reg [0] ? _02600_ : _02599_;
  assign _02602_ = \cell_6_4.out_reg [3] ? _02601_ : _02598_;
  assign \cell_6_5.f_left  = \cell_6_6.out_reg [2] ? _02602_ : _02595_;
  assign _02603_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_right_reg [1] : \cell_6_5.program_right_reg [0];
  assign _02604_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_right_reg [3] : \cell_6_5.program_right_reg [2];
  assign _02605_ = \cell_7_5.out_reg [0] ? _02604_ : _02603_;
  assign _02606_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_right_reg [5] : \cell_6_5.program_right_reg [4];
  assign _02607_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_right_reg [7] : \cell_6_5.program_right_reg [6];
  assign _02608_ = \cell_7_5.out_reg [0] ? _02607_ : _02606_;
  assign _02609_ = \cell_6_4.out_reg [3] ? _02608_ : _02605_;
  assign _02610_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_right_reg [9] : \cell_6_5.program_right_reg [8];
  assign _02611_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_right_reg [11] : \cell_6_5.program_right_reg [10];
  assign _02612_ = \cell_7_5.out_reg [0] ? _02611_ : _02610_;
  assign _02613_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_right_reg [13] : \cell_6_5.program_right_reg [12];
  assign _02614_ = \cell_5_5.out_reg [1] ? \cell_6_5.program_right_reg [15] : \cell_6_5.program_right_reg [14];
  assign _02615_ = \cell_7_5.out_reg [0] ? _02614_ : _02613_;
  assign _02616_ = \cell_6_4.out_reg [3] ? _02615_ : _02612_;
  assign \cell_6_5.f_right  = \cell_6_6.out_reg [2] ? _02616_ : _02609_;
  assign _02617_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_up_reg [1] : \cell_6_6.program_up_reg [0];
  assign _02618_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_up_reg [3] : \cell_6_6.program_up_reg [2];
  assign _02619_ = \cell_7_6.out_reg [0] ? _02618_ : _02617_;
  assign _02620_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_up_reg [5] : \cell_6_6.program_up_reg [4];
  assign _02621_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_up_reg [7] : \cell_6_6.program_up_reg [6];
  assign _02622_ = \cell_7_6.out_reg [0] ? _02621_ : _02620_;
  assign _02623_ = \cell_6_5.out_reg [3] ? _02622_ : _02619_;
  assign _02624_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_up_reg [9] : \cell_6_6.program_up_reg [8];
  assign _02625_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_up_reg [11] : \cell_6_6.program_up_reg [10];
  assign _02626_ = \cell_7_6.out_reg [0] ? _02625_ : _02624_;
  assign _02627_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_up_reg [13] : \cell_6_6.program_up_reg [12];
  assign _02628_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_up_reg [15] : \cell_6_6.program_up_reg [14];
  assign _02629_ = \cell_7_6.out_reg [0] ? _02628_ : _02627_;
  assign _02630_ = \cell_6_5.out_reg [3] ? _02629_ : _02626_;
  assign \cell_6_6.f_up  = \cell_6_7.out_reg [2] ? _02630_ : _02623_;
  assign _02631_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_down_reg [1] : \cell_6_6.program_down_reg [0];
  assign _02632_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_down_reg [3] : \cell_6_6.program_down_reg [2];
  assign _02633_ = \cell_7_6.out_reg [0] ? _02632_ : _02631_;
  assign _02634_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_down_reg [5] : \cell_6_6.program_down_reg [4];
  assign _02635_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_down_reg [7] : \cell_6_6.program_down_reg [6];
  assign _02636_ = \cell_7_6.out_reg [0] ? _02635_ : _02634_;
  assign _02637_ = \cell_6_5.out_reg [3] ? _02636_ : _02633_;
  assign _02638_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_down_reg [9] : \cell_6_6.program_down_reg [8];
  assign _02639_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_down_reg [11] : \cell_6_6.program_down_reg [10];
  assign _02640_ = \cell_7_6.out_reg [0] ? _02639_ : _02638_;
  assign _02641_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_down_reg [13] : \cell_6_6.program_down_reg [12];
  assign _02642_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_down_reg [15] : \cell_6_6.program_down_reg [14];
  assign _02643_ = \cell_7_6.out_reg [0] ? _02642_ : _02641_;
  assign _02644_ = \cell_6_5.out_reg [3] ? _02643_ : _02640_;
  assign \cell_6_6.f_down  = \cell_6_7.out_reg [2] ? _02644_ : _02637_;
  assign _02645_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_left_reg [1] : \cell_6_6.program_left_reg [0];
  assign _02646_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_left_reg [3] : \cell_6_6.program_left_reg [2];
  assign _02647_ = \cell_7_6.out_reg [0] ? _02646_ : _02645_;
  assign _02648_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_left_reg [5] : \cell_6_6.program_left_reg [4];
  assign _02649_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_left_reg [7] : \cell_6_6.program_left_reg [6];
  assign _02650_ = \cell_7_6.out_reg [0] ? _02649_ : _02648_;
  assign _02651_ = \cell_6_5.out_reg [3] ? _02650_ : _02647_;
  assign _02652_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_left_reg [9] : \cell_6_6.program_left_reg [8];
  assign _02653_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_left_reg [11] : \cell_6_6.program_left_reg [10];
  assign _02654_ = \cell_7_6.out_reg [0] ? _02653_ : _02652_;
  assign _02655_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_left_reg [13] : \cell_6_6.program_left_reg [12];
  assign _02656_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_left_reg [15] : \cell_6_6.program_left_reg [14];
  assign _02657_ = \cell_7_6.out_reg [0] ? _02656_ : _02655_;
  assign _02658_ = \cell_6_5.out_reg [3] ? _02657_ : _02654_;
  assign \cell_6_6.f_left  = \cell_6_7.out_reg [2] ? _02658_ : _02651_;
  assign _02659_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_right_reg [1] : \cell_6_6.program_right_reg [0];
  assign _02660_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_right_reg [3] : \cell_6_6.program_right_reg [2];
  assign _02661_ = \cell_7_6.out_reg [0] ? _02660_ : _02659_;
  assign _02662_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_right_reg [5] : \cell_6_6.program_right_reg [4];
  assign _02663_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_right_reg [7] : \cell_6_6.program_right_reg [6];
  assign _02664_ = \cell_7_6.out_reg [0] ? _02663_ : _02662_;
  assign _02665_ = \cell_6_5.out_reg [3] ? _02664_ : _02661_;
  assign _02666_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_right_reg [9] : \cell_6_6.program_right_reg [8];
  assign _02667_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_right_reg [11] : \cell_6_6.program_right_reg [10];
  assign _02668_ = \cell_7_6.out_reg [0] ? _02667_ : _02666_;
  assign _02669_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_right_reg [13] : \cell_6_6.program_right_reg [12];
  assign _02670_ = \cell_5_6.out_reg [1] ? \cell_6_6.program_right_reg [15] : \cell_6_6.program_right_reg [14];
  assign _02671_ = \cell_7_6.out_reg [0] ? _02670_ : _02669_;
  assign _02672_ = \cell_6_5.out_reg [3] ? _02671_ : _02668_;
  assign \cell_6_6.f_right  = \cell_6_7.out_reg [2] ? _02672_ : _02665_;
  assign _02673_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_up_reg [1] : \cell_6_7.program_up_reg [0];
  assign _02674_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_up_reg [3] : \cell_6_7.program_up_reg [2];
  assign _02675_ = \cell_7_7.out_reg [0] ? _02674_ : _02673_;
  assign _02676_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_up_reg [5] : \cell_6_7.program_up_reg [4];
  assign _02677_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_up_reg [7] : \cell_6_7.program_up_reg [6];
  assign _02678_ = \cell_7_7.out_reg [0] ? _02677_ : _02676_;
  assign \cell_6_7.f_up  = \cell_6_6.out_reg [3] ? _02678_ : _02675_;
  assign _02679_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_down_reg [1] : \cell_6_7.program_down_reg [0];
  assign _02680_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_down_reg [3] : \cell_6_7.program_down_reg [2];
  assign _02681_ = \cell_7_7.out_reg [0] ? _02680_ : _02679_;
  assign _02682_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_down_reg [5] : \cell_6_7.program_down_reg [4];
  assign _02683_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_down_reg [7] : \cell_6_7.program_down_reg [6];
  assign _02684_ = \cell_7_7.out_reg [0] ? _02683_ : _02682_;
  assign \cell_6_7.f_down  = \cell_6_6.out_reg [3] ? _02684_ : _02681_;
  assign _02685_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_left_reg [1] : \cell_6_7.program_left_reg [0];
  assign _02686_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_left_reg [3] : \cell_6_7.program_left_reg [2];
  assign _02687_ = \cell_7_7.out_reg [0] ? _02686_ : _02685_;
  assign _02688_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_left_reg [5] : \cell_6_7.program_left_reg [4];
  assign _02689_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_left_reg [7] : \cell_6_7.program_left_reg [6];
  assign _02690_ = \cell_7_7.out_reg [0] ? _02689_ : _02688_;
  assign \cell_6_7.f_left  = \cell_6_6.out_reg [3] ? _02690_ : _02687_;
  assign _02691_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_right_reg [1] : \cell_6_7.program_right_reg [0];
  assign _02692_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_right_reg [3] : \cell_6_7.program_right_reg [2];
  assign _02693_ = \cell_7_7.out_reg [0] ? _02692_ : _02691_;
  assign _02694_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_right_reg [5] : \cell_6_7.program_right_reg [4];
  assign _02695_ = \cell_5_7.out_reg [1] ? \cell_6_7.program_right_reg [7] : \cell_6_7.program_right_reg [6];
  assign _02696_ = \cell_7_7.out_reg [0] ? _02695_ : _02694_;
  assign \cell_6_7.f_right  = \cell_6_6.out_reg [3] ? _02696_ : _02693_;
  assign _02697_ = \cell_6_0.out_reg [1] ? \cell_7_0.program_up_reg [1] : \cell_7_0.program_up_reg [0];
  assign _02698_ = \cell_6_0.out_reg [1] ? \cell_7_0.program_up_reg [9] : \cell_7_0.program_up_reg [8];
  assign \cell_7_0.f_up  = \cell_7_1.out_reg [2] ? _02698_ : _02697_;
  assign _02699_ = \cell_6_0.out_reg [1] ? \cell_7_0.program_right_reg [1] : \cell_7_0.program_right_reg [0];
  assign _02700_ = \cell_6_0.out_reg [1] ? \cell_7_0.program_right_reg [9] : \cell_7_0.program_right_reg [8];
  assign \cell_7_0.f_right  = \cell_7_1.out_reg [2] ? _02700_ : _02699_;
  assign _02701_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_up_reg [1] : \cell_7_1.program_up_reg [0];
  assign _02702_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_up_reg [5] : \cell_7_1.program_up_reg [4];
  assign _02703_ = \cell_7_0.out_reg [3] ? _02702_ : _02701_;
  assign _02704_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_up_reg [9] : \cell_7_1.program_up_reg [8];
  assign _02705_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_up_reg [13] : \cell_7_1.program_up_reg [12];
  assign _02706_ = \cell_7_0.out_reg [3] ? _02705_ : _02704_;
  assign \cell_7_1.f_up  = \cell_7_2.out_reg [2] ? _02706_ : _02703_;
  assign _02707_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_left_reg [1] : \cell_7_1.program_left_reg [0];
  assign _02708_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_left_reg [5] : \cell_7_1.program_left_reg [4];
  assign _02709_ = \cell_7_0.out_reg [3] ? _02708_ : _02707_;
  assign _02710_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_left_reg [9] : \cell_7_1.program_left_reg [8];
  assign _02711_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_left_reg [13] : \cell_7_1.program_left_reg [12];
  assign _02712_ = \cell_7_0.out_reg [3] ? _02711_ : _02710_;
  assign \cell_7_1.f_left  = \cell_7_2.out_reg [2] ? _02712_ : _02709_;
  assign _02713_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_right_reg [1] : \cell_7_1.program_right_reg [0];
  assign _02714_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_right_reg [5] : \cell_7_1.program_right_reg [4];
  assign _02715_ = \cell_7_0.out_reg [3] ? _02714_ : _02713_;
  assign _02716_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_right_reg [9] : \cell_7_1.program_right_reg [8];
  assign _02717_ = \cell_6_1.out_reg [1] ? \cell_7_1.program_right_reg [13] : \cell_7_1.program_right_reg [12];
  assign _02718_ = \cell_7_0.out_reg [3] ? _02717_ : _02716_;
  assign \cell_7_1.f_right  = \cell_7_2.out_reg [2] ? _02718_ : _02715_;
  assign _02719_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_up_reg [1] : \cell_7_2.program_up_reg [0];
  assign _02720_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_up_reg [5] : \cell_7_2.program_up_reg [4];
  assign _02721_ = \cell_7_1.out_reg [3] ? _02720_ : _02719_;
  assign _02722_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_up_reg [9] : \cell_7_2.program_up_reg [8];
  assign _02723_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_up_reg [13] : \cell_7_2.program_up_reg [12];
  assign _02724_ = \cell_7_1.out_reg [3] ? _02723_ : _02722_;
  assign \cell_7_2.f_up  = \cell_7_3.out_reg [2] ? _02724_ : _02721_;
  assign _02725_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_left_reg [1] : \cell_7_2.program_left_reg [0];
  assign _02726_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_left_reg [5] : \cell_7_2.program_left_reg [4];
  assign _02727_ = \cell_7_1.out_reg [3] ? _02726_ : _02725_;
  assign _02728_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_left_reg [9] : \cell_7_2.program_left_reg [8];
  assign _02729_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_left_reg [13] : \cell_7_2.program_left_reg [12];
  assign _02730_ = \cell_7_1.out_reg [3] ? _02729_ : _02728_;
  assign \cell_7_2.f_left  = \cell_7_3.out_reg [2] ? _02730_ : _02727_;
  assign _02731_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_right_reg [1] : \cell_7_2.program_right_reg [0];
  assign _02732_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_right_reg [5] : \cell_7_2.program_right_reg [4];
  assign _02733_ = \cell_7_1.out_reg [3] ? _02732_ : _02731_;
  assign _02734_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_right_reg [9] : \cell_7_2.program_right_reg [8];
  assign _02735_ = \cell_6_2.out_reg [1] ? \cell_7_2.program_right_reg [13] : \cell_7_2.program_right_reg [12];
  assign _02736_ = \cell_7_1.out_reg [3] ? _02735_ : _02734_;
  assign \cell_7_2.f_right  = \cell_7_3.out_reg [2] ? _02736_ : _02733_;
  assign _02737_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_up_reg [1] : \cell_7_3.program_up_reg [0];
  assign _02738_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_up_reg [5] : \cell_7_3.program_up_reg [4];
  assign _02739_ = \cell_7_2.out_reg [3] ? _02738_ : _02737_;
  assign _02740_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_up_reg [9] : \cell_7_3.program_up_reg [8];
  assign _02741_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_up_reg [13] : \cell_7_3.program_up_reg [12];
  assign _02742_ = \cell_7_2.out_reg [3] ? _02741_ : _02740_;
  assign \cell_7_3.f_up  = \cell_7_4.out_reg [2] ? _02742_ : _02739_;
  assign _02743_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_left_reg [1] : \cell_7_3.program_left_reg [0];
  assign _02744_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_left_reg [5] : \cell_7_3.program_left_reg [4];
  assign _02745_ = \cell_7_2.out_reg [3] ? _02744_ : _02743_;
  assign _02746_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_left_reg [9] : \cell_7_3.program_left_reg [8];
  assign _02747_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_left_reg [13] : \cell_7_3.program_left_reg [12];
  assign _02748_ = \cell_7_2.out_reg [3] ? _02747_ : _02746_;
  assign \cell_7_3.f_left  = \cell_7_4.out_reg [2] ? _02748_ : _02745_;
  assign _02749_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_right_reg [1] : \cell_7_3.program_right_reg [0];
  assign _02750_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_right_reg [5] : \cell_7_3.program_right_reg [4];
  assign _02751_ = \cell_7_2.out_reg [3] ? _02750_ : _02749_;
  assign _02752_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_right_reg [9] : \cell_7_3.program_right_reg [8];
  assign _02753_ = \cell_6_3.out_reg [1] ? \cell_7_3.program_right_reg [13] : \cell_7_3.program_right_reg [12];
  assign _02754_ = \cell_7_2.out_reg [3] ? _02753_ : _02752_;
  assign \cell_7_3.f_right  = \cell_7_4.out_reg [2] ? _02754_ : _02751_;
  assign _02755_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_up_reg [1] : \cell_7_4.program_up_reg [0];
  assign _02756_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_up_reg [5] : \cell_7_4.program_up_reg [4];
  assign _02757_ = \cell_7_3.out_reg [3] ? _02756_ : _02755_;
  assign _02758_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_up_reg [9] : \cell_7_4.program_up_reg [8];
  assign _02759_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_up_reg [13] : \cell_7_4.program_up_reg [12];
  assign _02760_ = \cell_7_3.out_reg [3] ? _02759_ : _02758_;
  assign \cell_7_4.f_up  = \cell_7_5.out_reg [2] ? _02760_ : _02757_;
  assign _02761_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_left_reg [1] : \cell_7_4.program_left_reg [0];
  assign _02762_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_left_reg [5] : \cell_7_4.program_left_reg [4];
  assign _02763_ = \cell_7_3.out_reg [3] ? _02762_ : _02761_;
  assign _02764_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_left_reg [9] : \cell_7_4.program_left_reg [8];
  assign _02765_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_left_reg [13] : \cell_7_4.program_left_reg [12];
  assign _02766_ = \cell_7_3.out_reg [3] ? _02765_ : _02764_;
  assign \cell_7_4.f_left  = \cell_7_5.out_reg [2] ? _02766_ : _02763_;
  assign _02767_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_right_reg [1] : \cell_7_4.program_right_reg [0];
  assign _02768_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_right_reg [5] : \cell_7_4.program_right_reg [4];
  assign _02769_ = \cell_7_3.out_reg [3] ? _02768_ : _02767_;
  assign _02770_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_right_reg [9] : \cell_7_4.program_right_reg [8];
  assign _02771_ = \cell_6_4.out_reg [1] ? \cell_7_4.program_right_reg [13] : \cell_7_4.program_right_reg [12];
  assign _02772_ = \cell_7_3.out_reg [3] ? _02771_ : _02770_;
  assign \cell_7_4.f_right  = \cell_7_5.out_reg [2] ? _02772_ : _02769_;
  assign _02773_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_up_reg [1] : \cell_7_5.program_up_reg [0];
  assign _02774_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_up_reg [5] : \cell_7_5.program_up_reg [4];
  assign _02775_ = \cell_7_4.out_reg [3] ? _02774_ : _02773_;
  assign _02776_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_up_reg [9] : \cell_7_5.program_up_reg [8];
  assign _02777_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_up_reg [13] : \cell_7_5.program_up_reg [12];
  assign _02778_ = \cell_7_4.out_reg [3] ? _02777_ : _02776_;
  assign \cell_7_5.f_up  = \cell_7_6.out_reg [2] ? _02778_ : _02775_;
  assign _02779_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_left_reg [1] : \cell_7_5.program_left_reg [0];
  assign _02780_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_left_reg [5] : \cell_7_5.program_left_reg [4];
  assign _02781_ = \cell_7_4.out_reg [3] ? _02780_ : _02779_;
  assign _02782_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_left_reg [9] : \cell_7_5.program_left_reg [8];
  assign _02783_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_left_reg [13] : \cell_7_5.program_left_reg [12];
  assign _02784_ = \cell_7_4.out_reg [3] ? _02783_ : _02782_;
  assign \cell_7_5.f_left  = \cell_7_6.out_reg [2] ? _02784_ : _02781_;
  assign _02785_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_right_reg [1] : \cell_7_5.program_right_reg [0];
  assign _02786_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_right_reg [5] : \cell_7_5.program_right_reg [4];
  assign _02787_ = \cell_7_4.out_reg [3] ? _02786_ : _02785_;
  assign _02788_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_right_reg [9] : \cell_7_5.program_right_reg [8];
  assign _02789_ = \cell_6_5.out_reg [1] ? \cell_7_5.program_right_reg [13] : \cell_7_5.program_right_reg [12];
  assign _02790_ = \cell_7_4.out_reg [3] ? _02789_ : _02788_;
  assign \cell_7_5.f_right  = \cell_7_6.out_reg [2] ? _02790_ : _02787_;
  assign _02791_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_up_reg [1] : \cell_7_6.program_up_reg [0];
  assign _02792_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_up_reg [5] : \cell_7_6.program_up_reg [4];
  assign _02793_ = \cell_7_5.out_reg [3] ? _02792_ : _02791_;
  assign _02794_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_up_reg [9] : \cell_7_6.program_up_reg [8];
  assign _02795_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_up_reg [13] : \cell_7_6.program_up_reg [12];
  assign _02796_ = \cell_7_5.out_reg [3] ? _02795_ : _02794_;
  assign \cell_7_6.f_up  = \cell_7_7.out_reg [2] ? _02796_ : _02793_;
  assign _02797_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_left_reg [1] : \cell_7_6.program_left_reg [0];
  assign _02798_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_left_reg [5] : \cell_7_6.program_left_reg [4];
  assign _02799_ = \cell_7_5.out_reg [3] ? _02798_ : _02797_;
  assign _02800_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_left_reg [9] : \cell_7_6.program_left_reg [8];
  assign _02801_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_left_reg [13] : \cell_7_6.program_left_reg [12];
  assign _02802_ = \cell_7_5.out_reg [3] ? _02801_ : _02800_;
  assign \cell_7_6.f_left  = \cell_7_7.out_reg [2] ? _02802_ : _02799_;
  assign _02803_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_right_reg [1] : \cell_7_6.program_right_reg [0];
  assign _02804_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_right_reg [5] : \cell_7_6.program_right_reg [4];
  assign _02805_ = \cell_7_5.out_reg [3] ? _02804_ : _02803_;
  assign _02806_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_right_reg [9] : \cell_7_6.program_right_reg [8];
  assign _02807_ = \cell_6_6.out_reg [1] ? \cell_7_6.program_right_reg [13] : \cell_7_6.program_right_reg [12];
  assign _02808_ = \cell_7_5.out_reg [3] ? _02807_ : _02806_;
  assign \cell_7_6.f_right  = \cell_7_7.out_reg [2] ? _02808_ : _02805_;
  assign _02809_ = \cell_6_7.out_reg [1] ? \cell_7_7.program_up_reg [1] : \cell_7_7.program_up_reg [0];
  assign _02810_ = \cell_6_7.out_reg [1] ? \cell_7_7.program_up_reg [5] : \cell_7_7.program_up_reg [4];
  assign \cell_7_7.f_up  = \cell_7_6.out_reg [3] ? _02810_ : _02809_;
  assign _02811_ = \cell_6_7.out_reg [1] ? \cell_7_7.program_down_reg [1] : \cell_7_7.program_down_reg [0];
  assign _02812_ = \cell_6_7.out_reg [1] ? \cell_7_7.program_down_reg [5] : \cell_7_7.program_down_reg [4];
  assign \cell_7_7.f_down  = \cell_7_6.out_reg [3] ? _02812_ : _02811_;
  assign _02813_ = \cell_6_7.out_reg [1] ? \cell_7_7.program_left_reg [1] : \cell_7_7.program_left_reg [0];
  assign _02814_ = \cell_6_7.out_reg [1] ? \cell_7_7.program_left_reg [5] : \cell_7_7.program_left_reg [4];
  assign \cell_7_7.f_left  = \cell_7_6.out_reg [3] ? _02814_ : _02813_;
  assign _02815_ = \cell_6_7.out_reg [1] ? \cell_7_7.program_right_reg [1] : \cell_7_7.program_right_reg [0];
  assign _02816_ = \cell_6_7.out_reg [1] ? \cell_7_7.program_right_reg [5] : \cell_7_7.program_right_reg [4];
  assign \cell_7_7.f_right  = \cell_7_6.out_reg [3] ? _02816_ : _02815_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_6.data [0] <= 1'h0;
    else if (_00007_) \state_6_6.data [0] <= _00221_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_6.data [1] <= 1'h0;
    else if (_00007_) \state_6_6.data [1] <= _00222_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_6.data [2] <= 1'h0;
    else if (_00007_) \state_6_6.data [2] <= _00223_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_6.data [3] <= 1'h0;
    else if (_00007_) \state_6_6.data [3] <= _00224_;
  reg \cell_7_3.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_right_reg_reg[0]  <= \prog_7_3.data [48];
  assign \cell_7_3.program_right_reg [0] = \cell_7_3.program_right_reg_reg[0] ;
  reg \cell_7_3.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_right_reg_reg[1]  <= \prog_7_3.data [49];
  assign \cell_7_3.program_right_reg [1] = \cell_7_3.program_right_reg_reg[1] ;
  reg \cell_7_3.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_right_reg_reg[4]  <= \prog_7_3.data [52];
  assign \cell_7_3.program_right_reg [4] = \cell_7_3.program_right_reg_reg[4] ;
  reg \cell_7_3.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_right_reg_reg[5]  <= \prog_7_3.data [53];
  assign \cell_7_3.program_right_reg [5] = \cell_7_3.program_right_reg_reg[5] ;
  reg \cell_7_3.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_right_reg_reg[8]  <= \prog_7_3.data [56];
  assign \cell_7_3.program_right_reg [8] = \cell_7_3.program_right_reg_reg[8] ;
  reg \cell_7_3.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_right_reg_reg[9]  <= \prog_7_3.data [57];
  assign \cell_7_3.program_right_reg [9] = \cell_7_3.program_right_reg_reg[9] ;
  reg \cell_7_3.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_right_reg_reg[12]  <= \prog_7_3.data [60];
  assign \cell_7_3.program_right_reg [12] = \cell_7_3.program_right_reg_reg[12] ;
  reg \cell_7_3.program_right_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_right_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_right_reg_reg[13]  <= \prog_7_3.data [61];
  assign \cell_7_3.program_right_reg [13] = \cell_7_3.program_right_reg_reg[13] ;
  reg \cell_7_3.out_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_3.out_reg_reg[0]  <= 1'h0;
    else if (global_run_enable) \cell_7_3.out_reg_reg[0]  <= \cell_7_3.f_up ;
  assign \cell_7_3.out_reg [0] = \cell_7_3.out_reg_reg[0] ;
  reg \cell_7_3.out_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_3.out_reg_reg[2]  <= 1'h0;
    else if (global_run_enable) \cell_7_3.out_reg_reg[2]  <= \cell_7_3.f_left ;
  assign \cell_7_3.out_reg [2] = \cell_7_3.out_reg_reg[2] ;
  reg \cell_7_3.out_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_3.out_reg_reg[3]  <= 1'h0;
    else if (global_run_enable) \cell_7_3.out_reg_reg[3]  <= \cell_7_3.f_right ;
  assign \cell_7_3.out_reg [3] = \cell_7_3.out_reg_reg[3] ;
  reg \cell_7_5.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_left_reg_reg[0]  <= \prog_7_5.data [32];
  assign \cell_7_5.program_left_reg [0] = \cell_7_5.program_left_reg_reg[0] ;
  reg \cell_7_5.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_left_reg_reg[1]  <= \prog_7_5.data [33];
  assign \cell_7_5.program_left_reg [1] = \cell_7_5.program_left_reg_reg[1] ;
  reg \cell_7_5.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_left_reg_reg[4]  <= \prog_7_5.data [36];
  assign \cell_7_5.program_left_reg [4] = \cell_7_5.program_left_reg_reg[4] ;
  reg \cell_7_5.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_left_reg_reg[5]  <= \prog_7_5.data [37];
  assign \cell_7_5.program_left_reg [5] = \cell_7_5.program_left_reg_reg[5] ;
  reg \cell_7_5.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_left_reg_reg[8]  <= \prog_7_5.data [40];
  assign \cell_7_5.program_left_reg [8] = \cell_7_5.program_left_reg_reg[8] ;
  reg \cell_7_5.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_left_reg_reg[9]  <= \prog_7_5.data [41];
  assign \cell_7_5.program_left_reg [9] = \cell_7_5.program_left_reg_reg[9] ;
  reg \cell_7_5.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_left_reg_reg[12]  <= \prog_7_5.data [44];
  assign \cell_7_5.program_left_reg [12] = \cell_7_5.program_left_reg_reg[12] ;
  reg \cell_7_5.program_left_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_left_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_left_reg_reg[13]  <= \prog_7_5.data [45];
  assign \cell_7_5.program_left_reg [13] = \cell_7_5.program_left_reg_reg[13] ;
  reg \cell_7_5.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_right_reg_reg[0]  <= \prog_7_5.data [48];
  assign \cell_7_5.program_right_reg [0] = \cell_7_5.program_right_reg_reg[0] ;
  reg \cell_7_5.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_right_reg_reg[1]  <= \prog_7_5.data [49];
  assign \cell_7_5.program_right_reg [1] = \cell_7_5.program_right_reg_reg[1] ;
  reg \cell_7_5.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_right_reg_reg[4]  <= \prog_7_5.data [52];
  assign \cell_7_5.program_right_reg [4] = \cell_7_5.program_right_reg_reg[4] ;
  reg \cell_7_5.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_right_reg_reg[5]  <= \prog_7_5.data [53];
  assign \cell_7_5.program_right_reg [5] = \cell_7_5.program_right_reg_reg[5] ;
  reg \cell_7_5.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_right_reg_reg[8]  <= \prog_7_5.data [56];
  assign \cell_7_5.program_right_reg [8] = \cell_7_5.program_right_reg_reg[8] ;
  reg \cell_7_5.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_right_reg_reg[9]  <= \prog_7_5.data [57];
  assign \cell_7_5.program_right_reg [9] = \cell_7_5.program_right_reg_reg[9] ;
  reg \cell_7_5.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_right_reg_reg[12]  <= \prog_7_5.data [60];
  assign \cell_7_5.program_right_reg [12] = \cell_7_5.program_right_reg_reg[12] ;
  reg \cell_7_5.program_right_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_right_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_right_reg_reg[13]  <= \prog_7_5.data [61];
  assign \cell_7_5.program_right_reg [13] = \cell_7_5.program_right_reg_reg[13] ;
  reg \cell_7_5.out_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_5.out_reg_reg[0]  <= 1'h0;
    else if (global_run_enable) \cell_7_5.out_reg_reg[0]  <= \cell_7_5.f_up ;
  assign \cell_7_5.out_reg [0] = \cell_7_5.out_reg_reg[0] ;
  reg \cell_7_5.out_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_5.out_reg_reg[2]  <= 1'h0;
    else if (global_run_enable) \cell_7_5.out_reg_reg[2]  <= \cell_7_5.f_left ;
  assign \cell_7_5.out_reg [2] = \cell_7_5.out_reg_reg[2] ;
  reg \cell_7_5.out_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_5.out_reg_reg[3]  <= 1'h0;
    else if (global_run_enable) \cell_7_5.out_reg_reg[3]  <= \cell_7_5.f_right ;
  assign \cell_7_5.out_reg [3] = \cell_7_5.out_reg_reg[3] ;
  reg \cell_7_5.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_up_reg_reg[0]  <= \prog_7_5.data [0];
  assign \cell_7_5.program_up_reg [0] = \cell_7_5.program_up_reg_reg[0] ;
  reg \cell_7_5.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_up_reg_reg[1]  <= \prog_7_5.data [1];
  assign \cell_7_5.program_up_reg [1] = \cell_7_5.program_up_reg_reg[1] ;
  reg \cell_7_5.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_up_reg_reg[4]  <= \prog_7_5.data [4];
  assign \cell_7_5.program_up_reg [4] = \cell_7_5.program_up_reg_reg[4] ;
  reg \cell_7_5.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_up_reg_reg[5]  <= \prog_7_5.data [5];
  assign \cell_7_5.program_up_reg [5] = \cell_7_5.program_up_reg_reg[5] ;
  reg \cell_7_5.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_up_reg_reg[8]  <= \prog_7_5.data [8];
  assign \cell_7_5.program_up_reg [8] = \cell_7_5.program_up_reg_reg[8] ;
  reg \cell_7_5.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_up_reg_reg[9]  <= \prog_7_5.data [9];
  assign \cell_7_5.program_up_reg [9] = \cell_7_5.program_up_reg_reg[9] ;
  reg \cell_7_5.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_up_reg_reg[12]  <= \prog_7_5.data [12];
  assign \cell_7_5.program_up_reg [12] = \cell_7_5.program_up_reg_reg[12] ;
  reg \cell_7_5.program_up_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_5.program_up_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_5.program_up_reg_reg[13]  <= \prog_7_5.data [13];
  assign \cell_7_5.program_up_reg [13] = \cell_7_5.program_up_reg_reg[13] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_0.data [0] <= 1'h0;
    else if (_00007_) \state_5_0.data [0] <= _00165_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_0.data [1] <= 1'h0;
    else if (_00007_) \state_5_0.data [1] <= _00166_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_0.data [2] <= 1'h0;
    else if (_00007_) \state_5_0.data [2] <= _00167_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_0.data [3] <= 1'h0;
    else if (_00007_) \state_5_0.data [3] <= _00168_;
  reg \cell_7_6.out_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_6.out_reg_reg[0]  <= 1'h0;
    else if (global_run_enable) \cell_7_6.out_reg_reg[0]  <= \cell_7_6.f_up ;
  assign \cell_7_6.out_reg [0] = \cell_7_6.out_reg_reg[0] ;
  reg \cell_7_6.out_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_6.out_reg_reg[2]  <= 1'h0;
    else if (global_run_enable) \cell_7_6.out_reg_reg[2]  <= \cell_7_6.f_left ;
  assign \cell_7_6.out_reg [2] = \cell_7_6.out_reg_reg[2] ;
  reg \cell_7_6.out_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_6.out_reg_reg[3]  <= 1'h0;
    else if (global_run_enable) \cell_7_6.out_reg_reg[3]  <= \cell_7_6.f_right ;
  assign \cell_7_6.out_reg [3] = \cell_7_6.out_reg_reg[3] ;
  reg \cell_7_7.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_up_reg_reg[0]  <= \prog_7_7.data [0];
  assign \cell_7_7.program_up_reg [0] = \cell_7_7.program_up_reg_reg[0] ;
  reg \cell_7_7.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_up_reg_reg[1]  <= \prog_7_7.data [1];
  assign \cell_7_7.program_up_reg [1] = \cell_7_7.program_up_reg_reg[1] ;
  reg \cell_7_7.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_up_reg_reg[4]  <= \prog_7_7.data [4];
  assign \cell_7_7.program_up_reg [4] = \cell_7_7.program_up_reg_reg[4] ;
  reg \cell_7_7.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_up_reg_reg[5]  <= \prog_7_7.data [5];
  assign \cell_7_7.program_up_reg [5] = \cell_7_7.program_up_reg_reg[5] ;
  reg \cell_7_7.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_down_reg_reg[0]  <= \prog_7_7.data [16];
  assign \cell_7_7.program_down_reg [0] = \cell_7_7.program_down_reg_reg[0] ;
  reg \cell_7_7.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_down_reg_reg[1]  <= \prog_7_7.data [17];
  assign \cell_7_7.program_down_reg [1] = \cell_7_7.program_down_reg_reg[1] ;
  reg \cell_7_7.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_down_reg_reg[4]  <= \prog_7_7.data [20];
  assign \cell_7_7.program_down_reg [4] = \cell_7_7.program_down_reg_reg[4] ;
  reg \cell_7_7.program_down_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_down_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_down_reg_reg[5]  <= \prog_7_7.data [21];
  assign \cell_7_7.program_down_reg [5] = \cell_7_7.program_down_reg_reg[5] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [0] <= \prog_0_0.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [1] <= \prog_0_0.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [2] <= \prog_0_0.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [3] <= \prog_0_0.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [4] <= \prog_0_0.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [5] <= \prog_0_0.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [6] <= \prog_0_0.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [7] <= \prog_0_0.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [8] <= \prog_0_0.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [9] <= \prog_0_0.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [10] <= \prog_0_0.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [11] <= \prog_0_0.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [12] <= \prog_0_0.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [13] <= \prog_0_0.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [14] <= \prog_0_0.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [15] <= \prog_0_0.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [16] <= \prog_0_0.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [17] <= \prog_0_0.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [18] <= \prog_0_0.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [19] <= \prog_0_0.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [20] <= \prog_0_0.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [21] <= \prog_0_0.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [22] <= \prog_0_0.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [23] <= \prog_0_0.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [24] <= \prog_0_0.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [25] <= \prog_0_0.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [26] <= \prog_0_0.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [27] <= \prog_0_0.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [28] <= \prog_0_0.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [29] <= \prog_0_0.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [30] <= \prog_0_0.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [31] <= \prog_0_0.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [32] <= \prog_0_0.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [33] <= \prog_0_0.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [34] <= \prog_0_0.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [35] <= \prog_0_0.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [36] <= \prog_0_0.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [37] <= \prog_0_0.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [38] <= \prog_0_0.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [39] <= \prog_0_0.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [40] <= \prog_0_0.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [41] <= \prog_0_0.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [42] <= \prog_0_0.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [43] <= \prog_0_0.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [44] <= \prog_0_0.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [45] <= \prog_0_0.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [46] <= \prog_0_0.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [47] <= \prog_0_0.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [48] <= \prog_0_0.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [49] <= \prog_0_0.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [50] <= \prog_0_0.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [51] <= \prog_0_0.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [52] <= \prog_0_0.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [53] <= \prog_0_0.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [54] <= \prog_0_0.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [55] <= \prog_0_0.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [56] <= \prog_0_0.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [57] <= \prog_0_0.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [58] <= \prog_0_0.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [59] <= \prog_0_0.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [60] <= \prog_0_0.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [61] <= \prog_0_0.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [62] <= \prog_0_0.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_0.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_0.data [63] <= global_program_mem_in;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [0] <= \prog_0_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [1] <= \prog_0_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [2] <= \prog_0_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [3] <= \prog_0_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [4] <= \prog_0_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [5] <= \prog_0_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [6] <= \prog_0_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [7] <= \prog_0_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [8] <= \prog_0_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [9] <= \prog_0_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [10] <= \prog_0_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [11] <= \prog_0_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [12] <= \prog_0_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [13] <= \prog_0_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [14] <= \prog_0_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [15] <= \prog_0_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [16] <= \prog_0_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [17] <= \prog_0_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [18] <= \prog_0_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [19] <= \prog_0_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [20] <= \prog_0_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [21] <= \prog_0_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [22] <= \prog_0_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [23] <= \prog_0_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [24] <= \prog_0_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [25] <= \prog_0_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [26] <= \prog_0_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [27] <= \prog_0_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [28] <= \prog_0_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [29] <= \prog_0_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [30] <= \prog_0_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [31] <= \prog_0_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [32] <= \prog_0_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [33] <= \prog_0_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [34] <= \prog_0_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [35] <= \prog_0_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [36] <= \prog_0_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [37] <= \prog_0_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [38] <= \prog_0_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [39] <= \prog_0_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [40] <= \prog_0_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [41] <= \prog_0_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [42] <= \prog_0_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [43] <= \prog_0_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [44] <= \prog_0_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [45] <= \prog_0_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [46] <= \prog_0_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [47] <= \prog_0_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [48] <= \prog_0_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [49] <= \prog_0_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [50] <= \prog_0_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [51] <= \prog_0_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [52] <= \prog_0_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [53] <= \prog_0_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [54] <= \prog_0_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [55] <= \prog_0_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [56] <= \prog_0_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [57] <= \prog_0_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [58] <= \prog_0_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [59] <= \prog_0_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [60] <= \prog_0_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [61] <= \prog_0_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [62] <= \prog_0_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_2.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_2.data [63] <= \prog_0_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [0] <= \prog_0_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [1] <= \prog_0_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [2] <= \prog_0_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [3] <= \prog_0_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [4] <= \prog_0_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [5] <= \prog_0_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [6] <= \prog_0_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [7] <= \prog_0_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [8] <= \prog_0_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [9] <= \prog_0_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [10] <= \prog_0_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [11] <= \prog_0_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [12] <= \prog_0_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [13] <= \prog_0_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [14] <= \prog_0_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [15] <= \prog_0_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [16] <= \prog_0_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [17] <= \prog_0_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [18] <= \prog_0_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [19] <= \prog_0_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [20] <= \prog_0_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [21] <= \prog_0_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [22] <= \prog_0_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [23] <= \prog_0_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [24] <= \prog_0_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [25] <= \prog_0_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [26] <= \prog_0_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [27] <= \prog_0_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [28] <= \prog_0_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [29] <= \prog_0_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [30] <= \prog_0_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [31] <= \prog_0_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [32] <= \prog_0_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [33] <= \prog_0_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [34] <= \prog_0_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [35] <= \prog_0_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [36] <= \prog_0_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [37] <= \prog_0_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [38] <= \prog_0_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [39] <= \prog_0_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [40] <= \prog_0_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [41] <= \prog_0_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [42] <= \prog_0_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [43] <= \prog_0_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [44] <= \prog_0_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [45] <= \prog_0_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [46] <= \prog_0_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [47] <= \prog_0_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [48] <= \prog_0_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [49] <= \prog_0_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [50] <= \prog_0_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [51] <= \prog_0_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [52] <= \prog_0_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [53] <= \prog_0_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [54] <= \prog_0_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [55] <= \prog_0_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [56] <= \prog_0_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [57] <= \prog_0_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [58] <= \prog_0_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [59] <= \prog_0_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [60] <= \prog_0_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [61] <= \prog_0_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [62] <= \prog_0_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_5.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_5.data [63] <= \prog_0_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [0] <= \prog_0_7.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [1] <= \prog_0_7.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [2] <= \prog_0_7.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [3] <= \prog_0_7.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [4] <= \prog_0_7.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [5] <= \prog_0_7.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [6] <= \prog_0_7.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [7] <= \prog_0_7.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [8] <= \prog_0_7.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [9] <= \prog_0_7.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [10] <= \prog_0_7.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [11] <= \prog_0_7.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [12] <= \prog_0_7.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [13] <= \prog_0_7.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [14] <= \prog_0_7.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [15] <= \prog_0_7.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [16] <= \prog_0_7.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [17] <= \prog_0_7.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [18] <= \prog_0_7.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [19] <= \prog_0_7.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [20] <= \prog_0_7.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [21] <= \prog_0_7.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [22] <= \prog_0_7.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [23] <= \prog_0_7.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [24] <= \prog_0_7.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [25] <= \prog_0_7.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [26] <= \prog_0_7.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [27] <= \prog_0_7.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [28] <= \prog_0_7.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [29] <= \prog_0_7.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [30] <= \prog_0_7.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [31] <= \prog_0_7.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [32] <= \prog_0_7.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [33] <= \prog_0_7.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [34] <= \prog_0_7.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [35] <= \prog_0_7.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [36] <= \prog_0_7.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [37] <= \prog_0_7.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [38] <= \prog_0_7.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [39] <= \prog_0_7.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [40] <= \prog_0_7.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [41] <= \prog_0_7.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [42] <= \prog_0_7.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [43] <= \prog_0_7.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [44] <= \prog_0_7.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [45] <= \prog_0_7.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [46] <= \prog_0_7.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [47] <= \prog_0_7.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [48] <= \prog_0_7.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [49] <= \prog_0_7.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [50] <= \prog_0_7.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [51] <= \prog_0_7.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [52] <= \prog_0_7.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [53] <= \prog_0_7.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [54] <= \prog_0_7.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [55] <= \prog_0_7.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [56] <= \prog_0_7.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [57] <= \prog_0_7.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [58] <= \prog_0_7.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [59] <= \prog_0_7.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [60] <= \prog_0_7.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [61] <= \prog_0_7.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [62] <= \prog_0_7.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_7.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_7.data [63] <= \prog_0_6.data [0];
  reg \cell_7_1.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_up_reg_reg[0]  <= \prog_7_1.data [0];
  assign \cell_7_1.program_up_reg [0] = \cell_7_1.program_up_reg_reg[0] ;
  reg \cell_7_1.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_up_reg_reg[1]  <= \prog_7_1.data [1];
  assign \cell_7_1.program_up_reg [1] = \cell_7_1.program_up_reg_reg[1] ;
  reg \cell_7_1.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_up_reg_reg[4]  <= \prog_7_1.data [4];
  assign \cell_7_1.program_up_reg [4] = \cell_7_1.program_up_reg_reg[4] ;
  reg \cell_7_1.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_up_reg_reg[5]  <= \prog_7_1.data [5];
  assign \cell_7_1.program_up_reg [5] = \cell_7_1.program_up_reg_reg[5] ;
  reg \cell_7_1.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_up_reg_reg[8]  <= \prog_7_1.data [8];
  assign \cell_7_1.program_up_reg [8] = \cell_7_1.program_up_reg_reg[8] ;
  reg \cell_7_1.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_up_reg_reg[9]  <= \prog_7_1.data [9];
  assign \cell_7_1.program_up_reg [9] = \cell_7_1.program_up_reg_reg[9] ;
  reg \cell_7_1.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_up_reg_reg[12]  <= \prog_7_1.data [12];
  assign \cell_7_1.program_up_reg [12] = \cell_7_1.program_up_reg_reg[12] ;
  reg \cell_7_1.program_up_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_up_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_up_reg_reg[13]  <= \prog_7_1.data [13];
  assign \cell_7_1.program_up_reg [13] = \cell_7_1.program_up_reg_reg[13] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [0] <= \prog_1_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [1] <= \prog_1_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [2] <= \prog_1_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [3] <= \prog_1_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [4] <= \prog_1_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [5] <= \prog_1_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [6] <= \prog_1_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [7] <= \prog_1_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [8] <= \prog_1_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [9] <= \prog_1_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [10] <= \prog_1_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [11] <= \prog_1_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [12] <= \prog_1_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [13] <= \prog_1_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [14] <= \prog_1_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [15] <= \prog_1_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [16] <= \prog_1_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [17] <= \prog_1_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [18] <= \prog_1_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [19] <= \prog_1_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [20] <= \prog_1_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [21] <= \prog_1_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [22] <= \prog_1_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [23] <= \prog_1_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [24] <= \prog_1_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [25] <= \prog_1_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [26] <= \prog_1_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [27] <= \prog_1_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [28] <= \prog_1_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [29] <= \prog_1_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [30] <= \prog_1_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [31] <= \prog_1_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [32] <= \prog_1_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [33] <= \prog_1_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [34] <= \prog_1_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [35] <= \prog_1_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [36] <= \prog_1_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [37] <= \prog_1_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [38] <= \prog_1_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [39] <= \prog_1_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [40] <= \prog_1_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [41] <= \prog_1_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [42] <= \prog_1_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [43] <= \prog_1_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [44] <= \prog_1_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [45] <= \prog_1_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [46] <= \prog_1_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [47] <= \prog_1_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [48] <= \prog_1_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [49] <= \prog_1_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [50] <= \prog_1_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [51] <= \prog_1_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [52] <= \prog_1_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [53] <= \prog_1_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [54] <= \prog_1_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [55] <= \prog_1_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [56] <= \prog_1_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [57] <= \prog_1_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [58] <= \prog_1_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [59] <= \prog_1_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [60] <= \prog_1_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [61] <= \prog_1_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [62] <= \prog_1_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_2.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_2.data [63] <= \prog_1_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [0] <= \prog_1_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [1] <= \prog_1_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [2] <= \prog_1_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [3] <= \prog_1_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [4] <= \prog_1_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [5] <= \prog_1_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [6] <= \prog_1_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [7] <= \prog_1_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [8] <= \prog_1_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [9] <= \prog_1_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [10] <= \prog_1_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [11] <= \prog_1_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [12] <= \prog_1_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [13] <= \prog_1_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [14] <= \prog_1_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [15] <= \prog_1_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [16] <= \prog_1_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [17] <= \prog_1_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [18] <= \prog_1_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [19] <= \prog_1_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [20] <= \prog_1_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [21] <= \prog_1_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [22] <= \prog_1_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [23] <= \prog_1_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [24] <= \prog_1_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [25] <= \prog_1_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [26] <= \prog_1_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [27] <= \prog_1_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [28] <= \prog_1_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [29] <= \prog_1_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [30] <= \prog_1_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [31] <= \prog_1_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [32] <= \prog_1_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [33] <= \prog_1_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [34] <= \prog_1_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [35] <= \prog_1_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [36] <= \prog_1_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [37] <= \prog_1_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [38] <= \prog_1_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [39] <= \prog_1_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [40] <= \prog_1_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [41] <= \prog_1_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [42] <= \prog_1_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [43] <= \prog_1_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [44] <= \prog_1_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [45] <= \prog_1_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [46] <= \prog_1_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [47] <= \prog_1_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [48] <= \prog_1_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [49] <= \prog_1_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [50] <= \prog_1_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [51] <= \prog_1_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [52] <= \prog_1_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [53] <= \prog_1_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [54] <= \prog_1_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [55] <= \prog_1_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [56] <= \prog_1_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [57] <= \prog_1_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [58] <= \prog_1_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [59] <= \prog_1_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [60] <= \prog_1_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [61] <= \prog_1_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [62] <= \prog_1_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_4.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_4.data [63] <= \prog_1_5.data [0];
  reg \cell_7_0.out_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_0.out_reg_reg[0]  <= 1'h0;
    else if (global_run_enable) \cell_7_0.out_reg_reg[0]  <= \cell_7_0.f_up ;
  assign \cell_7_0.out_reg [0] = \cell_7_0.out_reg_reg[0] ;
  reg \cell_7_0.out_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_0.out_reg_reg[3]  <= 1'h0;
    else if (global_run_enable) \cell_7_0.out_reg_reg[3]  <= \cell_7_0.f_right ;
  assign \cell_7_0.out_reg [3] = \cell_7_0.out_reg_reg[3] ;
  reg \cell_7_0.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_0.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_0.program_right_reg_reg[0]  <= \prog_7_0.data [48];
  assign \cell_7_0.program_right_reg [0] = \cell_7_0.program_right_reg_reg[0] ;
  reg \cell_7_0.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_0.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_0.program_right_reg_reg[1]  <= \prog_7_0.data [49];
  assign \cell_7_0.program_right_reg [1] = \cell_7_0.program_right_reg_reg[1] ;
  reg \cell_7_0.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_0.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_0.program_right_reg_reg[8]  <= \prog_7_0.data [56];
  assign \cell_7_0.program_right_reg [8] = \cell_7_0.program_right_reg_reg[8] ;
  reg \cell_7_0.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_0.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_0.program_right_reg_reg[9]  <= \prog_7_0.data [57];
  assign \cell_7_0.program_right_reg [9] = \cell_7_0.program_right_reg_reg[9] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [0] <= \prog_1_7.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [1] <= \prog_1_7.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [2] <= \prog_1_7.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [3] <= \prog_1_7.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [4] <= \prog_1_7.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [5] <= \prog_1_7.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [6] <= \prog_1_7.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [7] <= \prog_1_7.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [8] <= \prog_1_7.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [9] <= \prog_1_7.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [10] <= \prog_1_7.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [11] <= \prog_1_7.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [12] <= \prog_1_7.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [13] <= \prog_1_7.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [14] <= \prog_1_7.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [15] <= \prog_1_7.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [16] <= \prog_1_7.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [17] <= \prog_1_7.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [18] <= \prog_1_7.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [19] <= \prog_1_7.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [20] <= \prog_1_7.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [21] <= \prog_1_7.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [22] <= \prog_1_7.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [23] <= \prog_1_7.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [24] <= \prog_1_7.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [25] <= \prog_1_7.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [26] <= \prog_1_7.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [27] <= \prog_1_7.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [28] <= \prog_1_7.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [29] <= \prog_1_7.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [30] <= \prog_1_7.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [31] <= \prog_1_7.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [32] <= \prog_1_7.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [33] <= \prog_1_7.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [34] <= \prog_1_7.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [35] <= \prog_1_7.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [36] <= \prog_1_7.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [37] <= \prog_1_7.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [38] <= \prog_1_7.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [39] <= \prog_1_7.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [40] <= \prog_1_7.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [41] <= \prog_1_7.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [42] <= \prog_1_7.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [43] <= \prog_1_7.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [44] <= \prog_1_7.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [45] <= \prog_1_7.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [46] <= \prog_1_7.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [47] <= \prog_1_7.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [48] <= \prog_1_7.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [49] <= \prog_1_7.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [50] <= \prog_1_7.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [51] <= \prog_1_7.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [52] <= \prog_1_7.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [53] <= \prog_1_7.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [54] <= \prog_1_7.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [55] <= \prog_1_7.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [56] <= \prog_1_7.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [57] <= \prog_1_7.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [58] <= \prog_1_7.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [59] <= \prog_1_7.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [60] <= \prog_1_7.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [61] <= \prog_1_7.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [62] <= \prog_1_7.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_7.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_7.data [63] <= \prog_0_7.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [0] <= \prog_2_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [1] <= \prog_2_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [2] <= \prog_2_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [3] <= \prog_2_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [4] <= \prog_2_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [5] <= \prog_2_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [6] <= \prog_2_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [7] <= \prog_2_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [8] <= \prog_2_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [9] <= \prog_2_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [10] <= \prog_2_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [11] <= \prog_2_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [12] <= \prog_2_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [13] <= \prog_2_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [14] <= \prog_2_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [15] <= \prog_2_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [16] <= \prog_2_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [17] <= \prog_2_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [18] <= \prog_2_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [19] <= \prog_2_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [20] <= \prog_2_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [21] <= \prog_2_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [22] <= \prog_2_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [23] <= \prog_2_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [24] <= \prog_2_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [25] <= \prog_2_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [26] <= \prog_2_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [27] <= \prog_2_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [28] <= \prog_2_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [29] <= \prog_2_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [30] <= \prog_2_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [31] <= \prog_2_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [32] <= \prog_2_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [33] <= \prog_2_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [34] <= \prog_2_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [35] <= \prog_2_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [36] <= \prog_2_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [37] <= \prog_2_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [38] <= \prog_2_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [39] <= \prog_2_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [40] <= \prog_2_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [41] <= \prog_2_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [42] <= \prog_2_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [43] <= \prog_2_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [44] <= \prog_2_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [45] <= \prog_2_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [46] <= \prog_2_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [47] <= \prog_2_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [48] <= \prog_2_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [49] <= \prog_2_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [50] <= \prog_2_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [51] <= \prog_2_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [52] <= \prog_2_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [53] <= \prog_2_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [54] <= \prog_2_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [55] <= \prog_2_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [56] <= \prog_2_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [57] <= \prog_2_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [58] <= \prog_2_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [59] <= \prog_2_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [60] <= \prog_2_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [61] <= \prog_2_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [62] <= \prog_2_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_1.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_1.data [63] <= \prog_2_0.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [0] <= \prog_2_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [1] <= \prog_2_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [2] <= \prog_2_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [3] <= \prog_2_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [4] <= \prog_2_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [5] <= \prog_2_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [6] <= \prog_2_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [7] <= \prog_2_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [8] <= \prog_2_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [9] <= \prog_2_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [10] <= \prog_2_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [11] <= \prog_2_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [12] <= \prog_2_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [13] <= \prog_2_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [14] <= \prog_2_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [15] <= \prog_2_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [16] <= \prog_2_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [17] <= \prog_2_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [18] <= \prog_2_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [19] <= \prog_2_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [20] <= \prog_2_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [21] <= \prog_2_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [22] <= \prog_2_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [23] <= \prog_2_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [24] <= \prog_2_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [25] <= \prog_2_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [26] <= \prog_2_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [27] <= \prog_2_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [28] <= \prog_2_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [29] <= \prog_2_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [30] <= \prog_2_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [31] <= \prog_2_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [32] <= \prog_2_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [33] <= \prog_2_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [34] <= \prog_2_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [35] <= \prog_2_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [36] <= \prog_2_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [37] <= \prog_2_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [38] <= \prog_2_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [39] <= \prog_2_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [40] <= \prog_2_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [41] <= \prog_2_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [42] <= \prog_2_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [43] <= \prog_2_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [44] <= \prog_2_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [45] <= \prog_2_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [46] <= \prog_2_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [47] <= \prog_2_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [48] <= \prog_2_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [49] <= \prog_2_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [50] <= \prog_2_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [51] <= \prog_2_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [52] <= \prog_2_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [53] <= \prog_2_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [54] <= \prog_2_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [55] <= \prog_2_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [56] <= \prog_2_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [57] <= \prog_2_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [58] <= \prog_2_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [59] <= \prog_2_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [60] <= \prog_2_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [61] <= \prog_2_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [62] <= \prog_2_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_4.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_4.data [63] <= \prog_2_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_2.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_6_2.out_reg [0] <= \cell_6_2.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_2.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_6_2.out_reg [1] <= \cell_6_2.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_2.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_6_2.out_reg [2] <= \cell_6_2.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_2.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_6_2.out_reg [3] <= \cell_6_2.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [0] <= \prog_6_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [1] <= \prog_6_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [2] <= \prog_6_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [3] <= \prog_6_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [4] <= \prog_6_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [5] <= \prog_6_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [6] <= \prog_6_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [7] <= \prog_6_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [8] <= \prog_6_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [9] <= \prog_6_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [10] <= \prog_6_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [11] <= \prog_6_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [12] <= \prog_6_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [13] <= \prog_6_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [14] <= \prog_6_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_right_reg [15] <= \prog_6_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [0] <= \prog_6_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [1] <= \prog_6_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [2] <= \prog_6_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [3] <= \prog_6_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [4] <= \prog_6_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [5] <= \prog_6_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [6] <= \prog_6_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [7] <= \prog_6_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [8] <= \prog_6_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [9] <= \prog_6_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [10] <= \prog_6_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [11] <= \prog_6_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [12] <= \prog_6_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [13] <= \prog_6_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [14] <= \prog_6_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_left_reg [15] <= \prog_6_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [0] <= \prog_6_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [1] <= \prog_6_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [2] <= \prog_6_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [3] <= \prog_6_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [4] <= \prog_6_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [5] <= \prog_6_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [6] <= \prog_6_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [7] <= \prog_6_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [8] <= \prog_6_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [9] <= \prog_6_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [10] <= \prog_6_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [11] <= \prog_6_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [12] <= \prog_6_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [13] <= \prog_6_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [14] <= \prog_6_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_down_reg [15] <= \prog_6_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [0] <= \prog_6_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [1] <= \prog_6_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [2] <= \prog_6_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [3] <= \prog_6_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [4] <= \prog_6_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [5] <= \prog_6_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [6] <= \prog_6_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [7] <= \prog_6_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [8] <= \prog_6_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [9] <= \prog_6_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [10] <= \prog_6_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [11] <= \prog_6_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [12] <= \prog_6_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [13] <= \prog_6_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [14] <= \prog_6_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_2.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_2.program_up_reg [15] <= \prog_6_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [0] <= \prog_2_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [1] <= \prog_2_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [2] <= \prog_2_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [3] <= \prog_2_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [4] <= \prog_2_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [5] <= \prog_2_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [6] <= \prog_2_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [7] <= \prog_2_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [8] <= \prog_2_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [9] <= \prog_2_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [10] <= \prog_2_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [11] <= \prog_2_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [12] <= \prog_2_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [13] <= \prog_2_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [14] <= \prog_2_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [15] <= \prog_2_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [16] <= \prog_2_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [17] <= \prog_2_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [18] <= \prog_2_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [19] <= \prog_2_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [20] <= \prog_2_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [21] <= \prog_2_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [22] <= \prog_2_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [23] <= \prog_2_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [24] <= \prog_2_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [25] <= \prog_2_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [26] <= \prog_2_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [27] <= \prog_2_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [28] <= \prog_2_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [29] <= \prog_2_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [30] <= \prog_2_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [31] <= \prog_2_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [32] <= \prog_2_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [33] <= \prog_2_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [34] <= \prog_2_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [35] <= \prog_2_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [36] <= \prog_2_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [37] <= \prog_2_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [38] <= \prog_2_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [39] <= \prog_2_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [40] <= \prog_2_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [41] <= \prog_2_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [42] <= \prog_2_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [43] <= \prog_2_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [44] <= \prog_2_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [45] <= \prog_2_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [46] <= \prog_2_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [47] <= \prog_2_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [48] <= \prog_2_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [49] <= \prog_2_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [50] <= \prog_2_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [51] <= \prog_2_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [52] <= \prog_2_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [53] <= \prog_2_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [54] <= \prog_2_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [55] <= \prog_2_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [56] <= \prog_2_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [57] <= \prog_2_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [58] <= \prog_2_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [59] <= \prog_2_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [60] <= \prog_2_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [61] <= \prog_2_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [62] <= \prog_2_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_6.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_6.data [63] <= \prog_2_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [0] <= \prog_3_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [1] <= \prog_3_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [2] <= \prog_3_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [3] <= \prog_3_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [4] <= \prog_3_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [5] <= \prog_3_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [6] <= \prog_3_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [7] <= \prog_3_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [8] <= \prog_3_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [9] <= \prog_3_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [10] <= \prog_3_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [11] <= \prog_3_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [12] <= \prog_3_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [13] <= \prog_3_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [14] <= \prog_3_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [15] <= \prog_3_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [16] <= \prog_3_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [17] <= \prog_3_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [18] <= \prog_3_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [19] <= \prog_3_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [20] <= \prog_3_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [21] <= \prog_3_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [22] <= \prog_3_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [23] <= \prog_3_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [24] <= \prog_3_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [25] <= \prog_3_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [26] <= \prog_3_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [27] <= \prog_3_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [28] <= \prog_3_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [29] <= \prog_3_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [30] <= \prog_3_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [31] <= \prog_3_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [32] <= \prog_3_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [33] <= \prog_3_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [34] <= \prog_3_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [35] <= \prog_3_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [36] <= \prog_3_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [37] <= \prog_3_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [38] <= \prog_3_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [39] <= \prog_3_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [40] <= \prog_3_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [41] <= \prog_3_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [42] <= \prog_3_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [43] <= \prog_3_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [44] <= \prog_3_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [45] <= \prog_3_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [46] <= \prog_3_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [47] <= \prog_3_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [48] <= \prog_3_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [49] <= \prog_3_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [50] <= \prog_3_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [51] <= \prog_3_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [52] <= \prog_3_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [53] <= \prog_3_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [54] <= \prog_3_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [55] <= \prog_3_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [56] <= \prog_3_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [57] <= \prog_3_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [58] <= \prog_3_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [59] <= \prog_3_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [60] <= \prog_3_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [61] <= \prog_3_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [62] <= \prog_3_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_1.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_1.data [63] <= \prog_3_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [0] <= \prog_3_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [1] <= \prog_3_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [2] <= \prog_3_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [3] <= \prog_3_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [4] <= \prog_3_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [5] <= \prog_3_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [6] <= \prog_3_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [7] <= \prog_3_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [8] <= \prog_3_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [9] <= \prog_3_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [10] <= \prog_3_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [11] <= \prog_3_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [12] <= \prog_3_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [13] <= \prog_3_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [14] <= \prog_3_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [15] <= \prog_3_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [16] <= \prog_3_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [17] <= \prog_3_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [18] <= \prog_3_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [19] <= \prog_3_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [20] <= \prog_3_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [21] <= \prog_3_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [22] <= \prog_3_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [23] <= \prog_3_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [24] <= \prog_3_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [25] <= \prog_3_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [26] <= \prog_3_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [27] <= \prog_3_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [28] <= \prog_3_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [29] <= \prog_3_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [30] <= \prog_3_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [31] <= \prog_3_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [32] <= \prog_3_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [33] <= \prog_3_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [34] <= \prog_3_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [35] <= \prog_3_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [36] <= \prog_3_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [37] <= \prog_3_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [38] <= \prog_3_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [39] <= \prog_3_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [40] <= \prog_3_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [41] <= \prog_3_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [42] <= \prog_3_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [43] <= \prog_3_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [44] <= \prog_3_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [45] <= \prog_3_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [46] <= \prog_3_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [47] <= \prog_3_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [48] <= \prog_3_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [49] <= \prog_3_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [50] <= \prog_3_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [51] <= \prog_3_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [52] <= \prog_3_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [53] <= \prog_3_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [54] <= \prog_3_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [55] <= \prog_3_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [56] <= \prog_3_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [57] <= \prog_3_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [58] <= \prog_3_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [59] <= \prog_3_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [60] <= \prog_3_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [61] <= \prog_3_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [62] <= \prog_3_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_3.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_3.data [63] <= \prog_3_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_4.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_5_4.out_reg [0] <= \cell_5_4.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_4.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_5_4.out_reg [1] <= \cell_5_4.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_4.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_5_4.out_reg [2] <= \cell_5_4.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_4.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_5_4.out_reg [3] <= \cell_5_4.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [0] <= \prog_5_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [1] <= \prog_5_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [2] <= \prog_5_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [3] <= \prog_5_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [4] <= \prog_5_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [5] <= \prog_5_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [6] <= \prog_5_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [7] <= \prog_5_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [8] <= \prog_5_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [9] <= \prog_5_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [10] <= \prog_5_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [11] <= \prog_5_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [12] <= \prog_5_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [13] <= \prog_5_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [14] <= \prog_5_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_right_reg [15] <= \prog_5_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [0] <= \prog_5_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [1] <= \prog_5_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [2] <= \prog_5_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [3] <= \prog_5_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [4] <= \prog_5_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [5] <= \prog_5_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [6] <= \prog_5_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [7] <= \prog_5_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [8] <= \prog_5_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [9] <= \prog_5_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [10] <= \prog_5_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [11] <= \prog_5_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [12] <= \prog_5_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [13] <= \prog_5_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [14] <= \prog_5_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_left_reg [15] <= \prog_5_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [0] <= \prog_5_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [1] <= \prog_5_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [2] <= \prog_5_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [3] <= \prog_5_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [4] <= \prog_5_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [5] <= \prog_5_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [6] <= \prog_5_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [7] <= \prog_5_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [8] <= \prog_5_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [9] <= \prog_5_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [10] <= \prog_5_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [11] <= \prog_5_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [12] <= \prog_5_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [13] <= \prog_5_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [14] <= \prog_5_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_down_reg [15] <= \prog_5_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [0] <= \prog_5_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [1] <= \prog_5_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [2] <= \prog_5_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [3] <= \prog_5_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [4] <= \prog_5_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [5] <= \prog_5_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [6] <= \prog_5_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [7] <= \prog_5_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [8] <= \prog_5_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [9] <= \prog_5_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [10] <= \prog_5_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [11] <= \prog_5_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [12] <= \prog_5_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [13] <= \prog_5_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [14] <= \prog_5_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_4.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_4.program_up_reg [15] <= \prog_5_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [0] <= \prog_3_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [1] <= \prog_3_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [2] <= \prog_3_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [3] <= \prog_3_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [4] <= \prog_3_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [5] <= \prog_3_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [6] <= \prog_3_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [7] <= \prog_3_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [8] <= \prog_3_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [9] <= \prog_3_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [10] <= \prog_3_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [11] <= \prog_3_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [12] <= \prog_3_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [13] <= \prog_3_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [14] <= \prog_3_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [15] <= \prog_3_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [16] <= \prog_3_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [17] <= \prog_3_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [18] <= \prog_3_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [19] <= \prog_3_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [20] <= \prog_3_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [21] <= \prog_3_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [22] <= \prog_3_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [23] <= \prog_3_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [24] <= \prog_3_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [25] <= \prog_3_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [26] <= \prog_3_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [27] <= \prog_3_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [28] <= \prog_3_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [29] <= \prog_3_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [30] <= \prog_3_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [31] <= \prog_3_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [32] <= \prog_3_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [33] <= \prog_3_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [34] <= \prog_3_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [35] <= \prog_3_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [36] <= \prog_3_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [37] <= \prog_3_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [38] <= \prog_3_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [39] <= \prog_3_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [40] <= \prog_3_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [41] <= \prog_3_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [42] <= \prog_3_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [43] <= \prog_3_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [44] <= \prog_3_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [45] <= \prog_3_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [46] <= \prog_3_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [47] <= \prog_3_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [48] <= \prog_3_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [49] <= \prog_3_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [50] <= \prog_3_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [51] <= \prog_3_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [52] <= \prog_3_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [53] <= \prog_3_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [54] <= \prog_3_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [55] <= \prog_3_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [56] <= \prog_3_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [57] <= \prog_3_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [58] <= \prog_3_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [59] <= \prog_3_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [60] <= \prog_3_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [61] <= \prog_3_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [62] <= \prog_3_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_6.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_6.data [63] <= \prog_3_7.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_3.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_5_3.out_reg [0] <= \cell_5_3.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_3.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_5_3.out_reg [1] <= \cell_5_3.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_3.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_5_3.out_reg [2] <= \cell_5_3.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_3.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_5_3.out_reg [3] <= \cell_5_3.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [0] <= \prog_4_0.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [1] <= \prog_4_0.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [2] <= \prog_4_0.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [3] <= \prog_4_0.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [4] <= \prog_4_0.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [5] <= \prog_4_0.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [6] <= \prog_4_0.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [7] <= \prog_4_0.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [8] <= \prog_4_0.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [9] <= \prog_4_0.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [10] <= \prog_4_0.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [11] <= \prog_4_0.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [12] <= \prog_4_0.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [13] <= \prog_4_0.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [14] <= \prog_4_0.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [15] <= \prog_4_0.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [16] <= \prog_4_0.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [17] <= \prog_4_0.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [18] <= \prog_4_0.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [19] <= \prog_4_0.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [20] <= \prog_4_0.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [21] <= \prog_4_0.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [22] <= \prog_4_0.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [23] <= \prog_4_0.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [24] <= \prog_4_0.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [25] <= \prog_4_0.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [26] <= \prog_4_0.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [27] <= \prog_4_0.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [28] <= \prog_4_0.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [29] <= \prog_4_0.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [30] <= \prog_4_0.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [31] <= \prog_4_0.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [32] <= \prog_4_0.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [33] <= \prog_4_0.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [34] <= \prog_4_0.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [35] <= \prog_4_0.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [36] <= \prog_4_0.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [37] <= \prog_4_0.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [38] <= \prog_4_0.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [39] <= \prog_4_0.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [40] <= \prog_4_0.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [41] <= \prog_4_0.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [42] <= \prog_4_0.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [43] <= \prog_4_0.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [44] <= \prog_4_0.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [45] <= \prog_4_0.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [46] <= \prog_4_0.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [47] <= \prog_4_0.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [48] <= \prog_4_0.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [49] <= \prog_4_0.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [50] <= \prog_4_0.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [51] <= \prog_4_0.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [52] <= \prog_4_0.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [53] <= \prog_4_0.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [54] <= \prog_4_0.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [55] <= \prog_4_0.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [56] <= \prog_4_0.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [57] <= \prog_4_0.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [58] <= \prog_4_0.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [59] <= \prog_4_0.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [60] <= \prog_4_0.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [61] <= \prog_4_0.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [62] <= \prog_4_0.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_0.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_0.data [63] <= \prog_3_0.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [0] <= \prog_4_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [1] <= \prog_4_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [2] <= \prog_4_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [3] <= \prog_4_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [4] <= \prog_4_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [5] <= \prog_4_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [6] <= \prog_4_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [7] <= \prog_4_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [8] <= \prog_4_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [9] <= \prog_4_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [10] <= \prog_4_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [11] <= \prog_4_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [12] <= \prog_4_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [13] <= \prog_4_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [14] <= \prog_4_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [15] <= \prog_4_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [16] <= \prog_4_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [17] <= \prog_4_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [18] <= \prog_4_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [19] <= \prog_4_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [20] <= \prog_4_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [21] <= \prog_4_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [22] <= \prog_4_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [23] <= \prog_4_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [24] <= \prog_4_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [25] <= \prog_4_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [26] <= \prog_4_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [27] <= \prog_4_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [28] <= \prog_4_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [29] <= \prog_4_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [30] <= \prog_4_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [31] <= \prog_4_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [32] <= \prog_4_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [33] <= \prog_4_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [34] <= \prog_4_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [35] <= \prog_4_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [36] <= \prog_4_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [37] <= \prog_4_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [38] <= \prog_4_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [39] <= \prog_4_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [40] <= \prog_4_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [41] <= \prog_4_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [42] <= \prog_4_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [43] <= \prog_4_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [44] <= \prog_4_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [45] <= \prog_4_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [46] <= \prog_4_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [47] <= \prog_4_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [48] <= \prog_4_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [49] <= \prog_4_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [50] <= \prog_4_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [51] <= \prog_4_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [52] <= \prog_4_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [53] <= \prog_4_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [54] <= \prog_4_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [55] <= \prog_4_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [56] <= \prog_4_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [57] <= \prog_4_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [58] <= \prog_4_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [59] <= \prog_4_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [60] <= \prog_4_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [61] <= \prog_4_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [62] <= \prog_4_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_3.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_3.data [63] <= \prog_4_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [0] <= \prog_4_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [1] <= \prog_4_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [2] <= \prog_4_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [3] <= \prog_4_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [4] <= \prog_4_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [5] <= \prog_4_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [6] <= \prog_4_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [7] <= \prog_4_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [8] <= \prog_4_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [9] <= \prog_4_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [10] <= \prog_4_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [11] <= \prog_4_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [12] <= \prog_4_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [13] <= \prog_4_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [14] <= \prog_4_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_right_reg [15] <= \prog_4_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [0] <= \prog_4_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [1] <= \prog_4_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [2] <= \prog_4_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [3] <= \prog_4_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [4] <= \prog_4_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [5] <= \prog_4_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [6] <= \prog_4_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [7] <= \prog_4_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [8] <= \prog_4_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [9] <= \prog_4_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [10] <= \prog_4_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [11] <= \prog_4_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [12] <= \prog_4_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [13] <= \prog_4_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [14] <= \prog_4_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_left_reg [15] <= \prog_4_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [0] <= \prog_4_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [1] <= \prog_4_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [2] <= \prog_4_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [3] <= \prog_4_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [4] <= \prog_4_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [5] <= \prog_4_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [6] <= \prog_4_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [7] <= \prog_4_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [8] <= \prog_4_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [9] <= \prog_4_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [10] <= \prog_4_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [11] <= \prog_4_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [12] <= \prog_4_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [13] <= \prog_4_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [14] <= \prog_4_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_down_reg [15] <= \prog_4_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [0] <= \prog_4_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [1] <= \prog_4_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [2] <= \prog_4_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [3] <= \prog_4_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [4] <= \prog_4_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [5] <= \prog_4_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [6] <= \prog_4_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [7] <= \prog_4_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [8] <= \prog_4_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [9] <= \prog_4_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [10] <= \prog_4_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [11] <= \prog_4_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [12] <= \prog_4_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [13] <= \prog_4_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [14] <= \prog_4_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_6.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_6.program_up_reg [15] <= \prog_4_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [0] <= \prog_4_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [1] <= \prog_4_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [2] <= \prog_4_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [3] <= \prog_4_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [4] <= \prog_4_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [5] <= \prog_4_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [6] <= \prog_4_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [7] <= \prog_4_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [8] <= \prog_4_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [9] <= \prog_4_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [10] <= \prog_4_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [11] <= \prog_4_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [12] <= \prog_4_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [13] <= \prog_4_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [14] <= \prog_4_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [15] <= \prog_4_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [16] <= \prog_4_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [17] <= \prog_4_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [18] <= \prog_4_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [19] <= \prog_4_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [20] <= \prog_4_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [21] <= \prog_4_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [22] <= \prog_4_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [23] <= \prog_4_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [24] <= \prog_4_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [25] <= \prog_4_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [26] <= \prog_4_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [27] <= \prog_4_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [28] <= \prog_4_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [29] <= \prog_4_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [30] <= \prog_4_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [31] <= \prog_4_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [32] <= \prog_4_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [33] <= \prog_4_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [34] <= \prog_4_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [35] <= \prog_4_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [36] <= \prog_4_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [37] <= \prog_4_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [38] <= \prog_4_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [39] <= \prog_4_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [40] <= \prog_4_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [41] <= \prog_4_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [42] <= \prog_4_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [43] <= \prog_4_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [44] <= \prog_4_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [45] <= \prog_4_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [46] <= \prog_4_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [47] <= \prog_4_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [48] <= \prog_4_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [49] <= \prog_4_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [50] <= \prog_4_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [51] <= \prog_4_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [52] <= \prog_4_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [53] <= \prog_4_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [54] <= \prog_4_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [55] <= \prog_4_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [56] <= \prog_4_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [57] <= \prog_4_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [58] <= \prog_4_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [59] <= \prog_4_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [60] <= \prog_4_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [61] <= \prog_4_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [62] <= \prog_4_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_5.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_5.data [63] <= \prog_4_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_5.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_4_5.out_reg [0] <= \cell_4_5.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_5.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_4_5.out_reg [1] <= \cell_4_5.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_5.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_4_5.out_reg [2] <= \cell_4_5.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_5.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_4_5.out_reg [3] <= \cell_4_5.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [0] <= \prog_4_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [1] <= \prog_4_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [2] <= \prog_4_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [3] <= \prog_4_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [4] <= \prog_4_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [5] <= \prog_4_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [6] <= \prog_4_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [7] <= \prog_4_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [8] <= \prog_4_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [9] <= \prog_4_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [10] <= \prog_4_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [11] <= \prog_4_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [12] <= \prog_4_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [13] <= \prog_4_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [14] <= \prog_4_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_right_reg [15] <= \prog_4_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [0] <= \prog_4_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [1] <= \prog_4_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [2] <= \prog_4_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [3] <= \prog_4_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [4] <= \prog_4_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [5] <= \prog_4_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [6] <= \prog_4_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [7] <= \prog_4_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [8] <= \prog_4_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [9] <= \prog_4_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [10] <= \prog_4_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [11] <= \prog_4_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [12] <= \prog_4_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [13] <= \prog_4_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [14] <= \prog_4_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_left_reg [15] <= \prog_4_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [0] <= \prog_5_0.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [1] <= \prog_5_0.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [2] <= \prog_5_0.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [3] <= \prog_5_0.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [4] <= \prog_5_0.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [5] <= \prog_5_0.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [6] <= \prog_5_0.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [7] <= \prog_5_0.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [8] <= \prog_5_0.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [9] <= \prog_5_0.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [10] <= \prog_5_0.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [11] <= \prog_5_0.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [12] <= \prog_5_0.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [13] <= \prog_5_0.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [14] <= \prog_5_0.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [15] <= \prog_5_0.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [16] <= \prog_5_0.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [17] <= \prog_5_0.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [18] <= \prog_5_0.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [19] <= \prog_5_0.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [20] <= \prog_5_0.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [21] <= \prog_5_0.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [22] <= \prog_5_0.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [23] <= \prog_5_0.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [24] <= \prog_5_0.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [25] <= \prog_5_0.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [26] <= \prog_5_0.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [27] <= \prog_5_0.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [28] <= \prog_5_0.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [29] <= \prog_5_0.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [30] <= \prog_5_0.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [31] <= \prog_5_0.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [32] <= \prog_5_0.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [33] <= \prog_5_0.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [34] <= \prog_5_0.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [35] <= \prog_5_0.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [36] <= \prog_5_0.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [37] <= \prog_5_0.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [38] <= \prog_5_0.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [39] <= \prog_5_0.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [40] <= \prog_5_0.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [41] <= \prog_5_0.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [42] <= \prog_5_0.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [43] <= \prog_5_0.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [44] <= \prog_5_0.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [45] <= \prog_5_0.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [46] <= \prog_5_0.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [47] <= \prog_5_0.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [48] <= \prog_5_0.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [49] <= \prog_5_0.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [50] <= \prog_5_0.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [51] <= \prog_5_0.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [52] <= \prog_5_0.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [53] <= \prog_5_0.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [54] <= \prog_5_0.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [55] <= \prog_5_0.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [56] <= \prog_5_0.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [57] <= \prog_5_0.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [58] <= \prog_5_0.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [59] <= \prog_5_0.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [60] <= \prog_5_0.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [61] <= \prog_5_0.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [62] <= \prog_5_0.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_0.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_0.data [63] <= \prog_5_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [0] <= \prog_5_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [1] <= \prog_5_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [2] <= \prog_5_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [3] <= \prog_5_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [4] <= \prog_5_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [5] <= \prog_5_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [6] <= \prog_5_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [7] <= \prog_5_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [8] <= \prog_5_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [9] <= \prog_5_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [10] <= \prog_5_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [11] <= \prog_5_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [12] <= \prog_5_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [13] <= \prog_5_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [14] <= \prog_5_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [15] <= \prog_5_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [16] <= \prog_5_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [17] <= \prog_5_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [18] <= \prog_5_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [19] <= \prog_5_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [20] <= \prog_5_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [21] <= \prog_5_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [22] <= \prog_5_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [23] <= \prog_5_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [24] <= \prog_5_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [25] <= \prog_5_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [26] <= \prog_5_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [27] <= \prog_5_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [28] <= \prog_5_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [29] <= \prog_5_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [30] <= \prog_5_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [31] <= \prog_5_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [32] <= \prog_5_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [33] <= \prog_5_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [34] <= \prog_5_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [35] <= \prog_5_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [36] <= \prog_5_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [37] <= \prog_5_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [38] <= \prog_5_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [39] <= \prog_5_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [40] <= \prog_5_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [41] <= \prog_5_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [42] <= \prog_5_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [43] <= \prog_5_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [44] <= \prog_5_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [45] <= \prog_5_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [46] <= \prog_5_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [47] <= \prog_5_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [48] <= \prog_5_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [49] <= \prog_5_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [50] <= \prog_5_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [51] <= \prog_5_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [52] <= \prog_5_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [53] <= \prog_5_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [54] <= \prog_5_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [55] <= \prog_5_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [56] <= \prog_5_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [57] <= \prog_5_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [58] <= \prog_5_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [59] <= \prog_5_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [60] <= \prog_5_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [61] <= \prog_5_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [62] <= \prog_5_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_2.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_2.data [63] <= \prog_5_3.data [0];
  reg \cell_4_0.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_left_reg_reg[0]  <= \prog_4_0.data [32];
  assign \cell_4_0.program_left_reg [0] = \cell_4_0.program_left_reg_reg[0] ;
  reg \cell_4_0.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_left_reg_reg[1]  <= \prog_4_0.data [33];
  assign \cell_4_0.program_left_reg [1] = \cell_4_0.program_left_reg_reg[1] ;
  reg \cell_4_0.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_left_reg_reg[2]  <= \prog_4_0.data [34];
  assign \cell_4_0.program_left_reg [2] = \cell_4_0.program_left_reg_reg[2] ;
  reg \cell_4_0.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_left_reg_reg[3]  <= \prog_4_0.data [35];
  assign \cell_4_0.program_left_reg [3] = \cell_4_0.program_left_reg_reg[3] ;
  reg \cell_4_0.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_left_reg_reg[8]  <= \prog_4_0.data [40];
  assign \cell_4_0.program_left_reg [8] = \cell_4_0.program_left_reg_reg[8] ;
  reg \cell_4_0.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_left_reg_reg[9]  <= \prog_4_0.data [41];
  assign \cell_4_0.program_left_reg [9] = \cell_4_0.program_left_reg_reg[9] ;
  reg \cell_4_0.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_left_reg_reg[10]  <= \prog_4_0.data [42];
  assign \cell_4_0.program_left_reg [10] = \cell_4_0.program_left_reg_reg[10] ;
  reg \cell_4_0.program_left_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_left_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_left_reg_reg[11]  <= \prog_4_0.data [43];
  assign \cell_4_0.program_left_reg [11] = \cell_4_0.program_left_reg_reg[11] ;
  reg \cell_4_0.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_down_reg_reg[0]  <= \prog_4_0.data [16];
  assign \cell_4_0.program_down_reg [0] = \cell_4_0.program_down_reg_reg[0] ;
  reg \cell_4_0.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_down_reg_reg[1]  <= \prog_4_0.data [17];
  assign \cell_4_0.program_down_reg [1] = \cell_4_0.program_down_reg_reg[1] ;
  reg \cell_4_0.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_down_reg_reg[2]  <= \prog_4_0.data [18];
  assign \cell_4_0.program_down_reg [2] = \cell_4_0.program_down_reg_reg[2] ;
  reg \cell_4_0.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_down_reg_reg[3]  <= \prog_4_0.data [19];
  assign \cell_4_0.program_down_reg [3] = \cell_4_0.program_down_reg_reg[3] ;
  reg \cell_4_0.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_down_reg_reg[8]  <= \prog_4_0.data [24];
  assign \cell_4_0.program_down_reg [8] = \cell_4_0.program_down_reg_reg[8] ;
  reg \cell_4_0.program_down_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_down_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_down_reg_reg[9]  <= \prog_4_0.data [25];
  assign \cell_4_0.program_down_reg [9] = \cell_4_0.program_down_reg_reg[9] ;
  reg \cell_4_0.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_down_reg_reg[10]  <= \prog_4_0.data [26];
  assign \cell_4_0.program_down_reg [10] = \cell_4_0.program_down_reg_reg[10] ;
  reg \cell_4_0.program_down_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_down_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_down_reg_reg[11]  <= \prog_4_0.data [27];
  assign \cell_4_0.program_down_reg [11] = \cell_4_0.program_down_reg_reg[11] ;
  reg \cell_4_0.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_up_reg_reg[0]  <= \prog_4_0.data [0];
  assign \cell_4_0.program_up_reg [0] = \cell_4_0.program_up_reg_reg[0] ;
  reg \cell_4_0.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_up_reg_reg[1]  <= \prog_4_0.data [1];
  assign \cell_4_0.program_up_reg [1] = \cell_4_0.program_up_reg_reg[1] ;
  reg \cell_4_0.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_up_reg_reg[2]  <= \prog_4_0.data [2];
  assign \cell_4_0.program_up_reg [2] = \cell_4_0.program_up_reg_reg[2] ;
  reg \cell_4_0.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_up_reg_reg[3]  <= \prog_4_0.data [3];
  assign \cell_4_0.program_up_reg [3] = \cell_4_0.program_up_reg_reg[3] ;
  reg \cell_4_0.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_up_reg_reg[8]  <= \prog_4_0.data [8];
  assign \cell_4_0.program_up_reg [8] = \cell_4_0.program_up_reg_reg[8] ;
  reg \cell_4_0.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_up_reg_reg[9]  <= \prog_4_0.data [9];
  assign \cell_4_0.program_up_reg [9] = \cell_4_0.program_up_reg_reg[9] ;
  reg \cell_4_0.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_up_reg_reg[10]  <= \prog_4_0.data [10];
  assign \cell_4_0.program_up_reg [10] = \cell_4_0.program_up_reg_reg[10] ;
  reg \cell_4_0.program_up_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_up_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_up_reg_reg[11]  <= \prog_4_0.data [11];
  assign \cell_4_0.program_up_reg [11] = \cell_4_0.program_up_reg_reg[11] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [0] <= \prog_5_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [1] <= \prog_5_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [2] <= \prog_5_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [3] <= \prog_5_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [4] <= \prog_5_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [5] <= \prog_5_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [6] <= \prog_5_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [7] <= \prog_5_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [8] <= \prog_5_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [9] <= \prog_5_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [10] <= \prog_5_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [11] <= \prog_5_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [12] <= \prog_5_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [13] <= \prog_5_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [14] <= \prog_5_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [15] <= \prog_5_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [16] <= \prog_5_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [17] <= \prog_5_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [18] <= \prog_5_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [19] <= \prog_5_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [20] <= \prog_5_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [21] <= \prog_5_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [22] <= \prog_5_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [23] <= \prog_5_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [24] <= \prog_5_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [25] <= \prog_5_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [26] <= \prog_5_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [27] <= \prog_5_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [28] <= \prog_5_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [29] <= \prog_5_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [30] <= \prog_5_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [31] <= \prog_5_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [32] <= \prog_5_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [33] <= \prog_5_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [34] <= \prog_5_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [35] <= \prog_5_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [36] <= \prog_5_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [37] <= \prog_5_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [38] <= \prog_5_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [39] <= \prog_5_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [40] <= \prog_5_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [41] <= \prog_5_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [42] <= \prog_5_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [43] <= \prog_5_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [44] <= \prog_5_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [45] <= \prog_5_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [46] <= \prog_5_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [47] <= \prog_5_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [48] <= \prog_5_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [49] <= \prog_5_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [50] <= \prog_5_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [51] <= \prog_5_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [52] <= \prog_5_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [53] <= \prog_5_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [54] <= \prog_5_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [55] <= \prog_5_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [56] <= \prog_5_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [57] <= \prog_5_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [58] <= \prog_5_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [59] <= \prog_5_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [60] <= \prog_5_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [61] <= \prog_5_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [62] <= \prog_5_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_5.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_5.data [63] <= \prog_5_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [0] <= \prog_5_7.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [1] <= \prog_5_7.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [2] <= \prog_5_7.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [3] <= \prog_5_7.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [4] <= \prog_5_7.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [5] <= \prog_5_7.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [6] <= \prog_5_7.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [7] <= \prog_5_7.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [8] <= \prog_5_7.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [9] <= \prog_5_7.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [10] <= \prog_5_7.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [11] <= \prog_5_7.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [12] <= \prog_5_7.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [13] <= \prog_5_7.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [14] <= \prog_5_7.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [15] <= \prog_5_7.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [16] <= \prog_5_7.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [17] <= \prog_5_7.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [18] <= \prog_5_7.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [19] <= \prog_5_7.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [20] <= \prog_5_7.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [21] <= \prog_5_7.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [22] <= \prog_5_7.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [23] <= \prog_5_7.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [24] <= \prog_5_7.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [25] <= \prog_5_7.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [26] <= \prog_5_7.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [27] <= \prog_5_7.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [28] <= \prog_5_7.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [29] <= \prog_5_7.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [30] <= \prog_5_7.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [31] <= \prog_5_7.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [32] <= \prog_5_7.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [33] <= \prog_5_7.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [34] <= \prog_5_7.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [35] <= \prog_5_7.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [36] <= \prog_5_7.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [37] <= \prog_5_7.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [38] <= \prog_5_7.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [39] <= \prog_5_7.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [40] <= \prog_5_7.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [41] <= \prog_5_7.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [42] <= \prog_5_7.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [43] <= \prog_5_7.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [44] <= \prog_5_7.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [45] <= \prog_5_7.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [46] <= \prog_5_7.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [47] <= \prog_5_7.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [48] <= \prog_5_7.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [49] <= \prog_5_7.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [50] <= \prog_5_7.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [51] <= \prog_5_7.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [52] <= \prog_5_7.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [53] <= \prog_5_7.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [54] <= \prog_5_7.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [55] <= \prog_5_7.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [56] <= \prog_5_7.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [57] <= \prog_5_7.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [58] <= \prog_5_7.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [59] <= \prog_5_7.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [60] <= \prog_5_7.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [61] <= \prog_5_7.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [62] <= \prog_5_7.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_7.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_7.data [63] <= \prog_4_7.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_7.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_3_7.out_reg [0] <= \cell_3_7.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_7.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_3_7.out_reg [1] <= \cell_3_7.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_7.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_3_7.out_reg [2] <= \cell_3_7.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_7.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_3_7.out_reg [3] <= \cell_3_7.f_right ;
  reg \cell_3_7.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_right_reg_reg[0]  <= \prog_3_7.data [48];
  assign \cell_3_7.program_right_reg [0] = \cell_3_7.program_right_reg_reg[0] ;
  reg \cell_3_7.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_right_reg_reg[1]  <= \prog_3_7.data [49];
  assign \cell_3_7.program_right_reg [1] = \cell_3_7.program_right_reg_reg[1] ;
  reg \cell_3_7.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_right_reg_reg[2]  <= \prog_3_7.data [50];
  assign \cell_3_7.program_right_reg [2] = \cell_3_7.program_right_reg_reg[2] ;
  reg \cell_3_7.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_right_reg_reg[3]  <= \prog_3_7.data [51];
  assign \cell_3_7.program_right_reg [3] = \cell_3_7.program_right_reg_reg[3] ;
  reg \cell_3_7.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_right_reg_reg[4]  <= \prog_3_7.data [52];
  assign \cell_3_7.program_right_reg [4] = \cell_3_7.program_right_reg_reg[4] ;
  reg \cell_3_7.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_right_reg_reg[5]  <= \prog_3_7.data [53];
  assign \cell_3_7.program_right_reg [5] = \cell_3_7.program_right_reg_reg[5] ;
  reg \cell_3_7.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_right_reg_reg[6]  <= \prog_3_7.data [54];
  assign \cell_3_7.program_right_reg [6] = \cell_3_7.program_right_reg_reg[6] ;
  reg \cell_3_7.program_right_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_right_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_right_reg_reg[7]  <= \prog_3_7.data [55];
  assign \cell_3_7.program_right_reg [7] = \cell_3_7.program_right_reg_reg[7] ;
  reg \cell_3_7.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_left_reg_reg[0]  <= \prog_3_7.data [32];
  assign \cell_3_7.program_left_reg [0] = \cell_3_7.program_left_reg_reg[0] ;
  reg \cell_3_7.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_left_reg_reg[1]  <= \prog_3_7.data [33];
  assign \cell_3_7.program_left_reg [1] = \cell_3_7.program_left_reg_reg[1] ;
  reg \cell_3_7.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_left_reg_reg[2]  <= \prog_3_7.data [34];
  assign \cell_3_7.program_left_reg [2] = \cell_3_7.program_left_reg_reg[2] ;
  reg \cell_3_7.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_left_reg_reg[3]  <= \prog_3_7.data [35];
  assign \cell_3_7.program_left_reg [3] = \cell_3_7.program_left_reg_reg[3] ;
  reg \cell_3_7.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_left_reg_reg[4]  <= \prog_3_7.data [36];
  assign \cell_3_7.program_left_reg [4] = \cell_3_7.program_left_reg_reg[4] ;
  reg \cell_3_7.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_left_reg_reg[5]  <= \prog_3_7.data [37];
  assign \cell_3_7.program_left_reg [5] = \cell_3_7.program_left_reg_reg[5] ;
  reg \cell_3_7.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_left_reg_reg[6]  <= \prog_3_7.data [38];
  assign \cell_3_7.program_left_reg [6] = \cell_3_7.program_left_reg_reg[6] ;
  reg \cell_3_7.program_left_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_left_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_left_reg_reg[7]  <= \prog_3_7.data [39];
  assign \cell_3_7.program_left_reg [7] = \cell_3_7.program_left_reg_reg[7] ;
  reg \cell_3_7.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_down_reg_reg[0]  <= \prog_3_7.data [16];
  assign \cell_3_7.program_down_reg [0] = \cell_3_7.program_down_reg_reg[0] ;
  reg \cell_3_7.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_down_reg_reg[1]  <= \prog_3_7.data [17];
  assign \cell_3_7.program_down_reg [1] = \cell_3_7.program_down_reg_reg[1] ;
  reg \cell_3_7.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_down_reg_reg[2]  <= \prog_3_7.data [18];
  assign \cell_3_7.program_down_reg [2] = \cell_3_7.program_down_reg_reg[2] ;
  reg \cell_3_7.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_down_reg_reg[3]  <= \prog_3_7.data [19];
  assign \cell_3_7.program_down_reg [3] = \cell_3_7.program_down_reg_reg[3] ;
  reg \cell_3_7.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_down_reg_reg[4]  <= \prog_3_7.data [20];
  assign \cell_3_7.program_down_reg [4] = \cell_3_7.program_down_reg_reg[4] ;
  reg \cell_3_7.program_down_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_down_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_down_reg_reg[5]  <= \prog_3_7.data [21];
  assign \cell_3_7.program_down_reg [5] = \cell_3_7.program_down_reg_reg[5] ;
  reg \cell_3_7.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_down_reg_reg[6]  <= \prog_3_7.data [22];
  assign \cell_3_7.program_down_reg [6] = \cell_3_7.program_down_reg_reg[6] ;
  reg \cell_3_7.program_down_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_down_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_down_reg_reg[7]  <= \prog_3_7.data [23];
  assign \cell_3_7.program_down_reg [7] = \cell_3_7.program_down_reg_reg[7] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [0] <= \prog_6_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [1] <= \prog_6_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [2] <= \prog_6_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [3] <= \prog_6_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [4] <= \prog_6_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [5] <= \prog_6_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [6] <= \prog_6_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [7] <= \prog_6_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [8] <= \prog_6_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [9] <= \prog_6_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [10] <= \prog_6_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [11] <= \prog_6_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [12] <= \prog_6_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [13] <= \prog_6_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [14] <= \prog_6_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [15] <= \prog_6_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [16] <= \prog_6_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [17] <= \prog_6_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [18] <= \prog_6_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [19] <= \prog_6_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [20] <= \prog_6_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [21] <= \prog_6_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [22] <= \prog_6_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [23] <= \prog_6_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [24] <= \prog_6_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [25] <= \prog_6_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [26] <= \prog_6_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [27] <= \prog_6_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [28] <= \prog_6_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [29] <= \prog_6_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [30] <= \prog_6_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [31] <= \prog_6_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [32] <= \prog_6_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [33] <= \prog_6_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [34] <= \prog_6_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [35] <= \prog_6_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [36] <= \prog_6_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [37] <= \prog_6_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [38] <= \prog_6_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [39] <= \prog_6_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [40] <= \prog_6_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [41] <= \prog_6_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [42] <= \prog_6_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [43] <= \prog_6_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [44] <= \prog_6_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [45] <= \prog_6_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [46] <= \prog_6_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [47] <= \prog_6_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [48] <= \prog_6_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [49] <= \prog_6_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [50] <= \prog_6_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [51] <= \prog_6_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [52] <= \prog_6_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [53] <= \prog_6_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [54] <= \prog_6_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [55] <= \prog_6_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [56] <= \prog_6_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [57] <= \prog_6_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [58] <= \prog_6_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [59] <= \prog_6_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [60] <= \prog_6_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [61] <= \prog_6_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [62] <= \prog_6_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_2.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_2.data [63] <= \prog_6_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [0] <= \prog_6_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [1] <= \prog_6_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [2] <= \prog_6_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [3] <= \prog_6_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [4] <= \prog_6_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [5] <= \prog_6_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [6] <= \prog_6_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [7] <= \prog_6_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [8] <= \prog_6_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [9] <= \prog_6_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [10] <= \prog_6_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [11] <= \prog_6_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [12] <= \prog_6_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [13] <= \prog_6_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [14] <= \prog_6_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [15] <= \prog_6_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [16] <= \prog_6_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [17] <= \prog_6_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [18] <= \prog_6_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [19] <= \prog_6_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [20] <= \prog_6_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [21] <= \prog_6_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [22] <= \prog_6_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [23] <= \prog_6_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [24] <= \prog_6_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [25] <= \prog_6_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [26] <= \prog_6_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [27] <= \prog_6_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [28] <= \prog_6_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [29] <= \prog_6_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [30] <= \prog_6_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [31] <= \prog_6_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [32] <= \prog_6_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [33] <= \prog_6_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [34] <= \prog_6_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [35] <= \prog_6_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [36] <= \prog_6_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [37] <= \prog_6_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [38] <= \prog_6_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [39] <= \prog_6_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [40] <= \prog_6_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [41] <= \prog_6_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [42] <= \prog_6_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [43] <= \prog_6_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [44] <= \prog_6_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [45] <= \prog_6_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [46] <= \prog_6_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [47] <= \prog_6_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [48] <= \prog_6_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [49] <= \prog_6_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [50] <= \prog_6_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [51] <= \prog_6_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [52] <= \prog_6_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [53] <= \prog_6_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [54] <= \prog_6_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [55] <= \prog_6_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [56] <= \prog_6_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [57] <= \prog_6_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [58] <= \prog_6_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [59] <= \prog_6_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [60] <= \prog_6_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [61] <= \prog_6_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [62] <= \prog_6_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_4.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_4.data [63] <= \prog_6_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [0] <= \prog_6_7.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [1] <= \prog_6_7.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [2] <= \prog_6_7.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [3] <= \prog_6_7.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [4] <= \prog_6_7.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [5] <= \prog_6_7.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [6] <= \prog_6_7.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [7] <= \prog_6_7.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [8] <= \prog_6_7.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [9] <= \prog_6_7.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [10] <= \prog_6_7.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [11] <= \prog_6_7.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [12] <= \prog_6_7.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [13] <= \prog_6_7.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [14] <= \prog_6_7.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [15] <= \prog_6_7.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [16] <= \prog_6_7.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [17] <= \prog_6_7.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [18] <= \prog_6_7.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [19] <= \prog_6_7.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [20] <= \prog_6_7.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [21] <= \prog_6_7.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [22] <= \prog_6_7.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [23] <= \prog_6_7.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [24] <= \prog_6_7.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [25] <= \prog_6_7.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [26] <= \prog_6_7.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [27] <= \prog_6_7.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [28] <= \prog_6_7.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [29] <= \prog_6_7.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [30] <= \prog_6_7.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [31] <= \prog_6_7.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [32] <= \prog_6_7.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [33] <= \prog_6_7.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [34] <= \prog_6_7.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [35] <= \prog_6_7.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [36] <= \prog_6_7.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [37] <= \prog_6_7.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [38] <= \prog_6_7.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [39] <= \prog_6_7.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [40] <= \prog_6_7.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [41] <= \prog_6_7.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [42] <= \prog_6_7.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [43] <= \prog_6_7.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [44] <= \prog_6_7.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [45] <= \prog_6_7.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [46] <= \prog_6_7.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [47] <= \prog_6_7.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [48] <= \prog_6_7.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [49] <= \prog_6_7.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [50] <= \prog_6_7.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [51] <= \prog_6_7.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [52] <= \prog_6_7.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [53] <= \prog_6_7.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [54] <= \prog_6_7.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [55] <= \prog_6_7.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [56] <= \prog_6_7.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [57] <= \prog_6_7.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [58] <= \prog_6_7.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [59] <= \prog_6_7.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [60] <= \prog_6_7.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [61] <= \prog_6_7.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [62] <= \prog_6_7.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_7.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_7.data [63] <= \prog_6_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_1.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_3_1.out_reg [0] <= \cell_3_1.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_1.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_3_1.out_reg [1] <= \cell_3_1.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_1.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_3_1.out_reg [2] <= \cell_3_1.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_1.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_3_1.out_reg [3] <= \cell_3_1.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [0] <= \prog_3_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [1] <= \prog_3_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [2] <= \prog_3_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [3] <= \prog_3_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [4] <= \prog_3_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [5] <= \prog_3_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [6] <= \prog_3_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [7] <= \prog_3_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [8] <= \prog_3_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [9] <= \prog_3_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [10] <= \prog_3_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [11] <= \prog_3_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [12] <= \prog_3_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [13] <= \prog_3_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [14] <= \prog_3_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_right_reg [15] <= \prog_3_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [0] <= \prog_3_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [1] <= \prog_3_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [2] <= \prog_3_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [3] <= \prog_3_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [4] <= \prog_3_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [5] <= \prog_3_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [6] <= \prog_3_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [7] <= \prog_3_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [8] <= \prog_3_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [9] <= \prog_3_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [10] <= \prog_3_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [11] <= \prog_3_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [12] <= \prog_3_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [13] <= \prog_3_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [14] <= \prog_3_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_left_reg [15] <= \prog_3_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [0] <= \prog_3_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [1] <= \prog_3_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [2] <= \prog_3_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [3] <= \prog_3_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [4] <= \prog_3_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [5] <= \prog_3_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [6] <= \prog_3_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [7] <= \prog_3_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [8] <= \prog_3_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [9] <= \prog_3_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [10] <= \prog_3_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [11] <= \prog_3_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [12] <= \prog_3_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [13] <= \prog_3_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [14] <= \prog_3_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_down_reg [15] <= \prog_3_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [0] <= \prog_3_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [1] <= \prog_3_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [2] <= \prog_3_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [3] <= \prog_3_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [4] <= \prog_3_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [5] <= \prog_3_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [6] <= \prog_3_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [7] <= \prog_3_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [8] <= \prog_3_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [9] <= \prog_3_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [10] <= \prog_3_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [11] <= \prog_3_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [12] <= \prog_3_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [13] <= \prog_3_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [14] <= \prog_3_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_1.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_1.program_up_reg [15] <= \prog_3_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [0] <= \prog_7_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [1] <= \prog_7_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [2] <= \prog_7_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [3] <= \prog_7_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [4] <= \prog_7_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [5] <= \prog_7_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [6] <= \prog_7_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [7] <= \prog_7_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [8] <= \prog_7_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [9] <= \prog_7_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [10] <= \prog_7_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [11] <= \prog_7_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [12] <= \prog_7_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [13] <= \prog_7_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [14] <= \prog_7_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [15] <= \prog_7_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [16] <= \prog_7_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [17] <= \prog_7_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [18] <= \prog_7_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [19] <= \prog_7_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [20] <= \prog_7_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [21] <= \prog_7_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [22] <= \prog_7_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [23] <= \prog_7_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [24] <= \prog_7_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [25] <= \prog_7_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [26] <= \prog_7_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [27] <= \prog_7_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [28] <= \prog_7_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [29] <= \prog_7_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [30] <= \prog_7_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [31] <= \prog_7_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [32] <= \prog_7_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [33] <= \prog_7_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [34] <= \prog_7_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [35] <= \prog_7_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [36] <= \prog_7_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [37] <= \prog_7_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [38] <= \prog_7_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [39] <= \prog_7_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [40] <= \prog_7_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [41] <= \prog_7_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [42] <= \prog_7_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [43] <= \prog_7_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [44] <= \prog_7_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [45] <= \prog_7_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [46] <= \prog_7_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [47] <= \prog_7_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [48] <= \prog_7_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [49] <= \prog_7_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [50] <= \prog_7_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [51] <= \prog_7_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [52] <= \prog_7_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [53] <= \prog_7_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [54] <= \prog_7_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [55] <= \prog_7_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [56] <= \prog_7_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [57] <= \prog_7_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [58] <= \prog_7_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [59] <= \prog_7_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [60] <= \prog_7_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [61] <= \prog_7_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [62] <= \prog_7_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_1.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_1.data [63] <= \prog_7_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [0] <= \prog_7_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [1] <= \prog_7_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [2] <= \prog_7_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [3] <= \prog_7_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [4] <= \prog_7_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [5] <= \prog_7_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [6] <= \prog_7_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [7] <= \prog_7_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [8] <= \prog_7_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [9] <= \prog_7_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [10] <= \prog_7_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [11] <= \prog_7_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [12] <= \prog_7_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [13] <= \prog_7_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [14] <= \prog_7_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [15] <= \prog_7_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [16] <= \prog_7_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [17] <= \prog_7_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [18] <= \prog_7_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [19] <= \prog_7_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [20] <= \prog_7_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [21] <= \prog_7_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [22] <= \prog_7_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [23] <= \prog_7_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [24] <= \prog_7_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [25] <= \prog_7_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [26] <= \prog_7_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [27] <= \prog_7_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [28] <= \prog_7_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [29] <= \prog_7_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [30] <= \prog_7_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [31] <= \prog_7_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [32] <= \prog_7_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [33] <= \prog_7_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [34] <= \prog_7_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [35] <= \prog_7_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [36] <= \prog_7_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [37] <= \prog_7_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [38] <= \prog_7_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [39] <= \prog_7_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [40] <= \prog_7_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [41] <= \prog_7_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [42] <= \prog_7_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [43] <= \prog_7_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [44] <= \prog_7_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [45] <= \prog_7_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [46] <= \prog_7_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [47] <= \prog_7_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [48] <= \prog_7_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [49] <= \prog_7_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [50] <= \prog_7_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [51] <= \prog_7_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [52] <= \prog_7_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [53] <= \prog_7_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [54] <= \prog_7_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [55] <= \prog_7_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [56] <= \prog_7_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [57] <= \prog_7_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [58] <= \prog_7_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [59] <= \prog_7_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [60] <= \prog_7_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [61] <= \prog_7_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [62] <= \prog_7_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_4.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_4.data [63] <= \prog_7_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [0] <= \prog_7_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [1] <= \prog_7_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [2] <= \prog_7_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [3] <= \prog_7_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [4] <= \prog_7_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [5] <= \prog_7_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [6] <= \prog_7_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [7] <= \prog_7_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [8] <= \prog_7_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [9] <= \prog_7_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [10] <= \prog_7_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [11] <= \prog_7_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [12] <= \prog_7_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [13] <= \prog_7_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [14] <= \prog_7_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [15] <= \prog_7_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [16] <= \prog_7_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [17] <= \prog_7_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [18] <= \prog_7_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [19] <= \prog_7_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [20] <= \prog_7_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [21] <= \prog_7_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [22] <= \prog_7_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [23] <= \prog_7_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [24] <= \prog_7_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [25] <= \prog_7_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [26] <= \prog_7_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [27] <= \prog_7_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [28] <= \prog_7_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [29] <= \prog_7_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [30] <= \prog_7_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [31] <= \prog_7_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [32] <= \prog_7_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [33] <= \prog_7_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [34] <= \prog_7_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [35] <= \prog_7_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [36] <= \prog_7_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [37] <= \prog_7_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [38] <= \prog_7_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [39] <= \prog_7_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [40] <= \prog_7_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [41] <= \prog_7_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [42] <= \prog_7_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [43] <= \prog_7_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [44] <= \prog_7_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [45] <= \prog_7_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [46] <= \prog_7_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [47] <= \prog_7_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [48] <= \prog_7_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [49] <= \prog_7_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [50] <= \prog_7_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [51] <= \prog_7_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [52] <= \prog_7_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [53] <= \prog_7_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [54] <= \prog_7_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [55] <= \prog_7_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [56] <= \prog_7_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [57] <= \prog_7_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [58] <= \prog_7_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [59] <= \prog_7_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [60] <= \prog_7_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [61] <= \prog_7_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [62] <= \prog_7_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_6.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_6.data [63] <= \prog_7_7.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_3.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_2_3.out_reg [0] <= \cell_2_3.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_3.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_2_3.out_reg [1] <= \cell_2_3.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_3.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_2_3.out_reg [2] <= \cell_2_3.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_3.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_2_3.out_reg [3] <= \cell_2_3.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [0] <= \prog_2_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [1] <= \prog_2_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [2] <= \prog_2_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [3] <= \prog_2_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [4] <= \prog_2_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [5] <= \prog_2_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [6] <= \prog_2_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [7] <= \prog_2_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [8] <= \prog_2_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [9] <= \prog_2_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [10] <= \prog_2_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [11] <= \prog_2_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [12] <= \prog_2_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [13] <= \prog_2_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [14] <= \prog_2_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_right_reg [15] <= \prog_2_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [0] <= \prog_2_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [1] <= \prog_2_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [2] <= \prog_2_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [3] <= \prog_2_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [4] <= \prog_2_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [5] <= \prog_2_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [6] <= \prog_2_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [7] <= \prog_2_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [8] <= \prog_2_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [9] <= \prog_2_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [10] <= \prog_2_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [11] <= \prog_2_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [12] <= \prog_2_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [13] <= \prog_2_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [14] <= \prog_2_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_left_reg [15] <= \prog_2_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [0] <= \prog_2_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [1] <= \prog_2_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [2] <= \prog_2_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [3] <= \prog_2_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [4] <= \prog_2_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [5] <= \prog_2_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [6] <= \prog_2_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [7] <= \prog_2_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [8] <= \prog_2_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [9] <= \prog_2_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [10] <= \prog_2_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [11] <= \prog_2_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [12] <= \prog_2_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [13] <= \prog_2_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [14] <= \prog_2_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_down_reg [15] <= \prog_2_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [0] <= \prog_2_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [1] <= \prog_2_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [2] <= \prog_2_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [3] <= \prog_2_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [4] <= \prog_2_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [5] <= \prog_2_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [6] <= \prog_2_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [7] <= \prog_2_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [8] <= \prog_2_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [9] <= \prog_2_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [10] <= \prog_2_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [11] <= \prog_2_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [12] <= \prog_2_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [13] <= \prog_2_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [14] <= \prog_2_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_3.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_3.program_up_reg [15] <= \prog_2_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_3.data [0] <= 1'h0;
    else if (_00007_) \state_0_3.data [0] <= _00017_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_3.data [1] <= 1'h0;
    else if (_00007_) \state_0_3.data [1] <= _00018_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_3.data [2] <= 1'h0;
    else if (_00007_) \state_0_3.data [2] <= _00019_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_3.data [3] <= 1'h0;
    else if (_00007_) \state_0_3.data [3] <= _00020_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_4.data [0] <= 1'h0;
    else if (_00007_) \state_0_4.data [0] <= _00021_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_4.data [1] <= 1'h0;
    else if (_00007_) \state_0_4.data [1] <= _00022_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_4.data [2] <= 1'h0;
    else if (_00007_) \state_0_4.data [2] <= _00023_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_4.data [3] <= 1'h0;
    else if (_00007_) \state_0_4.data [3] <= _00024_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_5.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_1_5.out_reg [0] <= \cell_1_5.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_5.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_1_5.out_reg [1] <= \cell_1_5.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_5.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_1_5.out_reg [2] <= \cell_1_5.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_5.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_1_5.out_reg [3] <= \cell_1_5.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [0] <= \prog_1_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [1] <= \prog_1_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [2] <= \prog_1_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [3] <= \prog_1_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [4] <= \prog_1_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [5] <= \prog_1_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [6] <= \prog_1_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [7] <= \prog_1_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [8] <= \prog_1_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [9] <= \prog_1_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [10] <= \prog_1_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [11] <= \prog_1_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [12] <= \prog_1_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [13] <= \prog_1_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [14] <= \prog_1_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_right_reg [15] <= \prog_1_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [0] <= \prog_1_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [1] <= \prog_1_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [2] <= \prog_1_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [3] <= \prog_1_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [4] <= \prog_1_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [5] <= \prog_1_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [6] <= \prog_1_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [7] <= \prog_1_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [8] <= \prog_1_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [9] <= \prog_1_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [10] <= \prog_1_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [11] <= \prog_1_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [12] <= \prog_1_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [13] <= \prog_1_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [14] <= \prog_1_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_left_reg [15] <= \prog_1_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [0] <= \prog_1_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [1] <= \prog_1_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [2] <= \prog_1_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [3] <= \prog_1_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [4] <= \prog_1_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [5] <= \prog_1_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [6] <= \prog_1_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [7] <= \prog_1_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [8] <= \prog_1_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [9] <= \prog_1_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [10] <= \prog_1_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [11] <= \prog_1_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [12] <= \prog_1_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [13] <= \prog_1_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [14] <= \prog_1_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_down_reg [15] <= \prog_1_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [0] <= \prog_1_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [1] <= \prog_1_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [2] <= \prog_1_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [3] <= \prog_1_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [4] <= \prog_1_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [5] <= \prog_1_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [6] <= \prog_1_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [7] <= \prog_1_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [8] <= \prog_1_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [9] <= \prog_1_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [10] <= \prog_1_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [11] <= \prog_1_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [12] <= \prog_1_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [13] <= \prog_1_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [14] <= \prog_1_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_5.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_5.program_up_reg [15] <= \prog_1_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_5.data [0] <= 1'h0;
    else if (_00007_) \state_0_5.data [0] <= _00025_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_5.data [1] <= 1'h0;
    else if (_00007_) \state_0_5.data [1] <= _00026_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_5.data [2] <= 1'h0;
    else if (_00007_) \state_0_5.data [2] <= _00027_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_5.data [3] <= 1'h0;
    else if (_00007_) \state_0_5.data [3] <= _00028_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_6.data [0] <= 1'h0;
    else if (_00007_) \state_0_6.data [0] <= _00029_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_6.data [1] <= 1'h0;
    else if (_00007_) \state_0_6.data [1] <= _00030_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_6.data [2] <= 1'h0;
    else if (_00007_) \state_0_6.data [2] <= _00031_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_6.data [3] <= 1'h0;
    else if (_00007_) \state_0_6.data [3] <= _00032_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_4.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_1_4.out_reg [0] <= \cell_1_4.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_4.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_1_4.out_reg [1] <= \cell_1_4.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_4.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_1_4.out_reg [2] <= \cell_1_4.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_4.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_1_4.out_reg [3] <= \cell_1_4.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [0] <= \prog_1_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [1] <= \prog_1_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [2] <= \prog_1_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [3] <= \prog_1_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [4] <= \prog_1_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [5] <= \prog_1_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [6] <= \prog_1_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [7] <= \prog_1_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [8] <= \prog_1_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [9] <= \prog_1_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [10] <= \prog_1_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [11] <= \prog_1_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [12] <= \prog_1_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [13] <= \prog_1_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [14] <= \prog_1_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_right_reg [15] <= \prog_1_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_7.data [0] <= 1'h0;
    else if (_00007_) \state_0_7.data [0] <= _00033_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_7.data [1] <= 1'h0;
    else if (_00007_) \state_0_7.data [1] <= _00034_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_7.data [2] <= 1'h0;
    else if (_00007_) \state_0_7.data [2] <= _00035_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_7.data [3] <= 1'h0;
    else if (_00007_) \state_0_7.data [3] <= _00036_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_0.data [0] <= 1'h0;
    else if (_00007_) \state_1_0.data [0] <= _00037_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_0.data [1] <= 1'h0;
    else if (_00007_) \state_1_0.data [1] <= _00038_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_0.data [2] <= 1'h0;
    else if (_00007_) \state_1_0.data [2] <= _00039_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_0.data [3] <= 1'h0;
    else if (_00007_) \state_1_0.data [3] <= _00040_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_1.data [0] <= 1'h0;
    else if (_00007_) \state_1_1.data [0] <= _00041_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_1.data [1] <= 1'h0;
    else if (_00007_) \state_1_1.data [1] <= _00042_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_1.data [2] <= 1'h0;
    else if (_00007_) \state_1_1.data [2] <= _00043_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_1.data [3] <= 1'h0;
    else if (_00007_) \state_1_1.data [3] <= _00044_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_7.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_0_7.out_reg [0] <= \cell_0_7.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_7.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_0_7.out_reg [1] <= \cell_0_7.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_7.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_0_7.out_reg [2] <= \cell_0_7.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_7.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_0_7.out_reg [3] <= \cell_0_7.f_right ;
  reg \cell_0_7.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_right_reg_reg[0]  <= \prog_0_7.data [48];
  assign \cell_0_7.program_right_reg [0] = \cell_0_7.program_right_reg_reg[0] ;
  reg \cell_0_7.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_right_reg_reg[2]  <= \prog_0_7.data [50];
  assign \cell_0_7.program_right_reg [2] = \cell_0_7.program_right_reg_reg[2] ;
  reg \cell_0_7.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_right_reg_reg[4]  <= \prog_0_7.data [52];
  assign \cell_0_7.program_right_reg [4] = \cell_0_7.program_right_reg_reg[4] ;
  reg \cell_0_7.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_right_reg_reg[6]  <= \prog_0_7.data [54];
  assign \cell_0_7.program_right_reg [6] = \cell_0_7.program_right_reg_reg[6] ;
  reg \cell_0_7.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_left_reg_reg[0]  <= \prog_0_7.data [32];
  assign \cell_0_7.program_left_reg [0] = \cell_0_7.program_left_reg_reg[0] ;
  reg \cell_0_7.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_left_reg_reg[2]  <= \prog_0_7.data [34];
  assign \cell_0_7.program_left_reg [2] = \cell_0_7.program_left_reg_reg[2] ;
  reg \cell_0_7.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_left_reg_reg[4]  <= \prog_0_7.data [36];
  assign \cell_0_7.program_left_reg [4] = \cell_0_7.program_left_reg_reg[4] ;
  reg \cell_0_7.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_left_reg_reg[6]  <= \prog_0_7.data [38];
  assign \cell_0_7.program_left_reg [6] = \cell_0_7.program_left_reg_reg[6] ;
  reg \cell_0_7.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_down_reg_reg[0]  <= \prog_0_7.data [16];
  assign \cell_0_7.program_down_reg [0] = \cell_0_7.program_down_reg_reg[0] ;
  reg \cell_0_7.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_down_reg_reg[2]  <= \prog_0_7.data [18];
  assign \cell_0_7.program_down_reg [2] = \cell_0_7.program_down_reg_reg[2] ;
  reg \cell_0_7.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_down_reg_reg[4]  <= \prog_0_7.data [20];
  assign \cell_0_7.program_down_reg [4] = \cell_0_7.program_down_reg_reg[4] ;
  reg \cell_0_7.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_down_reg_reg[6]  <= \prog_0_7.data [22];
  assign \cell_0_7.program_down_reg [6] = \cell_0_7.program_down_reg_reg[6] ;
  reg \cell_0_7.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_up_reg_reg[0]  <= \prog_0_7.data [0];
  assign \cell_0_7.program_up_reg [0] = \cell_0_7.program_up_reg_reg[0] ;
  reg \cell_0_7.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_up_reg_reg[2]  <= \prog_0_7.data [2];
  assign \cell_0_7.program_up_reg [2] = \cell_0_7.program_up_reg_reg[2] ;
  reg \cell_0_7.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_up_reg_reg[4]  <= \prog_0_7.data [4];
  assign \cell_0_7.program_up_reg [4] = \cell_0_7.program_up_reg_reg[4] ;
  reg \cell_0_7.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_7.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_7.program_up_reg_reg[6]  <= \prog_0_7.data [6];
  assign \cell_0_7.program_up_reg [6] = \cell_0_7.program_up_reg_reg[6] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_2.data [0] <= 1'h0;
    else if (_00007_) \state_1_2.data [0] <= _00045_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_2.data [1] <= 1'h0;
    else if (_00007_) \state_1_2.data [1] <= _00046_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_2.data [2] <= 1'h0;
    else if (_00007_) \state_1_2.data [2] <= _00047_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_2.data [3] <= 1'h0;
    else if (_00007_) \state_1_2.data [3] <= _00048_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_3.data [0] <= 1'h0;
    else if (_00007_) \state_1_3.data [0] <= _00049_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_3.data [1] <= 1'h0;
    else if (_00007_) \state_1_3.data [1] <= _00050_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_3.data [2] <= 1'h0;
    else if (_00007_) \state_1_3.data [2] <= _00051_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_3.data [3] <= 1'h0;
    else if (_00007_) \state_1_3.data [3] <= _00052_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_6.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_0_6.out_reg [0] <= \cell_0_6.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_6.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_0_6.out_reg [1] <= \cell_0_6.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_6.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_0_6.out_reg [2] <= \cell_0_6.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_6.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_0_6.out_reg [3] <= \cell_0_6.f_right ;
  reg \cell_0_6.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_right_reg_reg[0]  <= \prog_0_6.data [48];
  assign \cell_0_6.program_right_reg [0] = \cell_0_6.program_right_reg_reg[0] ;
  reg \cell_0_6.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_right_reg_reg[2]  <= \prog_0_6.data [50];
  assign \cell_0_6.program_right_reg [2] = \cell_0_6.program_right_reg_reg[2] ;
  reg \cell_0_6.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_right_reg_reg[4]  <= \prog_0_6.data [52];
  assign \cell_0_6.program_right_reg [4] = \cell_0_6.program_right_reg_reg[4] ;
  reg \cell_0_6.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_right_reg_reg[6]  <= \prog_0_6.data [54];
  assign \cell_0_6.program_right_reg [6] = \cell_0_6.program_right_reg_reg[6] ;
  reg \cell_0_6.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_right_reg_reg[8]  <= \prog_0_6.data [56];
  assign \cell_0_6.program_right_reg [8] = \cell_0_6.program_right_reg_reg[8] ;
  reg \cell_0_6.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_right_reg_reg[10]  <= \prog_0_6.data [58];
  assign \cell_0_6.program_right_reg [10] = \cell_0_6.program_right_reg_reg[10] ;
  reg \cell_0_6.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_right_reg_reg[12]  <= \prog_0_6.data [60];
  assign \cell_0_6.program_right_reg [12] = \cell_0_6.program_right_reg_reg[12] ;
  reg \cell_0_6.program_right_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_right_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_right_reg_reg[14]  <= \prog_0_6.data [62];
  assign \cell_0_6.program_right_reg [14] = \cell_0_6.program_right_reg_reg[14] ;
  reg \cell_0_6.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_left_reg_reg[0]  <= \prog_0_6.data [32];
  assign \cell_0_6.program_left_reg [0] = \cell_0_6.program_left_reg_reg[0] ;
  reg \cell_0_6.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_left_reg_reg[2]  <= \prog_0_6.data [34];
  assign \cell_0_6.program_left_reg [2] = \cell_0_6.program_left_reg_reg[2] ;
  reg \cell_0_6.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_left_reg_reg[4]  <= \prog_0_6.data [36];
  assign \cell_0_6.program_left_reg [4] = \cell_0_6.program_left_reg_reg[4] ;
  reg \cell_0_6.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_left_reg_reg[6]  <= \prog_0_6.data [38];
  assign \cell_0_6.program_left_reg [6] = \cell_0_6.program_left_reg_reg[6] ;
  reg \cell_0_6.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_left_reg_reg[8]  <= \prog_0_6.data [40];
  assign \cell_0_6.program_left_reg [8] = \cell_0_6.program_left_reg_reg[8] ;
  reg \cell_0_6.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_left_reg_reg[10]  <= \prog_0_6.data [42];
  assign \cell_0_6.program_left_reg [10] = \cell_0_6.program_left_reg_reg[10] ;
  reg \cell_0_6.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_left_reg_reg[12]  <= \prog_0_6.data [44];
  assign \cell_0_6.program_left_reg [12] = \cell_0_6.program_left_reg_reg[12] ;
  reg \cell_0_6.program_left_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_left_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_left_reg_reg[14]  <= \prog_0_6.data [46];
  assign \cell_0_6.program_left_reg [14] = \cell_0_6.program_left_reg_reg[14] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_4.data [0] <= 1'h0;
    else if (_00007_) \state_1_4.data [0] <= _00053_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_4.data [1] <= 1'h0;
    else if (_00007_) \state_1_4.data [1] <= _00054_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_4.data [2] <= 1'h0;
    else if (_00007_) \state_1_4.data [2] <= _00055_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_4.data [3] <= 1'h0;
    else if (_00007_) \state_1_4.data [3] <= _00056_;
  reg \cell_0_3.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_down_reg_reg[0]  <= \prog_0_3.data [16];
  assign \cell_0_3.program_down_reg [0] = \cell_0_3.program_down_reg_reg[0] ;
  reg \cell_0_3.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_down_reg_reg[2]  <= \prog_0_3.data [18];
  assign \cell_0_3.program_down_reg [2] = \cell_0_3.program_down_reg_reg[2] ;
  reg \cell_0_3.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_down_reg_reg[4]  <= \prog_0_3.data [20];
  assign \cell_0_3.program_down_reg [4] = \cell_0_3.program_down_reg_reg[4] ;
  reg \cell_0_3.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_down_reg_reg[6]  <= \prog_0_3.data [22];
  assign \cell_0_3.program_down_reg [6] = \cell_0_3.program_down_reg_reg[6] ;
  reg \cell_0_3.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_down_reg_reg[8]  <= \prog_0_3.data [24];
  assign \cell_0_3.program_down_reg [8] = \cell_0_3.program_down_reg_reg[8] ;
  reg \cell_0_3.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_down_reg_reg[10]  <= \prog_0_3.data [26];
  assign \cell_0_3.program_down_reg [10] = \cell_0_3.program_down_reg_reg[10] ;
  reg \cell_0_3.program_down_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_down_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_down_reg_reg[12]  <= \prog_0_3.data [28];
  assign \cell_0_3.program_down_reg [12] = \cell_0_3.program_down_reg_reg[12] ;
  reg \cell_0_3.program_down_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_down_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_down_reg_reg[14]  <= \prog_0_3.data [30];
  assign \cell_0_3.program_down_reg [14] = \cell_0_3.program_down_reg_reg[14] ;
  reg \cell_0_3.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_up_reg_reg[0]  <= \prog_0_3.data [0];
  assign \cell_0_3.program_up_reg [0] = \cell_0_3.program_up_reg_reg[0] ;
  reg \cell_0_3.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_up_reg_reg[2]  <= \prog_0_3.data [2];
  assign \cell_0_3.program_up_reg [2] = \cell_0_3.program_up_reg_reg[2] ;
  reg \cell_0_3.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_up_reg_reg[4]  <= \prog_0_3.data [4];
  assign \cell_0_3.program_up_reg [4] = \cell_0_3.program_up_reg_reg[4] ;
  reg \cell_0_3.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_up_reg_reg[6]  <= \prog_0_3.data [6];
  assign \cell_0_3.program_up_reg [6] = \cell_0_3.program_up_reg_reg[6] ;
  reg \cell_0_3.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_up_reg_reg[8]  <= \prog_0_3.data [8];
  assign \cell_0_3.program_up_reg [8] = \cell_0_3.program_up_reg_reg[8] ;
  reg \cell_0_3.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_up_reg_reg[10]  <= \prog_0_3.data [10];
  assign \cell_0_3.program_up_reg [10] = \cell_0_3.program_up_reg_reg[10] ;
  reg \cell_0_3.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_up_reg_reg[12]  <= \prog_0_3.data [12];
  assign \cell_0_3.program_up_reg [12] = \cell_0_3.program_up_reg_reg[12] ;
  reg \cell_0_3.program_up_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_up_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_up_reg_reg[14]  <= \prog_0_3.data [14];
  assign \cell_0_3.program_up_reg [14] = \cell_0_3.program_up_reg_reg[14] ;
  reg \cell_0_2.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_left_reg_reg[0]  <= \prog_0_2.data [32];
  assign \cell_0_2.program_left_reg [0] = \cell_0_2.program_left_reg_reg[0] ;
  reg \cell_0_2.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_left_reg_reg[2]  <= \prog_0_2.data [34];
  assign \cell_0_2.program_left_reg [2] = \cell_0_2.program_left_reg_reg[2] ;
  reg \cell_0_2.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_left_reg_reg[4]  <= \prog_0_2.data [36];
  assign \cell_0_2.program_left_reg [4] = \cell_0_2.program_left_reg_reg[4] ;
  reg \cell_0_2.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_left_reg_reg[6]  <= \prog_0_2.data [38];
  assign \cell_0_2.program_left_reg [6] = \cell_0_2.program_left_reg_reg[6] ;
  reg \cell_0_2.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_left_reg_reg[8]  <= \prog_0_2.data [40];
  assign \cell_0_2.program_left_reg [8] = \cell_0_2.program_left_reg_reg[8] ;
  reg \cell_0_2.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_left_reg_reg[10]  <= \prog_0_2.data [42];
  assign \cell_0_2.program_left_reg [10] = \cell_0_2.program_left_reg_reg[10] ;
  reg \cell_0_2.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_left_reg_reg[12]  <= \prog_0_2.data [44];
  assign \cell_0_2.program_left_reg [12] = \cell_0_2.program_left_reg_reg[12] ;
  reg \cell_0_2.program_left_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_left_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_left_reg_reg[14]  <= \prog_0_2.data [46];
  assign \cell_0_2.program_left_reg [14] = \cell_0_2.program_left_reg_reg[14] ;
  reg \cell_0_2.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_down_reg_reg[0]  <= \prog_0_2.data [16];
  assign \cell_0_2.program_down_reg [0] = \cell_0_2.program_down_reg_reg[0] ;
  reg \cell_0_2.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_down_reg_reg[2]  <= \prog_0_2.data [18];
  assign \cell_0_2.program_down_reg [2] = \cell_0_2.program_down_reg_reg[2] ;
  reg \cell_0_2.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_down_reg_reg[4]  <= \prog_0_2.data [20];
  assign \cell_0_2.program_down_reg [4] = \cell_0_2.program_down_reg_reg[4] ;
  reg \cell_0_2.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_down_reg_reg[6]  <= \prog_0_2.data [22];
  assign \cell_0_2.program_down_reg [6] = \cell_0_2.program_down_reg_reg[6] ;
  reg \cell_0_2.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_down_reg_reg[8]  <= \prog_0_2.data [24];
  assign \cell_0_2.program_down_reg [8] = \cell_0_2.program_down_reg_reg[8] ;
  reg \cell_0_2.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_down_reg_reg[10]  <= \prog_0_2.data [26];
  assign \cell_0_2.program_down_reg [10] = \cell_0_2.program_down_reg_reg[10] ;
  reg \cell_0_2.program_down_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_down_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_down_reg_reg[12]  <= \prog_0_2.data [28];
  assign \cell_0_2.program_down_reg [12] = \cell_0_2.program_down_reg_reg[12] ;
  reg \cell_0_2.program_down_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_down_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_down_reg_reg[14]  <= \prog_0_2.data [30];
  assign \cell_0_2.program_down_reg [14] = \cell_0_2.program_down_reg_reg[14] ;
  reg \cell_0_2.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_up_reg_reg[0]  <= \prog_0_2.data [0];
  assign \cell_0_2.program_up_reg [0] = \cell_0_2.program_up_reg_reg[0] ;
  reg \cell_0_2.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_up_reg_reg[2]  <= \prog_0_2.data [2];
  assign \cell_0_2.program_up_reg [2] = \cell_0_2.program_up_reg_reg[2] ;
  reg \cell_0_2.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_up_reg_reg[4]  <= \prog_0_2.data [4];
  assign \cell_0_2.program_up_reg [4] = \cell_0_2.program_up_reg_reg[4] ;
  reg \cell_0_2.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_up_reg_reg[6]  <= \prog_0_2.data [6];
  assign \cell_0_2.program_up_reg [6] = \cell_0_2.program_up_reg_reg[6] ;
  reg \cell_0_2.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_up_reg_reg[8]  <= \prog_0_2.data [8];
  assign \cell_0_2.program_up_reg [8] = \cell_0_2.program_up_reg_reg[8] ;
  reg \cell_0_2.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_up_reg_reg[10]  <= \prog_0_2.data [10];
  assign \cell_0_2.program_up_reg [10] = \cell_0_2.program_up_reg_reg[10] ;
  reg \cell_0_2.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_up_reg_reg[12]  <= \prog_0_2.data [12];
  assign \cell_0_2.program_up_reg [12] = \cell_0_2.program_up_reg_reg[12] ;
  reg \cell_0_2.program_up_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_up_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_up_reg_reg[14]  <= \prog_0_2.data [14];
  assign \cell_0_2.program_up_reg [14] = \cell_0_2.program_up_reg_reg[14] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_7.data [0] <= 1'h0;
    else if (_00007_) \state_1_7.data [0] <= _00065_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_7.data [1] <= 1'h0;
    else if (_00007_) \state_1_7.data [1] <= _00066_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_7.data [2] <= 1'h0;
    else if (_00007_) \state_1_7.data [2] <= _00067_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_7.data [3] <= 1'h0;
    else if (_00007_) \state_1_7.data [3] <= _00068_;
  reg \cell_0_1.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_right_reg_reg[0]  <= \prog_0_1.data [48];
  assign \cell_0_1.program_right_reg [0] = \cell_0_1.program_right_reg_reg[0] ;
  reg \cell_0_1.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_right_reg_reg[2]  <= \prog_0_1.data [50];
  assign \cell_0_1.program_right_reg [2] = \cell_0_1.program_right_reg_reg[2] ;
  reg \cell_0_1.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_right_reg_reg[4]  <= \prog_0_1.data [52];
  assign \cell_0_1.program_right_reg [4] = \cell_0_1.program_right_reg_reg[4] ;
  reg \cell_0_1.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_right_reg_reg[6]  <= \prog_0_1.data [54];
  assign \cell_0_1.program_right_reg [6] = \cell_0_1.program_right_reg_reg[6] ;
  reg \cell_0_1.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_right_reg_reg[8]  <= \prog_0_1.data [56];
  assign \cell_0_1.program_right_reg [8] = \cell_0_1.program_right_reg_reg[8] ;
  reg \cell_0_1.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_right_reg_reg[10]  <= \prog_0_1.data [58];
  assign \cell_0_1.program_right_reg [10] = \cell_0_1.program_right_reg_reg[10] ;
  reg \cell_0_1.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_right_reg_reg[12]  <= \prog_0_1.data [60];
  assign \cell_0_1.program_right_reg [12] = \cell_0_1.program_right_reg_reg[12] ;
  reg \cell_0_1.program_right_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_right_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_right_reg_reg[14]  <= \prog_0_1.data [62];
  assign \cell_0_1.program_right_reg [14] = \cell_0_1.program_right_reg_reg[14] ;
  reg \cell_0_1.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_left_reg_reg[0]  <= \prog_0_1.data [32];
  assign \cell_0_1.program_left_reg [0] = \cell_0_1.program_left_reg_reg[0] ;
  reg \cell_0_1.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_left_reg_reg[2]  <= \prog_0_1.data [34];
  assign \cell_0_1.program_left_reg [2] = \cell_0_1.program_left_reg_reg[2] ;
  reg \cell_0_1.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_left_reg_reg[4]  <= \prog_0_1.data [36];
  assign \cell_0_1.program_left_reg [4] = \cell_0_1.program_left_reg_reg[4] ;
  reg \cell_0_1.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_left_reg_reg[6]  <= \prog_0_1.data [38];
  assign \cell_0_1.program_left_reg [6] = \cell_0_1.program_left_reg_reg[6] ;
  reg \cell_0_1.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_left_reg_reg[8]  <= \prog_0_1.data [40];
  assign \cell_0_1.program_left_reg [8] = \cell_0_1.program_left_reg_reg[8] ;
  reg \cell_0_1.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_left_reg_reg[10]  <= \prog_0_1.data [42];
  assign \cell_0_1.program_left_reg [10] = \cell_0_1.program_left_reg_reg[10] ;
  reg \cell_0_1.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_left_reg_reg[12]  <= \prog_0_1.data [44];
  assign \cell_0_1.program_left_reg [12] = \cell_0_1.program_left_reg_reg[12] ;
  reg \cell_0_1.program_left_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_left_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_left_reg_reg[14]  <= \prog_0_1.data [46];
  assign \cell_0_1.program_left_reg [14] = \cell_0_1.program_left_reg_reg[14] ;
  reg \cell_0_1.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_down_reg_reg[0]  <= \prog_0_1.data [16];
  assign \cell_0_1.program_down_reg [0] = \cell_0_1.program_down_reg_reg[0] ;
  reg \cell_0_1.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_down_reg_reg[2]  <= \prog_0_1.data [18];
  assign \cell_0_1.program_down_reg [2] = \cell_0_1.program_down_reg_reg[2] ;
  reg \cell_0_1.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_down_reg_reg[4]  <= \prog_0_1.data [20];
  assign \cell_0_1.program_down_reg [4] = \cell_0_1.program_down_reg_reg[4] ;
  reg \cell_0_1.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_down_reg_reg[6]  <= \prog_0_1.data [22];
  assign \cell_0_1.program_down_reg [6] = \cell_0_1.program_down_reg_reg[6] ;
  reg \cell_0_1.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_down_reg_reg[8]  <= \prog_0_1.data [24];
  assign \cell_0_1.program_down_reg [8] = \cell_0_1.program_down_reg_reg[8] ;
  reg \cell_0_1.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_down_reg_reg[10]  <= \prog_0_1.data [26];
  assign \cell_0_1.program_down_reg [10] = \cell_0_1.program_down_reg_reg[10] ;
  reg \cell_0_1.program_down_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_down_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_down_reg_reg[12]  <= \prog_0_1.data [28];
  assign \cell_0_1.program_down_reg [12] = \cell_0_1.program_down_reg_reg[12] ;
  reg \cell_0_1.program_down_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_down_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_down_reg_reg[14]  <= \prog_0_1.data [30];
  assign \cell_0_1.program_down_reg [14] = \cell_0_1.program_down_reg_reg[14] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_0.data [0] <= 1'h0;
    else if (_00007_) \state_2_0.data [0] <= _00069_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_0.data [1] <= 1'h0;
    else if (_00007_) \state_2_0.data [1] <= _00070_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_0.data [2] <= 1'h0;
    else if (_00007_) \state_2_0.data [2] <= _00071_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_0.data [3] <= 1'h0;
    else if (_00007_) \state_2_0.data [3] <= _00072_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_0.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_0_0.out_reg [0] <= \cell_0_0.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_0.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_0_0.out_reg [1] <= \cell_0_0.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_0.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_0_0.out_reg [2] <= \cell_0_0.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_0.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_0_0.out_reg [3] <= \cell_0_0.f_right ;
  reg \cell_0_0.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_right_reg_reg[0]  <= \prog_0_0.data [48];
  assign \cell_0_0.program_right_reg [0] = \cell_0_0.program_right_reg_reg[0] ;
  reg \cell_0_0.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_right_reg_reg[2]  <= \prog_0_0.data [50];
  assign \cell_0_0.program_right_reg [2] = \cell_0_0.program_right_reg_reg[2] ;
  reg \cell_0_0.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_right_reg_reg[8]  <= \prog_0_0.data [56];
  assign \cell_0_0.program_right_reg [8] = \cell_0_0.program_right_reg_reg[8] ;
  reg \cell_0_0.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_right_reg_reg[10]  <= \prog_0_0.data [58];
  assign \cell_0_0.program_right_reg [10] = \cell_0_0.program_right_reg_reg[10] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_3.data [0] <= 1'h0;
    else if (_00007_) \state_2_3.data [0] <= _00081_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_3.data [1] <= 1'h0;
    else if (_00007_) \state_2_3.data [1] <= _00082_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_3.data [2] <= 1'h0;
    else if (_00007_) \state_2_3.data [2] <= _00083_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_3.data [3] <= 1'h0;
    else if (_00007_) \state_2_3.data [3] <= _00084_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_4.data [0] <= 1'h0;
    else if (_00007_) \state_2_4.data [0] <= _00085_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_4.data [1] <= 1'h0;
    else if (_00007_) \state_2_4.data [1] <= _00086_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_4.data [2] <= 1'h0;
    else if (_00007_) \state_2_4.data [2] <= _00087_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_4.data [3] <= 1'h0;
    else if (_00007_) \state_2_4.data [3] <= _00088_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_7.data [0] <= 1'h0;
    else if (_00007_) \state_2_7.data [0] <= _00097_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_7.data [1] <= 1'h0;
    else if (_00007_) \state_2_7.data [1] <= _00098_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_7.data [2] <= 1'h0;
    else if (_00007_) \state_2_7.data [2] <= _00099_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_7.data [3] <= 1'h0;
    else if (_00007_) \state_2_7.data [3] <= _00100_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_0.data [0] <= 1'h0;
    else if (_00007_) \state_3_0.data [0] <= _00101_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_0.data [1] <= 1'h0;
    else if (_00007_) \state_3_0.data [1] <= _00102_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_0.data [2] <= 1'h0;
    else if (_00007_) \state_3_0.data [2] <= _00103_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_0.data [3] <= 1'h0;
    else if (_00007_) \state_3_0.data [3] <= _00104_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_3.data [0] <= 1'h0;
    else if (_00007_) \state_3_3.data [0] <= _00113_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_3.data [1] <= 1'h0;
    else if (_00007_) \state_3_3.data [1] <= _00114_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_3.data [2] <= 1'h0;
    else if (_00007_) \state_3_3.data [2] <= _00115_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_3.data [3] <= 1'h0;
    else if (_00007_) \state_3_3.data [3] <= _00116_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_5.data [0] <= 1'h0;
    else if (_00007_) \state_3_5.data [0] <= _00121_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_5.data [1] <= 1'h0;
    else if (_00007_) \state_3_5.data [1] <= _00122_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_5.data [2] <= 1'h0;
    else if (_00007_) \state_3_5.data [2] <= _00123_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_5.data [3] <= 1'h0;
    else if (_00007_) \state_3_5.data [3] <= _00124_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_7.data [0] <= 1'h0;
    else if (_00007_) \state_3_7.data [0] <= _00129_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_7.data [1] <= 1'h0;
    else if (_00007_) \state_3_7.data [1] <= _00130_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_7.data [2] <= 1'h0;
    else if (_00007_) \state_3_7.data [2] <= _00131_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_7.data [3] <= 1'h0;
    else if (_00007_) \state_3_7.data [3] <= _00132_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_1.data [0] <= 1'h0;
    else if (_00007_) \state_4_1.data [0] <= _00137_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_1.data [1] <= 1'h0;
    else if (_00007_) \state_4_1.data [1] <= _00138_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_1.data [2] <= 1'h0;
    else if (_00007_) \state_4_1.data [2] <= _00139_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_1.data [3] <= 1'h0;
    else if (_00007_) \state_4_1.data [3] <= _00140_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_7_7.data [0] <= 1'h0;
    else if (_00007_) \state_7_7.data [0] <= _00229_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_7_7.data [1] <= 1'h0;
    else if (_00007_) \state_7_7.data [1] <= _00230_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_7_7.data [2] <= 1'h0;
    else if (_00007_) \state_7_7.data [2] <= _00231_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_7_7.data [3] <= 1'h0;
    else if (_00007_) \state_7_7.data [3] <= _00232_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_0.data [0] <= 1'h0;
    else if (_00007_) \state_4_0.data [0] <= _00133_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_0.data [1] <= 1'h0;
    else if (_00007_) \state_4_0.data [1] <= _00134_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_0.data [2] <= 1'h0;
    else if (_00007_) \state_4_0.data [2] <= _00135_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_0.data [3] <= 1'h0;
    else if (_00007_) \state_4_0.data [3] <= _00136_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_6.data [0] <= 1'h0;
    else if (_00007_) \state_3_6.data [0] <= _00125_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_6.data [1] <= 1'h0;
    else if (_00007_) \state_3_6.data [1] <= _00126_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_6.data [2] <= 1'h0;
    else if (_00007_) \state_3_6.data [2] <= _00127_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_6.data [3] <= 1'h0;
    else if (_00007_) \state_3_6.data [3] <= _00128_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_4.data [0] <= 1'h0;
    else if (_00007_) \state_3_4.data [0] <= _00117_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_4.data [1] <= 1'h0;
    else if (_00007_) \state_3_4.data [1] <= _00118_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_4.data [2] <= 1'h0;
    else if (_00007_) \state_3_4.data [2] <= _00119_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_4.data [3] <= 1'h0;
    else if (_00007_) \state_3_4.data [3] <= _00120_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_2.data [0] <= 1'h0;
    else if (_00007_) \state_3_2.data [0] <= _00109_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_2.data [1] <= 1'h0;
    else if (_00007_) \state_3_2.data [1] <= _00110_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_2.data [2] <= 1'h0;
    else if (_00007_) \state_3_2.data [2] <= _00111_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_2.data [3] <= 1'h0;
    else if (_00007_) \state_3_2.data [3] <= _00112_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_1.data [0] <= 1'h0;
    else if (_00007_) \state_3_1.data [0] <= _00105_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_1.data [1] <= 1'h0;
    else if (_00007_) \state_3_1.data [1] <= _00106_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_1.data [2] <= 1'h0;
    else if (_00007_) \state_3_1.data [2] <= _00107_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_3_1.data [3] <= 1'h0;
    else if (_00007_) \state_3_1.data [3] <= _00108_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_6.data [0] <= 1'h0;
    else if (_00007_) \state_2_6.data [0] <= _00093_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_6.data [1] <= 1'h0;
    else if (_00007_) \state_2_6.data [1] <= _00094_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_6.data [2] <= 1'h0;
    else if (_00007_) \state_2_6.data [2] <= _00095_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_6.data [3] <= 1'h0;
    else if (_00007_) \state_2_6.data [3] <= _00096_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_5.data [0] <= 1'h0;
    else if (_00007_) \state_2_5.data [0] <= _00089_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_5.data [1] <= 1'h0;
    else if (_00007_) \state_2_5.data [1] <= _00090_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_5.data [2] <= 1'h0;
    else if (_00007_) \state_2_5.data [2] <= _00091_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_5.data [3] <= 1'h0;
    else if (_00007_) \state_2_5.data [3] <= _00092_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_2.data [0] <= 1'h0;
    else if (_00007_) \state_2_2.data [0] <= _00077_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_2.data [1] <= 1'h0;
    else if (_00007_) \state_2_2.data [1] <= _00078_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_2.data [2] <= 1'h0;
    else if (_00007_) \state_2_2.data [2] <= _00079_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_2.data [3] <= 1'h0;
    else if (_00007_) \state_2_2.data [3] <= _00080_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_1.data [0] <= 1'h0;
    else if (_00007_) \state_2_1.data [0] <= _00073_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_1.data [1] <= 1'h0;
    else if (_00007_) \state_2_1.data [1] <= _00074_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_1.data [2] <= 1'h0;
    else if (_00007_) \state_2_1.data [2] <= _00075_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_2_1.data [3] <= 1'h0;
    else if (_00007_) \state_2_1.data [3] <= _00076_;
  reg \cell_0_0.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_left_reg_reg[0]  <= \prog_0_0.data [32];
  assign \cell_0_0.program_left_reg [0] = \cell_0_0.program_left_reg_reg[0] ;
  reg \cell_0_0.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_left_reg_reg[2]  <= \prog_0_0.data [34];
  assign \cell_0_0.program_left_reg [2] = \cell_0_0.program_left_reg_reg[2] ;
  reg \cell_0_0.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_left_reg_reg[8]  <= \prog_0_0.data [40];
  assign \cell_0_0.program_left_reg [8] = \cell_0_0.program_left_reg_reg[8] ;
  reg \cell_0_0.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_left_reg_reg[10]  <= \prog_0_0.data [42];
  assign \cell_0_0.program_left_reg [10] = \cell_0_0.program_left_reg_reg[10] ;
  reg \cell_0_0.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_down_reg_reg[0]  <= \prog_0_0.data [16];
  assign \cell_0_0.program_down_reg [0] = \cell_0_0.program_down_reg_reg[0] ;
  reg \cell_0_0.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_down_reg_reg[2]  <= \prog_0_0.data [18];
  assign \cell_0_0.program_down_reg [2] = \cell_0_0.program_down_reg_reg[2] ;
  reg \cell_0_0.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_down_reg_reg[8]  <= \prog_0_0.data [24];
  assign \cell_0_0.program_down_reg [8] = \cell_0_0.program_down_reg_reg[8] ;
  reg \cell_0_0.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_down_reg_reg[10]  <= \prog_0_0.data [26];
  assign \cell_0_0.program_down_reg [10] = \cell_0_0.program_down_reg_reg[10] ;
  reg \cell_0_0.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_up_reg_reg[0]  <= \prog_0_0.data [0];
  assign \cell_0_0.program_up_reg [0] = \cell_0_0.program_up_reg_reg[0] ;
  reg \cell_0_0.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_up_reg_reg[2]  <= \prog_0_0.data [2];
  assign \cell_0_0.program_up_reg [2] = \cell_0_0.program_up_reg_reg[2] ;
  reg \cell_0_0.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_up_reg_reg[8]  <= \prog_0_0.data [8];
  assign \cell_0_0.program_up_reg [8] = \cell_0_0.program_up_reg_reg[8] ;
  reg \cell_0_0.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_0.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_0.program_up_reg_reg[10]  <= \prog_0_0.data [10];
  assign \cell_0_0.program_up_reg [10] = \cell_0_0.program_up_reg_reg[10] ;
  reg \cell_0_1.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_up_reg_reg[0]  <= \prog_0_1.data [0];
  assign \cell_0_1.program_up_reg [0] = \cell_0_1.program_up_reg_reg[0] ;
  reg \cell_0_1.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_up_reg_reg[2]  <= \prog_0_1.data [2];
  assign \cell_0_1.program_up_reg [2] = \cell_0_1.program_up_reg_reg[2] ;
  reg \cell_0_1.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_up_reg_reg[4]  <= \prog_0_1.data [4];
  assign \cell_0_1.program_up_reg [4] = \cell_0_1.program_up_reg_reg[4] ;
  reg \cell_0_1.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_up_reg_reg[6]  <= \prog_0_1.data [6];
  assign \cell_0_1.program_up_reg [6] = \cell_0_1.program_up_reg_reg[6] ;
  reg \cell_0_1.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_up_reg_reg[8]  <= \prog_0_1.data [8];
  assign \cell_0_1.program_up_reg [8] = \cell_0_1.program_up_reg_reg[8] ;
  reg \cell_0_1.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_up_reg_reg[10]  <= \prog_0_1.data [10];
  assign \cell_0_1.program_up_reg [10] = \cell_0_1.program_up_reg_reg[10] ;
  reg \cell_0_1.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_up_reg_reg[12]  <= \prog_0_1.data [12];
  assign \cell_0_1.program_up_reg [12] = \cell_0_1.program_up_reg_reg[12] ;
  reg \cell_0_1.program_up_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_1.program_up_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_1.program_up_reg_reg[14]  <= \prog_0_1.data [14];
  assign \cell_0_1.program_up_reg [14] = \cell_0_1.program_up_reg_reg[14] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_1.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_0_1.out_reg [0] <= \cell_0_1.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_1.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_0_1.out_reg [1] <= \cell_0_1.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_1.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_0_1.out_reg [2] <= \cell_0_1.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_1.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_0_1.out_reg [3] <= \cell_0_1.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_2.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_0_2.out_reg [0] <= \cell_0_2.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_2.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_0_2.out_reg [1] <= \cell_0_2.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_2.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_0_2.out_reg [2] <= \cell_0_2.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_2.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_0_2.out_reg [3] <= \cell_0_2.f_right ;
  reg \cell_0_2.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_right_reg_reg[0]  <= \prog_0_2.data [48];
  assign \cell_0_2.program_right_reg [0] = \cell_0_2.program_right_reg_reg[0] ;
  reg \cell_0_2.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_right_reg_reg[2]  <= \prog_0_2.data [50];
  assign \cell_0_2.program_right_reg [2] = \cell_0_2.program_right_reg_reg[2] ;
  reg \cell_0_2.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_right_reg_reg[4]  <= \prog_0_2.data [52];
  assign \cell_0_2.program_right_reg [4] = \cell_0_2.program_right_reg_reg[4] ;
  reg \cell_0_2.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_right_reg_reg[6]  <= \prog_0_2.data [54];
  assign \cell_0_2.program_right_reg [6] = \cell_0_2.program_right_reg_reg[6] ;
  reg \cell_0_2.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_right_reg_reg[8]  <= \prog_0_2.data [56];
  assign \cell_0_2.program_right_reg [8] = \cell_0_2.program_right_reg_reg[8] ;
  reg \cell_0_2.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_right_reg_reg[10]  <= \prog_0_2.data [58];
  assign \cell_0_2.program_right_reg [10] = \cell_0_2.program_right_reg_reg[10] ;
  reg \cell_0_2.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_right_reg_reg[12]  <= \prog_0_2.data [60];
  assign \cell_0_2.program_right_reg [12] = \cell_0_2.program_right_reg_reg[12] ;
  reg \cell_0_2.program_right_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_2.program_right_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_2.program_right_reg_reg[14]  <= \prog_0_2.data [62];
  assign \cell_0_2.program_right_reg [14] = \cell_0_2.program_right_reg_reg[14] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_6.data [0] <= 1'h0;
    else if (_00007_) \state_1_6.data [0] <= _00061_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_6.data [1] <= 1'h0;
    else if (_00007_) \state_1_6.data [1] <= _00062_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_6.data [2] <= 1'h0;
    else if (_00007_) \state_1_6.data [2] <= _00063_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_6.data [3] <= 1'h0;
    else if (_00007_) \state_1_6.data [3] <= _00064_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_3.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_0_3.out_reg [0] <= \cell_0_3.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_3.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_0_3.out_reg [1] <= \cell_0_3.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_3.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_0_3.out_reg [2] <= \cell_0_3.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_3.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_0_3.out_reg [3] <= \cell_0_3.f_right ;
  reg \cell_0_3.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_right_reg_reg[0]  <= \prog_0_3.data [48];
  assign \cell_0_3.program_right_reg [0] = \cell_0_3.program_right_reg_reg[0] ;
  reg \cell_0_3.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_right_reg_reg[2]  <= \prog_0_3.data [50];
  assign \cell_0_3.program_right_reg [2] = \cell_0_3.program_right_reg_reg[2] ;
  reg \cell_0_3.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_right_reg_reg[4]  <= \prog_0_3.data [52];
  assign \cell_0_3.program_right_reg [4] = \cell_0_3.program_right_reg_reg[4] ;
  reg \cell_0_3.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_right_reg_reg[6]  <= \prog_0_3.data [54];
  assign \cell_0_3.program_right_reg [6] = \cell_0_3.program_right_reg_reg[6] ;
  reg \cell_0_3.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_right_reg_reg[8]  <= \prog_0_3.data [56];
  assign \cell_0_3.program_right_reg [8] = \cell_0_3.program_right_reg_reg[8] ;
  reg \cell_0_3.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_right_reg_reg[10]  <= \prog_0_3.data [58];
  assign \cell_0_3.program_right_reg [10] = \cell_0_3.program_right_reg_reg[10] ;
  reg \cell_0_3.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_right_reg_reg[12]  <= \prog_0_3.data [60];
  assign \cell_0_3.program_right_reg [12] = \cell_0_3.program_right_reg_reg[12] ;
  reg \cell_0_3.program_right_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_right_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_right_reg_reg[14]  <= \prog_0_3.data [62];
  assign \cell_0_3.program_right_reg [14] = \cell_0_3.program_right_reg_reg[14] ;
  reg \cell_0_3.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_left_reg_reg[0]  <= \prog_0_3.data [32];
  assign \cell_0_3.program_left_reg [0] = \cell_0_3.program_left_reg_reg[0] ;
  reg \cell_0_3.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_left_reg_reg[2]  <= \prog_0_3.data [34];
  assign \cell_0_3.program_left_reg [2] = \cell_0_3.program_left_reg_reg[2] ;
  reg \cell_0_3.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_left_reg_reg[4]  <= \prog_0_3.data [36];
  assign \cell_0_3.program_left_reg [4] = \cell_0_3.program_left_reg_reg[4] ;
  reg \cell_0_3.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_left_reg_reg[6]  <= \prog_0_3.data [38];
  assign \cell_0_3.program_left_reg [6] = \cell_0_3.program_left_reg_reg[6] ;
  reg \cell_0_3.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_left_reg_reg[8]  <= \prog_0_3.data [40];
  assign \cell_0_3.program_left_reg [8] = \cell_0_3.program_left_reg_reg[8] ;
  reg \cell_0_3.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_left_reg_reg[10]  <= \prog_0_3.data [42];
  assign \cell_0_3.program_left_reg [10] = \cell_0_3.program_left_reg_reg[10] ;
  reg \cell_0_3.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_left_reg_reg[12]  <= \prog_0_3.data [44];
  assign \cell_0_3.program_left_reg [12] = \cell_0_3.program_left_reg_reg[12] ;
  reg \cell_0_3.program_left_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_3.program_left_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_3.program_left_reg_reg[14]  <= \prog_0_3.data [46];
  assign \cell_0_3.program_left_reg [14] = \cell_0_3.program_left_reg_reg[14] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_4.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_0_4.out_reg [0] <= \cell_0_4.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_4.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_0_4.out_reg [1] <= \cell_0_4.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_4.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_0_4.out_reg [2] <= \cell_0_4.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_4.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_0_4.out_reg [3] <= \cell_0_4.f_right ;
  reg \cell_0_4.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_right_reg_reg[0]  <= \prog_0_4.data [48];
  assign \cell_0_4.program_right_reg [0] = \cell_0_4.program_right_reg_reg[0] ;
  reg \cell_0_4.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_right_reg_reg[2]  <= \prog_0_4.data [50];
  assign \cell_0_4.program_right_reg [2] = \cell_0_4.program_right_reg_reg[2] ;
  reg \cell_0_4.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_right_reg_reg[4]  <= \prog_0_4.data [52];
  assign \cell_0_4.program_right_reg [4] = \cell_0_4.program_right_reg_reg[4] ;
  reg \cell_0_4.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_right_reg_reg[6]  <= \prog_0_4.data [54];
  assign \cell_0_4.program_right_reg [6] = \cell_0_4.program_right_reg_reg[6] ;
  reg \cell_0_4.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_right_reg_reg[8]  <= \prog_0_4.data [56];
  assign \cell_0_4.program_right_reg [8] = \cell_0_4.program_right_reg_reg[8] ;
  reg \cell_0_4.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_right_reg_reg[10]  <= \prog_0_4.data [58];
  assign \cell_0_4.program_right_reg [10] = \cell_0_4.program_right_reg_reg[10] ;
  reg \cell_0_4.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_right_reg_reg[12]  <= \prog_0_4.data [60];
  assign \cell_0_4.program_right_reg [12] = \cell_0_4.program_right_reg_reg[12] ;
  reg \cell_0_4.program_right_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_right_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_right_reg_reg[14]  <= \prog_0_4.data [62];
  assign \cell_0_4.program_right_reg [14] = \cell_0_4.program_right_reg_reg[14] ;
  reg \cell_0_4.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_left_reg_reg[0]  <= \prog_0_4.data [32];
  assign \cell_0_4.program_left_reg [0] = \cell_0_4.program_left_reg_reg[0] ;
  reg \cell_0_4.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_left_reg_reg[2]  <= \prog_0_4.data [34];
  assign \cell_0_4.program_left_reg [2] = \cell_0_4.program_left_reg_reg[2] ;
  reg \cell_0_4.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_left_reg_reg[4]  <= \prog_0_4.data [36];
  assign \cell_0_4.program_left_reg [4] = \cell_0_4.program_left_reg_reg[4] ;
  reg \cell_0_4.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_left_reg_reg[6]  <= \prog_0_4.data [38];
  assign \cell_0_4.program_left_reg [6] = \cell_0_4.program_left_reg_reg[6] ;
  reg \cell_0_4.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_left_reg_reg[8]  <= \prog_0_4.data [40];
  assign \cell_0_4.program_left_reg [8] = \cell_0_4.program_left_reg_reg[8] ;
  reg \cell_0_4.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_left_reg_reg[10]  <= \prog_0_4.data [42];
  assign \cell_0_4.program_left_reg [10] = \cell_0_4.program_left_reg_reg[10] ;
  reg \cell_0_4.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_left_reg_reg[12]  <= \prog_0_4.data [44];
  assign \cell_0_4.program_left_reg [12] = \cell_0_4.program_left_reg_reg[12] ;
  reg \cell_0_4.program_left_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_left_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_left_reg_reg[14]  <= \prog_0_4.data [46];
  assign \cell_0_4.program_left_reg [14] = \cell_0_4.program_left_reg_reg[14] ;
  reg \cell_0_4.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_down_reg_reg[0]  <= \prog_0_4.data [16];
  assign \cell_0_4.program_down_reg [0] = \cell_0_4.program_down_reg_reg[0] ;
  reg \cell_0_4.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_down_reg_reg[2]  <= \prog_0_4.data [18];
  assign \cell_0_4.program_down_reg [2] = \cell_0_4.program_down_reg_reg[2] ;
  reg \cell_0_4.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_down_reg_reg[4]  <= \prog_0_4.data [20];
  assign \cell_0_4.program_down_reg [4] = \cell_0_4.program_down_reg_reg[4] ;
  reg \cell_0_4.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_down_reg_reg[6]  <= \prog_0_4.data [22];
  assign \cell_0_4.program_down_reg [6] = \cell_0_4.program_down_reg_reg[6] ;
  reg \cell_0_4.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_down_reg_reg[8]  <= \prog_0_4.data [24];
  assign \cell_0_4.program_down_reg [8] = \cell_0_4.program_down_reg_reg[8] ;
  reg \cell_0_4.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_down_reg_reg[10]  <= \prog_0_4.data [26];
  assign \cell_0_4.program_down_reg [10] = \cell_0_4.program_down_reg_reg[10] ;
  reg \cell_0_4.program_down_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_down_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_down_reg_reg[12]  <= \prog_0_4.data [28];
  assign \cell_0_4.program_down_reg [12] = \cell_0_4.program_down_reg_reg[12] ;
  reg \cell_0_4.program_down_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_down_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_down_reg_reg[14]  <= \prog_0_4.data [30];
  assign \cell_0_4.program_down_reg [14] = \cell_0_4.program_down_reg_reg[14] ;
  reg \cell_0_4.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_up_reg_reg[0]  <= \prog_0_4.data [0];
  assign \cell_0_4.program_up_reg [0] = \cell_0_4.program_up_reg_reg[0] ;
  reg \cell_0_4.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_up_reg_reg[2]  <= \prog_0_4.data [2];
  assign \cell_0_4.program_up_reg [2] = \cell_0_4.program_up_reg_reg[2] ;
  reg \cell_0_4.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_up_reg_reg[4]  <= \prog_0_4.data [4];
  assign \cell_0_4.program_up_reg [4] = \cell_0_4.program_up_reg_reg[4] ;
  reg \cell_0_4.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_up_reg_reg[6]  <= \prog_0_4.data [6];
  assign \cell_0_4.program_up_reg [6] = \cell_0_4.program_up_reg_reg[6] ;
  reg \cell_0_4.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_up_reg_reg[8]  <= \prog_0_4.data [8];
  assign \cell_0_4.program_up_reg [8] = \cell_0_4.program_up_reg_reg[8] ;
  reg \cell_0_4.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_up_reg_reg[10]  <= \prog_0_4.data [10];
  assign \cell_0_4.program_up_reg [10] = \cell_0_4.program_up_reg_reg[10] ;
  reg \cell_0_4.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_up_reg_reg[12]  <= \prog_0_4.data [12];
  assign \cell_0_4.program_up_reg [12] = \cell_0_4.program_up_reg_reg[12] ;
  reg \cell_0_4.program_up_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_4.program_up_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_4.program_up_reg_reg[14]  <= \prog_0_4.data [14];
  assign \cell_0_4.program_up_reg [14] = \cell_0_4.program_up_reg_reg[14] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_5.data [0] <= 1'h0;
    else if (_00007_) \state_1_5.data [0] <= _00057_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_5.data [1] <= 1'h0;
    else if (_00007_) \state_1_5.data [1] <= _00058_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_5.data [2] <= 1'h0;
    else if (_00007_) \state_1_5.data [2] <= _00059_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_1_5.data [3] <= 1'h0;
    else if (_00007_) \state_1_5.data [3] <= _00060_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_5.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_0_5.out_reg [0] <= \cell_0_5.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_5.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_0_5.out_reg [1] <= \cell_0_5.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_5.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_0_5.out_reg [2] <= \cell_0_5.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_0_5.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_0_5.out_reg [3] <= \cell_0_5.f_right ;
  reg \cell_0_5.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_right_reg_reg[0]  <= \prog_0_5.data [48];
  assign \cell_0_5.program_right_reg [0] = \cell_0_5.program_right_reg_reg[0] ;
  reg \cell_0_5.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_right_reg_reg[2]  <= \prog_0_5.data [50];
  assign \cell_0_5.program_right_reg [2] = \cell_0_5.program_right_reg_reg[2] ;
  reg \cell_0_5.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_right_reg_reg[4]  <= \prog_0_5.data [52];
  assign \cell_0_5.program_right_reg [4] = \cell_0_5.program_right_reg_reg[4] ;
  reg \cell_0_5.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_right_reg_reg[6]  <= \prog_0_5.data [54];
  assign \cell_0_5.program_right_reg [6] = \cell_0_5.program_right_reg_reg[6] ;
  reg \cell_0_5.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_right_reg_reg[8]  <= \prog_0_5.data [56];
  assign \cell_0_5.program_right_reg [8] = \cell_0_5.program_right_reg_reg[8] ;
  reg \cell_0_5.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_right_reg_reg[10]  <= \prog_0_5.data [58];
  assign \cell_0_5.program_right_reg [10] = \cell_0_5.program_right_reg_reg[10] ;
  reg \cell_0_5.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_right_reg_reg[12]  <= \prog_0_5.data [60];
  assign \cell_0_5.program_right_reg [12] = \cell_0_5.program_right_reg_reg[12] ;
  reg \cell_0_5.program_right_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_right_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_right_reg_reg[14]  <= \prog_0_5.data [62];
  assign \cell_0_5.program_right_reg [14] = \cell_0_5.program_right_reg_reg[14] ;
  reg \cell_0_5.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_left_reg_reg[0]  <= \prog_0_5.data [32];
  assign \cell_0_5.program_left_reg [0] = \cell_0_5.program_left_reg_reg[0] ;
  reg \cell_0_5.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_left_reg_reg[2]  <= \prog_0_5.data [34];
  assign \cell_0_5.program_left_reg [2] = \cell_0_5.program_left_reg_reg[2] ;
  reg \cell_0_5.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_left_reg_reg[4]  <= \prog_0_5.data [36];
  assign \cell_0_5.program_left_reg [4] = \cell_0_5.program_left_reg_reg[4] ;
  reg \cell_0_5.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_left_reg_reg[6]  <= \prog_0_5.data [38];
  assign \cell_0_5.program_left_reg [6] = \cell_0_5.program_left_reg_reg[6] ;
  reg \cell_0_5.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_left_reg_reg[8]  <= \prog_0_5.data [40];
  assign \cell_0_5.program_left_reg [8] = \cell_0_5.program_left_reg_reg[8] ;
  reg \cell_0_5.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_left_reg_reg[10]  <= \prog_0_5.data [42];
  assign \cell_0_5.program_left_reg [10] = \cell_0_5.program_left_reg_reg[10] ;
  reg \cell_0_5.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_left_reg_reg[12]  <= \prog_0_5.data [44];
  assign \cell_0_5.program_left_reg [12] = \cell_0_5.program_left_reg_reg[12] ;
  reg \cell_0_5.program_left_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_left_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_left_reg_reg[14]  <= \prog_0_5.data [46];
  assign \cell_0_5.program_left_reg [14] = \cell_0_5.program_left_reg_reg[14] ;
  reg \cell_0_5.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_down_reg_reg[0]  <= \prog_0_5.data [16];
  assign \cell_0_5.program_down_reg [0] = \cell_0_5.program_down_reg_reg[0] ;
  reg \cell_0_5.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_down_reg_reg[2]  <= \prog_0_5.data [18];
  assign \cell_0_5.program_down_reg [2] = \cell_0_5.program_down_reg_reg[2] ;
  reg \cell_0_5.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_down_reg_reg[4]  <= \prog_0_5.data [20];
  assign \cell_0_5.program_down_reg [4] = \cell_0_5.program_down_reg_reg[4] ;
  reg \cell_0_5.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_down_reg_reg[6]  <= \prog_0_5.data [22];
  assign \cell_0_5.program_down_reg [6] = \cell_0_5.program_down_reg_reg[6] ;
  reg \cell_0_5.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_down_reg_reg[8]  <= \prog_0_5.data [24];
  assign \cell_0_5.program_down_reg [8] = \cell_0_5.program_down_reg_reg[8] ;
  reg \cell_0_5.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_down_reg_reg[10]  <= \prog_0_5.data [26];
  assign \cell_0_5.program_down_reg [10] = \cell_0_5.program_down_reg_reg[10] ;
  reg \cell_0_5.program_down_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_down_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_down_reg_reg[12]  <= \prog_0_5.data [28];
  assign \cell_0_5.program_down_reg [12] = \cell_0_5.program_down_reg_reg[12] ;
  reg \cell_0_5.program_down_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_down_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_down_reg_reg[14]  <= \prog_0_5.data [30];
  assign \cell_0_5.program_down_reg [14] = \cell_0_5.program_down_reg_reg[14] ;
  reg \cell_0_5.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_up_reg_reg[0]  <= \prog_0_5.data [0];
  assign \cell_0_5.program_up_reg [0] = \cell_0_5.program_up_reg_reg[0] ;
  reg \cell_0_5.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_up_reg_reg[2]  <= \prog_0_5.data [2];
  assign \cell_0_5.program_up_reg [2] = \cell_0_5.program_up_reg_reg[2] ;
  reg \cell_0_5.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_up_reg_reg[4]  <= \prog_0_5.data [4];
  assign \cell_0_5.program_up_reg [4] = \cell_0_5.program_up_reg_reg[4] ;
  reg \cell_0_5.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_up_reg_reg[6]  <= \prog_0_5.data [6];
  assign \cell_0_5.program_up_reg [6] = \cell_0_5.program_up_reg_reg[6] ;
  reg \cell_0_5.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_up_reg_reg[8]  <= \prog_0_5.data [8];
  assign \cell_0_5.program_up_reg [8] = \cell_0_5.program_up_reg_reg[8] ;
  reg \cell_0_5.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_up_reg_reg[10]  <= \prog_0_5.data [10];
  assign \cell_0_5.program_up_reg [10] = \cell_0_5.program_up_reg_reg[10] ;
  reg \cell_0_5.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_up_reg_reg[12]  <= \prog_0_5.data [12];
  assign \cell_0_5.program_up_reg [12] = \cell_0_5.program_up_reg_reg[12] ;
  reg \cell_0_5.program_up_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_5.program_up_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_5.program_up_reg_reg[14]  <= \prog_0_5.data [14];
  assign \cell_0_5.program_up_reg [14] = \cell_0_5.program_up_reg_reg[14] ;
  reg \cell_0_6.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_down_reg_reg[0]  <= \prog_0_6.data [16];
  assign \cell_0_6.program_down_reg [0] = \cell_0_6.program_down_reg_reg[0] ;
  reg \cell_0_6.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_down_reg_reg[2]  <= \prog_0_6.data [18];
  assign \cell_0_6.program_down_reg [2] = \cell_0_6.program_down_reg_reg[2] ;
  reg \cell_0_6.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_down_reg_reg[4]  <= \prog_0_6.data [20];
  assign \cell_0_6.program_down_reg [4] = \cell_0_6.program_down_reg_reg[4] ;
  reg \cell_0_6.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_down_reg_reg[6]  <= \prog_0_6.data [22];
  assign \cell_0_6.program_down_reg [6] = \cell_0_6.program_down_reg_reg[6] ;
  reg \cell_0_6.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_down_reg_reg[8]  <= \prog_0_6.data [24];
  assign \cell_0_6.program_down_reg [8] = \cell_0_6.program_down_reg_reg[8] ;
  reg \cell_0_6.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_down_reg_reg[10]  <= \prog_0_6.data [26];
  assign \cell_0_6.program_down_reg [10] = \cell_0_6.program_down_reg_reg[10] ;
  reg \cell_0_6.program_down_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_down_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_down_reg_reg[12]  <= \prog_0_6.data [28];
  assign \cell_0_6.program_down_reg [12] = \cell_0_6.program_down_reg_reg[12] ;
  reg \cell_0_6.program_down_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_down_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_down_reg_reg[14]  <= \prog_0_6.data [30];
  assign \cell_0_6.program_down_reg [14] = \cell_0_6.program_down_reg_reg[14] ;
  reg \cell_0_6.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_up_reg_reg[0]  <= \prog_0_6.data [0];
  assign \cell_0_6.program_up_reg [0] = \cell_0_6.program_up_reg_reg[0] ;
  reg \cell_0_6.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_up_reg_reg[2]  <= \prog_0_6.data [2];
  assign \cell_0_6.program_up_reg [2] = \cell_0_6.program_up_reg_reg[2] ;
  reg \cell_0_6.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_up_reg_reg[4]  <= \prog_0_6.data [4];
  assign \cell_0_6.program_up_reg [4] = \cell_0_6.program_up_reg_reg[4] ;
  reg \cell_0_6.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_up_reg_reg[6]  <= \prog_0_6.data [6];
  assign \cell_0_6.program_up_reg [6] = \cell_0_6.program_up_reg_reg[6] ;
  reg \cell_0_6.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_up_reg_reg[8]  <= \prog_0_6.data [8];
  assign \cell_0_6.program_up_reg [8] = \cell_0_6.program_up_reg_reg[8] ;
  reg \cell_0_6.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_up_reg_reg[10]  <= \prog_0_6.data [10];
  assign \cell_0_6.program_up_reg [10] = \cell_0_6.program_up_reg_reg[10] ;
  reg \cell_0_6.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_up_reg_reg[12]  <= \prog_0_6.data [12];
  assign \cell_0_6.program_up_reg [12] = \cell_0_6.program_up_reg_reg[12] ;
  reg \cell_0_6.program_up_reg_reg[14]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_0_6.program_up_reg_reg[14]  <= 1'h0;
    else if (global_program_enable) \cell_0_6.program_up_reg_reg[14]  <= \prog_0_6.data [14];
  assign \cell_0_6.program_up_reg [14] = \cell_0_6.program_up_reg_reg[14] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_0.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_1_0.out_reg [0] <= \cell_1_0.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_0.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_1_0.out_reg [1] <= \cell_1_0.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_0.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_1_0.out_reg [2] <= \cell_1_0.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_0.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_1_0.out_reg [3] <= \cell_1_0.f_right ;
  reg \cell_1_0.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_right_reg_reg[0]  <= \prog_1_0.data [48];
  assign \cell_1_0.program_right_reg [0] = \cell_1_0.program_right_reg_reg[0] ;
  reg \cell_1_0.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_right_reg_reg[1]  <= \prog_1_0.data [49];
  assign \cell_1_0.program_right_reg [1] = \cell_1_0.program_right_reg_reg[1] ;
  reg \cell_1_0.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_right_reg_reg[2]  <= \prog_1_0.data [50];
  assign \cell_1_0.program_right_reg [2] = \cell_1_0.program_right_reg_reg[2] ;
  reg \cell_1_0.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_right_reg_reg[3]  <= \prog_1_0.data [51];
  assign \cell_1_0.program_right_reg [3] = \cell_1_0.program_right_reg_reg[3] ;
  reg \cell_1_0.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_right_reg_reg[8]  <= \prog_1_0.data [56];
  assign \cell_1_0.program_right_reg [8] = \cell_1_0.program_right_reg_reg[8] ;
  reg \cell_1_0.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_right_reg_reg[9]  <= \prog_1_0.data [57];
  assign \cell_1_0.program_right_reg [9] = \cell_1_0.program_right_reg_reg[9] ;
  reg \cell_1_0.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_right_reg_reg[10]  <= \prog_1_0.data [58];
  assign \cell_1_0.program_right_reg [10] = \cell_1_0.program_right_reg_reg[10] ;
  reg \cell_1_0.program_right_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_right_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_right_reg_reg[11]  <= \prog_1_0.data [59];
  assign \cell_1_0.program_right_reg [11] = \cell_1_0.program_right_reg_reg[11] ;
  reg \cell_1_0.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_left_reg_reg[0]  <= \prog_1_0.data [32];
  assign \cell_1_0.program_left_reg [0] = \cell_1_0.program_left_reg_reg[0] ;
  reg \cell_1_0.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_left_reg_reg[1]  <= \prog_1_0.data [33];
  assign \cell_1_0.program_left_reg [1] = \cell_1_0.program_left_reg_reg[1] ;
  reg \cell_1_0.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_left_reg_reg[2]  <= \prog_1_0.data [34];
  assign \cell_1_0.program_left_reg [2] = \cell_1_0.program_left_reg_reg[2] ;
  reg \cell_1_0.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_left_reg_reg[3]  <= \prog_1_0.data [35];
  assign \cell_1_0.program_left_reg [3] = \cell_1_0.program_left_reg_reg[3] ;
  reg \cell_1_0.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_left_reg_reg[8]  <= \prog_1_0.data [40];
  assign \cell_1_0.program_left_reg [8] = \cell_1_0.program_left_reg_reg[8] ;
  reg \cell_1_0.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_left_reg_reg[9]  <= \prog_1_0.data [41];
  assign \cell_1_0.program_left_reg [9] = \cell_1_0.program_left_reg_reg[9] ;
  reg \cell_1_0.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_left_reg_reg[10]  <= \prog_1_0.data [42];
  assign \cell_1_0.program_left_reg [10] = \cell_1_0.program_left_reg_reg[10] ;
  reg \cell_1_0.program_left_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_left_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_left_reg_reg[11]  <= \prog_1_0.data [43];
  assign \cell_1_0.program_left_reg [11] = \cell_1_0.program_left_reg_reg[11] ;
  reg \cell_1_0.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_down_reg_reg[0]  <= \prog_1_0.data [16];
  assign \cell_1_0.program_down_reg [0] = \cell_1_0.program_down_reg_reg[0] ;
  reg \cell_1_0.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_down_reg_reg[1]  <= \prog_1_0.data [17];
  assign \cell_1_0.program_down_reg [1] = \cell_1_0.program_down_reg_reg[1] ;
  reg \cell_1_0.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_down_reg_reg[2]  <= \prog_1_0.data [18];
  assign \cell_1_0.program_down_reg [2] = \cell_1_0.program_down_reg_reg[2] ;
  reg \cell_1_0.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_down_reg_reg[3]  <= \prog_1_0.data [19];
  assign \cell_1_0.program_down_reg [3] = \cell_1_0.program_down_reg_reg[3] ;
  reg \cell_1_0.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_down_reg_reg[8]  <= \prog_1_0.data [24];
  assign \cell_1_0.program_down_reg [8] = \cell_1_0.program_down_reg_reg[8] ;
  reg \cell_1_0.program_down_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_down_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_down_reg_reg[9]  <= \prog_1_0.data [25];
  assign \cell_1_0.program_down_reg [9] = \cell_1_0.program_down_reg_reg[9] ;
  reg \cell_1_0.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_down_reg_reg[10]  <= \prog_1_0.data [26];
  assign \cell_1_0.program_down_reg [10] = \cell_1_0.program_down_reg_reg[10] ;
  reg \cell_1_0.program_down_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_down_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_down_reg_reg[11]  <= \prog_1_0.data [27];
  assign \cell_1_0.program_down_reg [11] = \cell_1_0.program_down_reg_reg[11] ;
  reg \cell_1_0.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_up_reg_reg[0]  <= \prog_1_0.data [0];
  assign \cell_1_0.program_up_reg [0] = \cell_1_0.program_up_reg_reg[0] ;
  reg \cell_1_0.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_up_reg_reg[1]  <= \prog_1_0.data [1];
  assign \cell_1_0.program_up_reg [1] = \cell_1_0.program_up_reg_reg[1] ;
  reg \cell_1_0.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_up_reg_reg[2]  <= \prog_1_0.data [2];
  assign \cell_1_0.program_up_reg [2] = \cell_1_0.program_up_reg_reg[2] ;
  reg \cell_1_0.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_up_reg_reg[3]  <= \prog_1_0.data [3];
  assign \cell_1_0.program_up_reg [3] = \cell_1_0.program_up_reg_reg[3] ;
  reg \cell_1_0.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_up_reg_reg[8]  <= \prog_1_0.data [8];
  assign \cell_1_0.program_up_reg [8] = \cell_1_0.program_up_reg_reg[8] ;
  reg \cell_1_0.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_up_reg_reg[9]  <= \prog_1_0.data [9];
  assign \cell_1_0.program_up_reg [9] = \cell_1_0.program_up_reg_reg[9] ;
  reg \cell_1_0.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_up_reg_reg[10]  <= \prog_1_0.data [10];
  assign \cell_1_0.program_up_reg [10] = \cell_1_0.program_up_reg_reg[10] ;
  reg \cell_1_0.program_up_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_0.program_up_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_1_0.program_up_reg_reg[11]  <= \prog_1_0.data [11];
  assign \cell_1_0.program_up_reg [11] = \cell_1_0.program_up_reg_reg[11] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_1.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_1_1.out_reg [0] <= \cell_1_1.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_1.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_1_1.out_reg [1] <= \cell_1_1.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_1.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_1_1.out_reg [2] <= \cell_1_1.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_1.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_1_1.out_reg [3] <= \cell_1_1.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [0] <= \prog_1_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [1] <= \prog_1_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [2] <= \prog_1_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [3] <= \prog_1_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [4] <= \prog_1_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [5] <= \prog_1_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [6] <= \prog_1_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [7] <= \prog_1_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [8] <= \prog_1_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [9] <= \prog_1_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [10] <= \prog_1_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [11] <= \prog_1_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [12] <= \prog_1_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [13] <= \prog_1_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [14] <= \prog_1_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_right_reg [15] <= \prog_1_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [0] <= \prog_1_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [1] <= \prog_1_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [2] <= \prog_1_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [3] <= \prog_1_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [4] <= \prog_1_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [5] <= \prog_1_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [6] <= \prog_1_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [7] <= \prog_1_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [8] <= \prog_1_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [9] <= \prog_1_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [10] <= \prog_1_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [11] <= \prog_1_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [12] <= \prog_1_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [13] <= \prog_1_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [14] <= \prog_1_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_left_reg [15] <= \prog_1_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [0] <= \prog_1_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [1] <= \prog_1_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [2] <= \prog_1_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [3] <= \prog_1_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [4] <= \prog_1_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [5] <= \prog_1_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [6] <= \prog_1_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [7] <= \prog_1_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [8] <= \prog_1_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [9] <= \prog_1_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [10] <= \prog_1_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [11] <= \prog_1_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [12] <= \prog_1_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [13] <= \prog_1_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [14] <= \prog_1_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_down_reg [15] <= \prog_1_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [0] <= \prog_1_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [1] <= \prog_1_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [2] <= \prog_1_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [3] <= \prog_1_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [4] <= \prog_1_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [5] <= \prog_1_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [6] <= \prog_1_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [7] <= \prog_1_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [8] <= \prog_1_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [9] <= \prog_1_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [10] <= \prog_1_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [11] <= \prog_1_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [12] <= \prog_1_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [13] <= \prog_1_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [14] <= \prog_1_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_1.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_1.program_up_reg [15] <= \prog_1_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_2.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_1_2.out_reg [0] <= \cell_1_2.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_2.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_1_2.out_reg [1] <= \cell_1_2.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_2.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_1_2.out_reg [2] <= \cell_1_2.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_2.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_1_2.out_reg [3] <= \cell_1_2.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [0] <= \prog_1_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [1] <= \prog_1_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [2] <= \prog_1_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [3] <= \prog_1_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [4] <= \prog_1_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [5] <= \prog_1_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [6] <= \prog_1_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [7] <= \prog_1_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [8] <= \prog_1_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [9] <= \prog_1_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [10] <= \prog_1_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [11] <= \prog_1_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [12] <= \prog_1_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [13] <= \prog_1_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [14] <= \prog_1_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_right_reg [15] <= \prog_1_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [0] <= \prog_1_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [1] <= \prog_1_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [2] <= \prog_1_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [3] <= \prog_1_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [4] <= \prog_1_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [5] <= \prog_1_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [6] <= \prog_1_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [7] <= \prog_1_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [8] <= \prog_1_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [9] <= \prog_1_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [10] <= \prog_1_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [11] <= \prog_1_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [12] <= \prog_1_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [13] <= \prog_1_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [14] <= \prog_1_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_left_reg [15] <= \prog_1_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [0] <= \prog_1_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [1] <= \prog_1_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [2] <= \prog_1_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [3] <= \prog_1_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [4] <= \prog_1_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [5] <= \prog_1_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [6] <= \prog_1_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [7] <= \prog_1_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [8] <= \prog_1_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [9] <= \prog_1_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [10] <= \prog_1_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [11] <= \prog_1_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [12] <= \prog_1_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [13] <= \prog_1_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [14] <= \prog_1_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_down_reg [15] <= \prog_1_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [0] <= \prog_1_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [1] <= \prog_1_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [2] <= \prog_1_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [3] <= \prog_1_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [4] <= \prog_1_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [5] <= \prog_1_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [6] <= \prog_1_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [7] <= \prog_1_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [8] <= \prog_1_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [9] <= \prog_1_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [10] <= \prog_1_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [11] <= \prog_1_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [12] <= \prog_1_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [13] <= \prog_1_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [14] <= \prog_1_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_2.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_2.program_up_reg [15] <= \prog_1_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_3.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_1_3.out_reg [0] <= \cell_1_3.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_3.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_1_3.out_reg [1] <= \cell_1_3.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_3.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_1_3.out_reg [2] <= \cell_1_3.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_3.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_1_3.out_reg [3] <= \cell_1_3.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [0] <= \prog_1_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [1] <= \prog_1_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [2] <= \prog_1_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [3] <= \prog_1_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [4] <= \prog_1_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [5] <= \prog_1_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [6] <= \prog_1_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [7] <= \prog_1_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [8] <= \prog_1_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [9] <= \prog_1_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [10] <= \prog_1_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [11] <= \prog_1_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [12] <= \prog_1_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [13] <= \prog_1_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [14] <= \prog_1_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_right_reg [15] <= \prog_1_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [0] <= \prog_1_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [1] <= \prog_1_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [2] <= \prog_1_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [3] <= \prog_1_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [4] <= \prog_1_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [5] <= \prog_1_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [6] <= \prog_1_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [7] <= \prog_1_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [8] <= \prog_1_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [9] <= \prog_1_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [10] <= \prog_1_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [11] <= \prog_1_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [12] <= \prog_1_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [13] <= \prog_1_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [14] <= \prog_1_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_left_reg [15] <= \prog_1_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [0] <= \prog_1_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [1] <= \prog_1_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [2] <= \prog_1_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [3] <= \prog_1_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [4] <= \prog_1_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [5] <= \prog_1_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [6] <= \prog_1_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [7] <= \prog_1_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [8] <= \prog_1_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [9] <= \prog_1_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [10] <= \prog_1_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [11] <= \prog_1_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [12] <= \prog_1_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [13] <= \prog_1_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [14] <= \prog_1_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_down_reg [15] <= \prog_1_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [0] <= \prog_1_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [1] <= \prog_1_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [2] <= \prog_1_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [3] <= \prog_1_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [4] <= \prog_1_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [5] <= \prog_1_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [6] <= \prog_1_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [7] <= \prog_1_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [8] <= \prog_1_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [9] <= \prog_1_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [10] <= \prog_1_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [11] <= \prog_1_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [12] <= \prog_1_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [13] <= \prog_1_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [14] <= \prog_1_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_3.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_3.program_up_reg [15] <= \prog_1_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [0] <= \prog_1_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [1] <= \prog_1_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [2] <= \prog_1_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [3] <= \prog_1_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [4] <= \prog_1_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [5] <= \prog_1_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [6] <= \prog_1_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [7] <= \prog_1_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [8] <= \prog_1_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [9] <= \prog_1_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [10] <= \prog_1_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [11] <= \prog_1_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [12] <= \prog_1_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [13] <= \prog_1_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [14] <= \prog_1_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_left_reg [15] <= \prog_1_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [0] <= \prog_1_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [1] <= \prog_1_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [2] <= \prog_1_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [3] <= \prog_1_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [4] <= \prog_1_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [5] <= \prog_1_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [6] <= \prog_1_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [7] <= \prog_1_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [8] <= \prog_1_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [9] <= \prog_1_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [10] <= \prog_1_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [11] <= \prog_1_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [12] <= \prog_1_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [13] <= \prog_1_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [14] <= \prog_1_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_down_reg [15] <= \prog_1_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [0] <= \prog_1_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [1] <= \prog_1_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [2] <= \prog_1_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [3] <= \prog_1_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [4] <= \prog_1_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [5] <= \prog_1_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [6] <= \prog_1_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [7] <= \prog_1_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [8] <= \prog_1_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [9] <= \prog_1_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [10] <= \prog_1_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [11] <= \prog_1_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [12] <= \prog_1_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [13] <= \prog_1_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [14] <= \prog_1_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_4.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_4.program_up_reg [15] <= \prog_1_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_6.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_1_6.out_reg [0] <= \cell_1_6.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_6.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_1_6.out_reg [1] <= \cell_1_6.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_6.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_1_6.out_reg [2] <= \cell_1_6.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_6.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_1_6.out_reg [3] <= \cell_1_6.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [0] <= \prog_1_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [1] <= \prog_1_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [2] <= \prog_1_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [3] <= \prog_1_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [4] <= \prog_1_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [5] <= \prog_1_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [6] <= \prog_1_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [7] <= \prog_1_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [8] <= \prog_1_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [9] <= \prog_1_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [10] <= \prog_1_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [11] <= \prog_1_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [12] <= \prog_1_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [13] <= \prog_1_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [14] <= \prog_1_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_right_reg [15] <= \prog_1_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [0] <= \prog_1_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [1] <= \prog_1_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [2] <= \prog_1_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [3] <= \prog_1_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [4] <= \prog_1_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [5] <= \prog_1_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [6] <= \prog_1_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [7] <= \prog_1_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [8] <= \prog_1_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [9] <= \prog_1_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [10] <= \prog_1_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [11] <= \prog_1_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [12] <= \prog_1_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [13] <= \prog_1_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [14] <= \prog_1_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_left_reg [15] <= \prog_1_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [0] <= \prog_1_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [1] <= \prog_1_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [2] <= \prog_1_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [3] <= \prog_1_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [4] <= \prog_1_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [5] <= \prog_1_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [6] <= \prog_1_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [7] <= \prog_1_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [8] <= \prog_1_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [9] <= \prog_1_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [10] <= \prog_1_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [11] <= \prog_1_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [12] <= \prog_1_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [13] <= \prog_1_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [14] <= \prog_1_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_down_reg [15] <= \prog_1_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [0] <= \prog_1_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [1] <= \prog_1_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [2] <= \prog_1_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [3] <= \prog_1_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [4] <= \prog_1_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [5] <= \prog_1_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [6] <= \prog_1_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [7] <= \prog_1_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [8] <= \prog_1_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [9] <= \prog_1_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [10] <= \prog_1_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [11] <= \prog_1_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [12] <= \prog_1_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [13] <= \prog_1_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [14] <= \prog_1_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_6.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_1_6.program_up_reg [15] <= \prog_1_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_7.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_1_7.out_reg [0] <= \cell_1_7.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_7.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_1_7.out_reg [1] <= \cell_1_7.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_7.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_1_7.out_reg [2] <= \cell_1_7.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_1_7.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_1_7.out_reg [3] <= \cell_1_7.f_right ;
  reg \cell_1_7.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_right_reg_reg[0]  <= \prog_1_7.data [48];
  assign \cell_1_7.program_right_reg [0] = \cell_1_7.program_right_reg_reg[0] ;
  reg \cell_1_7.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_right_reg_reg[1]  <= \prog_1_7.data [49];
  assign \cell_1_7.program_right_reg [1] = \cell_1_7.program_right_reg_reg[1] ;
  reg \cell_1_7.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_right_reg_reg[2]  <= \prog_1_7.data [50];
  assign \cell_1_7.program_right_reg [2] = \cell_1_7.program_right_reg_reg[2] ;
  reg \cell_1_7.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_right_reg_reg[3]  <= \prog_1_7.data [51];
  assign \cell_1_7.program_right_reg [3] = \cell_1_7.program_right_reg_reg[3] ;
  reg \cell_1_7.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_right_reg_reg[4]  <= \prog_1_7.data [52];
  assign \cell_1_7.program_right_reg [4] = \cell_1_7.program_right_reg_reg[4] ;
  reg \cell_1_7.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_right_reg_reg[5]  <= \prog_1_7.data [53];
  assign \cell_1_7.program_right_reg [5] = \cell_1_7.program_right_reg_reg[5] ;
  reg \cell_1_7.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_right_reg_reg[6]  <= \prog_1_7.data [54];
  assign \cell_1_7.program_right_reg [6] = \cell_1_7.program_right_reg_reg[6] ;
  reg \cell_1_7.program_right_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_right_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_right_reg_reg[7]  <= \prog_1_7.data [55];
  assign \cell_1_7.program_right_reg [7] = \cell_1_7.program_right_reg_reg[7] ;
  reg \cell_1_7.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_left_reg_reg[0]  <= \prog_1_7.data [32];
  assign \cell_1_7.program_left_reg [0] = \cell_1_7.program_left_reg_reg[0] ;
  reg \cell_1_7.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_left_reg_reg[1]  <= \prog_1_7.data [33];
  assign \cell_1_7.program_left_reg [1] = \cell_1_7.program_left_reg_reg[1] ;
  reg \cell_1_7.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_left_reg_reg[2]  <= \prog_1_7.data [34];
  assign \cell_1_7.program_left_reg [2] = \cell_1_7.program_left_reg_reg[2] ;
  reg \cell_1_7.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_left_reg_reg[3]  <= \prog_1_7.data [35];
  assign \cell_1_7.program_left_reg [3] = \cell_1_7.program_left_reg_reg[3] ;
  reg \cell_1_7.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_left_reg_reg[4]  <= \prog_1_7.data [36];
  assign \cell_1_7.program_left_reg [4] = \cell_1_7.program_left_reg_reg[4] ;
  reg \cell_1_7.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_left_reg_reg[5]  <= \prog_1_7.data [37];
  assign \cell_1_7.program_left_reg [5] = \cell_1_7.program_left_reg_reg[5] ;
  reg \cell_1_7.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_left_reg_reg[6]  <= \prog_1_7.data [38];
  assign \cell_1_7.program_left_reg [6] = \cell_1_7.program_left_reg_reg[6] ;
  reg \cell_1_7.program_left_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_left_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_left_reg_reg[7]  <= \prog_1_7.data [39];
  assign \cell_1_7.program_left_reg [7] = \cell_1_7.program_left_reg_reg[7] ;
  reg \cell_1_7.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_down_reg_reg[0]  <= \prog_1_7.data [16];
  assign \cell_1_7.program_down_reg [0] = \cell_1_7.program_down_reg_reg[0] ;
  reg \cell_1_7.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_down_reg_reg[1]  <= \prog_1_7.data [17];
  assign \cell_1_7.program_down_reg [1] = \cell_1_7.program_down_reg_reg[1] ;
  reg \cell_1_7.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_down_reg_reg[2]  <= \prog_1_7.data [18];
  assign \cell_1_7.program_down_reg [2] = \cell_1_7.program_down_reg_reg[2] ;
  reg \cell_1_7.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_down_reg_reg[3]  <= \prog_1_7.data [19];
  assign \cell_1_7.program_down_reg [3] = \cell_1_7.program_down_reg_reg[3] ;
  reg \cell_1_7.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_down_reg_reg[4]  <= \prog_1_7.data [20];
  assign \cell_1_7.program_down_reg [4] = \cell_1_7.program_down_reg_reg[4] ;
  reg \cell_1_7.program_down_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_down_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_down_reg_reg[5]  <= \prog_1_7.data [21];
  assign \cell_1_7.program_down_reg [5] = \cell_1_7.program_down_reg_reg[5] ;
  reg \cell_1_7.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_down_reg_reg[6]  <= \prog_1_7.data [22];
  assign \cell_1_7.program_down_reg [6] = \cell_1_7.program_down_reg_reg[6] ;
  reg \cell_1_7.program_down_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_down_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_down_reg_reg[7]  <= \prog_1_7.data [23];
  assign \cell_1_7.program_down_reg [7] = \cell_1_7.program_down_reg_reg[7] ;
  reg \cell_1_7.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_up_reg_reg[0]  <= \prog_1_7.data [0];
  assign \cell_1_7.program_up_reg [0] = \cell_1_7.program_up_reg_reg[0] ;
  reg \cell_1_7.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_up_reg_reg[1]  <= \prog_1_7.data [1];
  assign \cell_1_7.program_up_reg [1] = \cell_1_7.program_up_reg_reg[1] ;
  reg \cell_1_7.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_up_reg_reg[2]  <= \prog_1_7.data [2];
  assign \cell_1_7.program_up_reg [2] = \cell_1_7.program_up_reg_reg[2] ;
  reg \cell_1_7.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_up_reg_reg[3]  <= \prog_1_7.data [3];
  assign \cell_1_7.program_up_reg [3] = \cell_1_7.program_up_reg_reg[3] ;
  reg \cell_1_7.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_up_reg_reg[4]  <= \prog_1_7.data [4];
  assign \cell_1_7.program_up_reg [4] = \cell_1_7.program_up_reg_reg[4] ;
  reg \cell_1_7.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_up_reg_reg[5]  <= \prog_1_7.data [5];
  assign \cell_1_7.program_up_reg [5] = \cell_1_7.program_up_reg_reg[5] ;
  reg \cell_1_7.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_up_reg_reg[6]  <= \prog_1_7.data [6];
  assign \cell_1_7.program_up_reg [6] = \cell_1_7.program_up_reg_reg[6] ;
  reg \cell_1_7.program_up_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_1_7.program_up_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_1_7.program_up_reg_reg[7]  <= \prog_1_7.data [7];
  assign \cell_1_7.program_up_reg [7] = \cell_1_7.program_up_reg_reg[7] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_2.data [0] <= 1'h0;
    else if (_00007_) \state_0_2.data [0] <= _00013_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_2.data [1] <= 1'h0;
    else if (_00007_) \state_0_2.data [1] <= _00014_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_2.data [2] <= 1'h0;
    else if (_00007_) \state_0_2.data [2] <= _00015_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_2.data [3] <= 1'h0;
    else if (_00007_) \state_0_2.data [3] <= _00016_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_0.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_2_0.out_reg [0] <= \cell_2_0.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_0.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_2_0.out_reg [1] <= \cell_2_0.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_0.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_2_0.out_reg [2] <= \cell_2_0.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_0.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_2_0.out_reg [3] <= \cell_2_0.f_right ;
  reg \cell_2_0.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_right_reg_reg[0]  <= \prog_2_0.data [48];
  assign \cell_2_0.program_right_reg [0] = \cell_2_0.program_right_reg_reg[0] ;
  reg \cell_2_0.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_right_reg_reg[1]  <= \prog_2_0.data [49];
  assign \cell_2_0.program_right_reg [1] = \cell_2_0.program_right_reg_reg[1] ;
  reg \cell_2_0.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_right_reg_reg[2]  <= \prog_2_0.data [50];
  assign \cell_2_0.program_right_reg [2] = \cell_2_0.program_right_reg_reg[2] ;
  reg \cell_2_0.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_right_reg_reg[3]  <= \prog_2_0.data [51];
  assign \cell_2_0.program_right_reg [3] = \cell_2_0.program_right_reg_reg[3] ;
  reg \cell_2_0.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_right_reg_reg[8]  <= \prog_2_0.data [56];
  assign \cell_2_0.program_right_reg [8] = \cell_2_0.program_right_reg_reg[8] ;
  reg \cell_2_0.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_right_reg_reg[9]  <= \prog_2_0.data [57];
  assign \cell_2_0.program_right_reg [9] = \cell_2_0.program_right_reg_reg[9] ;
  reg \cell_2_0.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_right_reg_reg[10]  <= \prog_2_0.data [58];
  assign \cell_2_0.program_right_reg [10] = \cell_2_0.program_right_reg_reg[10] ;
  reg \cell_2_0.program_right_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_right_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_right_reg_reg[11]  <= \prog_2_0.data [59];
  assign \cell_2_0.program_right_reg [11] = \cell_2_0.program_right_reg_reg[11] ;
  reg \cell_2_0.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_left_reg_reg[0]  <= \prog_2_0.data [32];
  assign \cell_2_0.program_left_reg [0] = \cell_2_0.program_left_reg_reg[0] ;
  reg \cell_2_0.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_left_reg_reg[1]  <= \prog_2_0.data [33];
  assign \cell_2_0.program_left_reg [1] = \cell_2_0.program_left_reg_reg[1] ;
  reg \cell_2_0.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_left_reg_reg[2]  <= \prog_2_0.data [34];
  assign \cell_2_0.program_left_reg [2] = \cell_2_0.program_left_reg_reg[2] ;
  reg \cell_2_0.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_left_reg_reg[3]  <= \prog_2_0.data [35];
  assign \cell_2_0.program_left_reg [3] = \cell_2_0.program_left_reg_reg[3] ;
  reg \cell_2_0.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_left_reg_reg[8]  <= \prog_2_0.data [40];
  assign \cell_2_0.program_left_reg [8] = \cell_2_0.program_left_reg_reg[8] ;
  reg \cell_2_0.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_left_reg_reg[9]  <= \prog_2_0.data [41];
  assign \cell_2_0.program_left_reg [9] = \cell_2_0.program_left_reg_reg[9] ;
  reg \cell_2_0.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_left_reg_reg[10]  <= \prog_2_0.data [42];
  assign \cell_2_0.program_left_reg [10] = \cell_2_0.program_left_reg_reg[10] ;
  reg \cell_2_0.program_left_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_left_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_left_reg_reg[11]  <= \prog_2_0.data [43];
  assign \cell_2_0.program_left_reg [11] = \cell_2_0.program_left_reg_reg[11] ;
  reg \cell_2_0.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_down_reg_reg[0]  <= \prog_2_0.data [16];
  assign \cell_2_0.program_down_reg [0] = \cell_2_0.program_down_reg_reg[0] ;
  reg \cell_2_0.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_down_reg_reg[1]  <= \prog_2_0.data [17];
  assign \cell_2_0.program_down_reg [1] = \cell_2_0.program_down_reg_reg[1] ;
  reg \cell_2_0.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_down_reg_reg[2]  <= \prog_2_0.data [18];
  assign \cell_2_0.program_down_reg [2] = \cell_2_0.program_down_reg_reg[2] ;
  reg \cell_2_0.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_down_reg_reg[3]  <= \prog_2_0.data [19];
  assign \cell_2_0.program_down_reg [3] = \cell_2_0.program_down_reg_reg[3] ;
  reg \cell_2_0.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_down_reg_reg[8]  <= \prog_2_0.data [24];
  assign \cell_2_0.program_down_reg [8] = \cell_2_0.program_down_reg_reg[8] ;
  reg \cell_2_0.program_down_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_down_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_down_reg_reg[9]  <= \prog_2_0.data [25];
  assign \cell_2_0.program_down_reg [9] = \cell_2_0.program_down_reg_reg[9] ;
  reg \cell_2_0.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_down_reg_reg[10]  <= \prog_2_0.data [26];
  assign \cell_2_0.program_down_reg [10] = \cell_2_0.program_down_reg_reg[10] ;
  reg \cell_2_0.program_down_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_down_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_down_reg_reg[11]  <= \prog_2_0.data [27];
  assign \cell_2_0.program_down_reg [11] = \cell_2_0.program_down_reg_reg[11] ;
  reg \cell_2_0.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_up_reg_reg[0]  <= \prog_2_0.data [0];
  assign \cell_2_0.program_up_reg [0] = \cell_2_0.program_up_reg_reg[0] ;
  reg \cell_2_0.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_up_reg_reg[1]  <= \prog_2_0.data [1];
  assign \cell_2_0.program_up_reg [1] = \cell_2_0.program_up_reg_reg[1] ;
  reg \cell_2_0.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_up_reg_reg[2]  <= \prog_2_0.data [2];
  assign \cell_2_0.program_up_reg [2] = \cell_2_0.program_up_reg_reg[2] ;
  reg \cell_2_0.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_up_reg_reg[3]  <= \prog_2_0.data [3];
  assign \cell_2_0.program_up_reg [3] = \cell_2_0.program_up_reg_reg[3] ;
  reg \cell_2_0.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_up_reg_reg[8]  <= \prog_2_0.data [8];
  assign \cell_2_0.program_up_reg [8] = \cell_2_0.program_up_reg_reg[8] ;
  reg \cell_2_0.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_up_reg_reg[9]  <= \prog_2_0.data [9];
  assign \cell_2_0.program_up_reg [9] = \cell_2_0.program_up_reg_reg[9] ;
  reg \cell_2_0.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_up_reg_reg[10]  <= \prog_2_0.data [10];
  assign \cell_2_0.program_up_reg [10] = \cell_2_0.program_up_reg_reg[10] ;
  reg \cell_2_0.program_up_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_0.program_up_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_2_0.program_up_reg_reg[11]  <= \prog_2_0.data [11];
  assign \cell_2_0.program_up_reg [11] = \cell_2_0.program_up_reg_reg[11] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_1.data [0] <= 1'h0;
    else if (_00007_) \state_0_1.data [0] <= _00009_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_1.data [1] <= 1'h0;
    else if (_00007_) \state_0_1.data [1] <= _00010_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_1.data [2] <= 1'h0;
    else if (_00007_) \state_0_1.data [2] <= _00011_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_1.data [3] <= 1'h0;
    else if (_00007_) \state_0_1.data [3] <= _00012_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_1.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_2_1.out_reg [0] <= \cell_2_1.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_1.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_2_1.out_reg [1] <= \cell_2_1.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_1.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_2_1.out_reg [2] <= \cell_2_1.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_1.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_2_1.out_reg [3] <= \cell_2_1.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [0] <= \prog_2_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [1] <= \prog_2_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [2] <= \prog_2_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [3] <= \prog_2_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [4] <= \prog_2_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [5] <= \prog_2_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [6] <= \prog_2_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [7] <= \prog_2_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [8] <= \prog_2_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [9] <= \prog_2_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [10] <= \prog_2_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [11] <= \prog_2_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [12] <= \prog_2_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [13] <= \prog_2_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [14] <= \prog_2_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_right_reg [15] <= \prog_2_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [0] <= \prog_2_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [1] <= \prog_2_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [2] <= \prog_2_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [3] <= \prog_2_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [4] <= \prog_2_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [5] <= \prog_2_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [6] <= \prog_2_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [7] <= \prog_2_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [8] <= \prog_2_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [9] <= \prog_2_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [10] <= \prog_2_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [11] <= \prog_2_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [12] <= \prog_2_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [13] <= \prog_2_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [14] <= \prog_2_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_left_reg [15] <= \prog_2_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [0] <= \prog_2_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [1] <= \prog_2_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [2] <= \prog_2_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [3] <= \prog_2_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [4] <= \prog_2_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [5] <= \prog_2_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [6] <= \prog_2_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [7] <= \prog_2_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [8] <= \prog_2_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [9] <= \prog_2_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [10] <= \prog_2_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [11] <= \prog_2_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [12] <= \prog_2_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [13] <= \prog_2_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [14] <= \prog_2_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_down_reg [15] <= \prog_2_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [0] <= \prog_2_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [1] <= \prog_2_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [2] <= \prog_2_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [3] <= \prog_2_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [4] <= \prog_2_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [5] <= \prog_2_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [6] <= \prog_2_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [7] <= \prog_2_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [8] <= \prog_2_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [9] <= \prog_2_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [10] <= \prog_2_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [11] <= \prog_2_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [12] <= \prog_2_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [13] <= \prog_2_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [14] <= \prog_2_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_1.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_1.program_up_reg [15] <= \prog_2_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_2.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_2_2.out_reg [0] <= \cell_2_2.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_2.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_2_2.out_reg [1] <= \cell_2_2.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_2.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_2_2.out_reg [2] <= \cell_2_2.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_2.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_2_2.out_reg [3] <= \cell_2_2.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [0] <= \prog_2_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [1] <= \prog_2_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [2] <= \prog_2_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [3] <= \prog_2_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [4] <= \prog_2_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [5] <= \prog_2_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [6] <= \prog_2_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [7] <= \prog_2_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [8] <= \prog_2_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [9] <= \prog_2_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [10] <= \prog_2_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [11] <= \prog_2_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [12] <= \prog_2_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [13] <= \prog_2_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [14] <= \prog_2_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_right_reg [15] <= \prog_2_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [0] <= \prog_2_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [1] <= \prog_2_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [2] <= \prog_2_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [3] <= \prog_2_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [4] <= \prog_2_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [5] <= \prog_2_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [6] <= \prog_2_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [7] <= \prog_2_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [8] <= \prog_2_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [9] <= \prog_2_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [10] <= \prog_2_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [11] <= \prog_2_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [12] <= \prog_2_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [13] <= \prog_2_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [14] <= \prog_2_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_left_reg [15] <= \prog_2_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [0] <= \prog_2_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [1] <= \prog_2_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [2] <= \prog_2_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [3] <= \prog_2_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [4] <= \prog_2_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [5] <= \prog_2_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [6] <= \prog_2_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [7] <= \prog_2_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [8] <= \prog_2_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [9] <= \prog_2_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [10] <= \prog_2_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [11] <= \prog_2_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [12] <= \prog_2_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [13] <= \prog_2_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [14] <= \prog_2_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_down_reg [15] <= \prog_2_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [0] <= \prog_2_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [1] <= \prog_2_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [2] <= \prog_2_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [3] <= \prog_2_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [4] <= \prog_2_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [5] <= \prog_2_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [6] <= \prog_2_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [7] <= \prog_2_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [8] <= \prog_2_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [9] <= \prog_2_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [10] <= \prog_2_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [11] <= \prog_2_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [12] <= \prog_2_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [13] <= \prog_2_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [14] <= \prog_2_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_2.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_2.program_up_reg [15] <= \prog_2_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_0.data [0] <= 1'h0;
    else if (_00007_) \state_0_0.data [0] <= _00003_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_0.data [1] <= 1'h0;
    else if (_00007_) \state_0_0.data [1] <= _00004_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_0.data [2] <= 1'h0;
    else if (_00007_) \state_0_0.data [2] <= _00005_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_0_0.data [3] <= 1'h0;
    else if (_00007_) \state_0_0.data [3] <= _00006_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_4.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_2_4.out_reg [0] <= \cell_2_4.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_4.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_2_4.out_reg [1] <= \cell_2_4.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_4.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_2_4.out_reg [2] <= \cell_2_4.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_4.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_2_4.out_reg [3] <= \cell_2_4.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [0] <= \prog_2_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [1] <= \prog_2_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [2] <= \prog_2_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [3] <= \prog_2_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [4] <= \prog_2_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [5] <= \prog_2_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [6] <= \prog_2_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [7] <= \prog_2_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [8] <= \prog_2_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [9] <= \prog_2_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [10] <= \prog_2_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [11] <= \prog_2_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [12] <= \prog_2_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [13] <= \prog_2_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [14] <= \prog_2_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_right_reg [15] <= \prog_2_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [0] <= \prog_7_7.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [1] <= \prog_7_7.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [2] <= \prog_7_7.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [3] <= \prog_7_7.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [4] <= \prog_7_7.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [5] <= \prog_7_7.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [6] <= \prog_7_7.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [7] <= \prog_7_7.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [8] <= \prog_7_7.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [9] <= \prog_7_7.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [10] <= \prog_7_7.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [11] <= \prog_7_7.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [12] <= \prog_7_7.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [13] <= \prog_7_7.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [14] <= \prog_7_7.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [15] <= \prog_7_7.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [16] <= \prog_7_7.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [17] <= \prog_7_7.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [18] <= \prog_7_7.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [19] <= \prog_7_7.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [20] <= \prog_7_7.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [21] <= \prog_7_7.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [22] <= \prog_7_7.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [23] <= \prog_7_7.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [24] <= \prog_7_7.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [25] <= \prog_7_7.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [26] <= \prog_7_7.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [27] <= \prog_7_7.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [28] <= \prog_7_7.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [29] <= \prog_7_7.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [30] <= \prog_7_7.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [31] <= \prog_7_7.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [32] <= \prog_7_7.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [33] <= \prog_7_7.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [34] <= \prog_7_7.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [35] <= \prog_7_7.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [36] <= \prog_7_7.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [37] <= \prog_7_7.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [38] <= \prog_7_7.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [39] <= \prog_7_7.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [40] <= \prog_7_7.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [41] <= \prog_7_7.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [42] <= \prog_7_7.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [43] <= \prog_7_7.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [44] <= \prog_7_7.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [45] <= \prog_7_7.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [46] <= \prog_7_7.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [47] <= \prog_7_7.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [48] <= \prog_7_7.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [49] <= \prog_7_7.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [50] <= \prog_7_7.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [51] <= \prog_7_7.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [52] <= \prog_7_7.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [53] <= \prog_7_7.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [54] <= \prog_7_7.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [55] <= \prog_7_7.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [56] <= \prog_7_7.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [57] <= \prog_7_7.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [58] <= \prog_7_7.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [59] <= \prog_7_7.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [60] <= \prog_7_7.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [61] <= \prog_7_7.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [62] <= \prog_7_7.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_7.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_7.data [63] <= \prog_6_7.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [0] <= \prog_2_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [1] <= \prog_2_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [2] <= \prog_2_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [3] <= \prog_2_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [4] <= \prog_2_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [5] <= \prog_2_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [6] <= \prog_2_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [7] <= \prog_2_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [8] <= \prog_2_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [9] <= \prog_2_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [10] <= \prog_2_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [11] <= \prog_2_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [12] <= \prog_2_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [13] <= \prog_2_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [14] <= \prog_2_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_left_reg [15] <= \prog_2_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [0] <= \prog_2_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [1] <= \prog_2_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [2] <= \prog_2_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [3] <= \prog_2_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [4] <= \prog_2_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [5] <= \prog_2_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [6] <= \prog_2_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [7] <= \prog_2_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [8] <= \prog_2_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [9] <= \prog_2_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [10] <= \prog_2_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [11] <= \prog_2_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [12] <= \prog_2_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [13] <= \prog_2_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [14] <= \prog_2_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_down_reg [15] <= \prog_2_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [0] <= \prog_2_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [1] <= \prog_2_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [2] <= \prog_2_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [3] <= \prog_2_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [4] <= \prog_2_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [5] <= \prog_2_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [6] <= \prog_2_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [7] <= \prog_2_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [8] <= \prog_2_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [9] <= \prog_2_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [10] <= \prog_2_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [11] <= \prog_2_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [12] <= \prog_2_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [13] <= \prog_2_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [14] <= \prog_2_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_4.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_4.program_up_reg [15] <= \prog_2_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [0] <= \prog_7_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [1] <= \prog_7_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [2] <= \prog_7_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [3] <= \prog_7_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [4] <= \prog_7_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [5] <= \prog_7_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [6] <= \prog_7_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [7] <= \prog_7_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [8] <= \prog_7_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [9] <= \prog_7_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [10] <= \prog_7_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [11] <= \prog_7_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [12] <= \prog_7_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [13] <= \prog_7_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [14] <= \prog_7_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [15] <= \prog_7_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [16] <= \prog_7_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [17] <= \prog_7_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [18] <= \prog_7_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [19] <= \prog_7_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [20] <= \prog_7_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [21] <= \prog_7_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [22] <= \prog_7_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [23] <= \prog_7_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [24] <= \prog_7_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [25] <= \prog_7_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [26] <= \prog_7_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [27] <= \prog_7_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [28] <= \prog_7_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [29] <= \prog_7_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [30] <= \prog_7_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [31] <= \prog_7_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [32] <= \prog_7_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [33] <= \prog_7_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [34] <= \prog_7_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [35] <= \prog_7_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [36] <= \prog_7_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [37] <= \prog_7_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [38] <= \prog_7_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [39] <= \prog_7_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [40] <= \prog_7_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [41] <= \prog_7_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [42] <= \prog_7_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [43] <= \prog_7_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [44] <= \prog_7_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [45] <= \prog_7_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [46] <= \prog_7_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [47] <= \prog_7_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [48] <= \prog_7_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [49] <= \prog_7_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [50] <= \prog_7_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [51] <= \prog_7_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [52] <= \prog_7_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [53] <= \prog_7_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [54] <= \prog_7_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [55] <= \prog_7_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [56] <= \prog_7_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [57] <= \prog_7_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [58] <= \prog_7_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [59] <= \prog_7_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [60] <= \prog_7_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [61] <= \prog_7_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [62] <= \prog_7_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_5.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_5.data [63] <= \prog_7_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_5.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_2_5.out_reg [0] <= \cell_2_5.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_5.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_2_5.out_reg [1] <= \cell_2_5.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_5.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_2_5.out_reg [2] <= \cell_2_5.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_5.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_2_5.out_reg [3] <= \cell_2_5.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [0] <= \prog_2_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [1] <= \prog_2_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [2] <= \prog_2_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [3] <= \prog_2_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [4] <= \prog_2_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [5] <= \prog_2_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [6] <= \prog_2_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [7] <= \prog_2_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [8] <= \prog_2_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [9] <= \prog_2_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [10] <= \prog_2_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [11] <= \prog_2_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [12] <= \prog_2_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [13] <= \prog_2_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [14] <= \prog_2_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_right_reg [15] <= \prog_2_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [0] <= \prog_2_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [1] <= \prog_2_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [2] <= \prog_2_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [3] <= \prog_2_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [4] <= \prog_2_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [5] <= \prog_2_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [6] <= \prog_2_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [7] <= \prog_2_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [8] <= \prog_2_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [9] <= \prog_2_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [10] <= \prog_2_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [11] <= \prog_2_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [12] <= \prog_2_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [13] <= \prog_2_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [14] <= \prog_2_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_left_reg [15] <= \prog_2_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [0] <= \prog_2_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [1] <= \prog_2_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [2] <= \prog_2_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [3] <= \prog_2_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [4] <= \prog_2_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [5] <= \prog_2_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [6] <= \prog_2_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [7] <= \prog_2_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [8] <= \prog_2_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [9] <= \prog_2_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [10] <= \prog_2_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [11] <= \prog_2_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [12] <= \prog_2_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [13] <= \prog_2_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [14] <= \prog_2_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_down_reg [15] <= \prog_2_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [0] <= \prog_2_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [1] <= \prog_2_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [2] <= \prog_2_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [3] <= \prog_2_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [4] <= \prog_2_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [5] <= \prog_2_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [6] <= \prog_2_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [7] <= \prog_2_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [8] <= \prog_2_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [9] <= \prog_2_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [10] <= \prog_2_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [11] <= \prog_2_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [12] <= \prog_2_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [13] <= \prog_2_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [14] <= \prog_2_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_5.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_5.program_up_reg [15] <= \prog_2_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [0] <= \prog_7_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [1] <= \prog_7_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [2] <= \prog_7_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [3] <= \prog_7_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [4] <= \prog_7_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [5] <= \prog_7_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [6] <= \prog_7_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [7] <= \prog_7_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [8] <= \prog_7_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [9] <= \prog_7_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [10] <= \prog_7_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [11] <= \prog_7_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [12] <= \prog_7_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [13] <= \prog_7_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [14] <= \prog_7_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [15] <= \prog_7_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [16] <= \prog_7_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [17] <= \prog_7_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [18] <= \prog_7_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [19] <= \prog_7_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [20] <= \prog_7_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [21] <= \prog_7_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [22] <= \prog_7_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [23] <= \prog_7_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [24] <= \prog_7_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [25] <= \prog_7_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [26] <= \prog_7_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [27] <= \prog_7_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [28] <= \prog_7_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [29] <= \prog_7_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [30] <= \prog_7_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [31] <= \prog_7_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [32] <= \prog_7_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [33] <= \prog_7_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [34] <= \prog_7_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [35] <= \prog_7_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [36] <= \prog_7_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [37] <= \prog_7_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [38] <= \prog_7_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [39] <= \prog_7_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [40] <= \prog_7_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [41] <= \prog_7_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [42] <= \prog_7_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [43] <= \prog_7_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [44] <= \prog_7_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [45] <= \prog_7_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [46] <= \prog_7_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [47] <= \prog_7_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [48] <= \prog_7_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [49] <= \prog_7_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [50] <= \prog_7_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [51] <= \prog_7_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [52] <= \prog_7_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [53] <= \prog_7_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [54] <= \prog_7_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [55] <= \prog_7_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [56] <= \prog_7_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [57] <= \prog_7_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [58] <= \prog_7_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [59] <= \prog_7_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [60] <= \prog_7_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [61] <= \prog_7_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [62] <= \prog_7_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_3.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_3.data [63] <= \prog_7_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_6.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_2_6.out_reg [0] <= \cell_2_6.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_6.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_2_6.out_reg [1] <= \cell_2_6.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_6.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_2_6.out_reg [2] <= \cell_2_6.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_6.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_2_6.out_reg [3] <= \cell_2_6.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [0] <= \prog_2_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [1] <= \prog_2_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [2] <= \prog_2_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [3] <= \prog_2_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [4] <= \prog_2_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [5] <= \prog_2_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [6] <= \prog_2_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [7] <= \prog_2_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [8] <= \prog_2_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [9] <= \prog_2_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [10] <= \prog_2_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [11] <= \prog_2_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [12] <= \prog_2_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [13] <= \prog_2_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [14] <= \prog_2_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_right_reg [15] <= \prog_2_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [0] <= \prog_2_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [1] <= \prog_2_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [2] <= \prog_2_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [3] <= \prog_2_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [4] <= \prog_2_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [5] <= \prog_2_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [6] <= \prog_2_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [7] <= \prog_2_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [8] <= \prog_2_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [9] <= \prog_2_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [10] <= \prog_2_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [11] <= \prog_2_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [12] <= \prog_2_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [13] <= \prog_2_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [14] <= \prog_2_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_left_reg [15] <= \prog_2_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [0] <= \prog_2_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [1] <= \prog_2_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [2] <= \prog_2_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [3] <= \prog_2_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [4] <= \prog_2_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [5] <= \prog_2_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [6] <= \prog_2_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [7] <= \prog_2_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [8] <= \prog_2_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [9] <= \prog_2_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [10] <= \prog_2_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [11] <= \prog_2_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [12] <= \prog_2_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [13] <= \prog_2_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [14] <= \prog_2_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_down_reg [15] <= \prog_2_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [0] <= \prog_2_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [1] <= \prog_2_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [2] <= \prog_2_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [3] <= \prog_2_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [4] <= \prog_2_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [5] <= \prog_2_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [6] <= \prog_2_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [7] <= \prog_2_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [8] <= \prog_2_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [9] <= \prog_2_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [10] <= \prog_2_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [11] <= \prog_2_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [12] <= \prog_2_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [13] <= \prog_2_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [14] <= \prog_2_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_6.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_2_6.program_up_reg [15] <= \prog_2_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_7.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_2_7.out_reg [0] <= \cell_2_7.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_7.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_2_7.out_reg [1] <= \cell_2_7.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_7.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_2_7.out_reg [2] <= \cell_2_7.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_2_7.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_2_7.out_reg [3] <= \cell_2_7.f_right ;
  reg \cell_2_7.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_right_reg_reg[0]  <= \prog_2_7.data [48];
  assign \cell_2_7.program_right_reg [0] = \cell_2_7.program_right_reg_reg[0] ;
  reg \cell_2_7.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_right_reg_reg[1]  <= \prog_2_7.data [49];
  assign \cell_2_7.program_right_reg [1] = \cell_2_7.program_right_reg_reg[1] ;
  reg \cell_2_7.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_right_reg_reg[2]  <= \prog_2_7.data [50];
  assign \cell_2_7.program_right_reg [2] = \cell_2_7.program_right_reg_reg[2] ;
  reg \cell_2_7.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_right_reg_reg[3]  <= \prog_2_7.data [51];
  assign \cell_2_7.program_right_reg [3] = \cell_2_7.program_right_reg_reg[3] ;
  reg \cell_2_7.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_right_reg_reg[4]  <= \prog_2_7.data [52];
  assign \cell_2_7.program_right_reg [4] = \cell_2_7.program_right_reg_reg[4] ;
  reg \cell_2_7.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_right_reg_reg[5]  <= \prog_2_7.data [53];
  assign \cell_2_7.program_right_reg [5] = \cell_2_7.program_right_reg_reg[5] ;
  reg \cell_2_7.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_right_reg_reg[6]  <= \prog_2_7.data [54];
  assign \cell_2_7.program_right_reg [6] = \cell_2_7.program_right_reg_reg[6] ;
  reg \cell_2_7.program_right_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_right_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_right_reg_reg[7]  <= \prog_2_7.data [55];
  assign \cell_2_7.program_right_reg [7] = \cell_2_7.program_right_reg_reg[7] ;
  reg \cell_2_7.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_left_reg_reg[0]  <= \prog_2_7.data [32];
  assign \cell_2_7.program_left_reg [0] = \cell_2_7.program_left_reg_reg[0] ;
  reg \cell_2_7.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_left_reg_reg[1]  <= \prog_2_7.data [33];
  assign \cell_2_7.program_left_reg [1] = \cell_2_7.program_left_reg_reg[1] ;
  reg \cell_2_7.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_left_reg_reg[2]  <= \prog_2_7.data [34];
  assign \cell_2_7.program_left_reg [2] = \cell_2_7.program_left_reg_reg[2] ;
  reg \cell_2_7.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_left_reg_reg[3]  <= \prog_2_7.data [35];
  assign \cell_2_7.program_left_reg [3] = \cell_2_7.program_left_reg_reg[3] ;
  reg \cell_2_7.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_left_reg_reg[4]  <= \prog_2_7.data [36];
  assign \cell_2_7.program_left_reg [4] = \cell_2_7.program_left_reg_reg[4] ;
  reg \cell_2_7.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_left_reg_reg[5]  <= \prog_2_7.data [37];
  assign \cell_2_7.program_left_reg [5] = \cell_2_7.program_left_reg_reg[5] ;
  reg \cell_2_7.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_left_reg_reg[6]  <= \prog_2_7.data [38];
  assign \cell_2_7.program_left_reg [6] = \cell_2_7.program_left_reg_reg[6] ;
  reg \cell_2_7.program_left_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_left_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_left_reg_reg[7]  <= \prog_2_7.data [39];
  assign \cell_2_7.program_left_reg [7] = \cell_2_7.program_left_reg_reg[7] ;
  reg \cell_2_7.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_down_reg_reg[0]  <= \prog_2_7.data [16];
  assign \cell_2_7.program_down_reg [0] = \cell_2_7.program_down_reg_reg[0] ;
  reg \cell_2_7.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_down_reg_reg[1]  <= \prog_2_7.data [17];
  assign \cell_2_7.program_down_reg [1] = \cell_2_7.program_down_reg_reg[1] ;
  reg \cell_2_7.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_down_reg_reg[2]  <= \prog_2_7.data [18];
  assign \cell_2_7.program_down_reg [2] = \cell_2_7.program_down_reg_reg[2] ;
  reg \cell_2_7.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_down_reg_reg[3]  <= \prog_2_7.data [19];
  assign \cell_2_7.program_down_reg [3] = \cell_2_7.program_down_reg_reg[3] ;
  reg \cell_2_7.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_down_reg_reg[4]  <= \prog_2_7.data [20];
  assign \cell_2_7.program_down_reg [4] = \cell_2_7.program_down_reg_reg[4] ;
  reg \cell_2_7.program_down_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_down_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_down_reg_reg[5]  <= \prog_2_7.data [21];
  assign \cell_2_7.program_down_reg [5] = \cell_2_7.program_down_reg_reg[5] ;
  reg \cell_2_7.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_down_reg_reg[6]  <= \prog_2_7.data [22];
  assign \cell_2_7.program_down_reg [6] = \cell_2_7.program_down_reg_reg[6] ;
  reg \cell_2_7.program_down_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_down_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_down_reg_reg[7]  <= \prog_2_7.data [23];
  assign \cell_2_7.program_down_reg [7] = \cell_2_7.program_down_reg_reg[7] ;
  reg \cell_2_7.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_up_reg_reg[0]  <= \prog_2_7.data [0];
  assign \cell_2_7.program_up_reg [0] = \cell_2_7.program_up_reg_reg[0] ;
  reg \cell_2_7.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_up_reg_reg[1]  <= \prog_2_7.data [1];
  assign \cell_2_7.program_up_reg [1] = \cell_2_7.program_up_reg_reg[1] ;
  reg \cell_2_7.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_up_reg_reg[2]  <= \prog_2_7.data [2];
  assign \cell_2_7.program_up_reg [2] = \cell_2_7.program_up_reg_reg[2] ;
  reg \cell_2_7.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_up_reg_reg[3]  <= \prog_2_7.data [3];
  assign \cell_2_7.program_up_reg [3] = \cell_2_7.program_up_reg_reg[3] ;
  reg \cell_2_7.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_up_reg_reg[4]  <= \prog_2_7.data [4];
  assign \cell_2_7.program_up_reg [4] = \cell_2_7.program_up_reg_reg[4] ;
  reg \cell_2_7.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_up_reg_reg[5]  <= \prog_2_7.data [5];
  assign \cell_2_7.program_up_reg [5] = \cell_2_7.program_up_reg_reg[5] ;
  reg \cell_2_7.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_up_reg_reg[6]  <= \prog_2_7.data [6];
  assign \cell_2_7.program_up_reg [6] = \cell_2_7.program_up_reg_reg[6] ;
  reg \cell_2_7.program_up_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_2_7.program_up_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_2_7.program_up_reg_reg[7]  <= \prog_2_7.data [7];
  assign \cell_2_7.program_up_reg [7] = \cell_2_7.program_up_reg_reg[7] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [0] <= \prog_7_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [1] <= \prog_7_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [2] <= \prog_7_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [3] <= \prog_7_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [4] <= \prog_7_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [5] <= \prog_7_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [6] <= \prog_7_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [7] <= \prog_7_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [8] <= \prog_7_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [9] <= \prog_7_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [10] <= \prog_7_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [11] <= \prog_7_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [12] <= \prog_7_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [13] <= \prog_7_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [14] <= \prog_7_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [15] <= \prog_7_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [16] <= \prog_7_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [17] <= \prog_7_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [18] <= \prog_7_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [19] <= \prog_7_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [20] <= \prog_7_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [21] <= \prog_7_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [22] <= \prog_7_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [23] <= \prog_7_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [24] <= \prog_7_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [25] <= \prog_7_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [26] <= \prog_7_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [27] <= \prog_7_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [28] <= \prog_7_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [29] <= \prog_7_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [30] <= \prog_7_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [31] <= \prog_7_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [32] <= \prog_7_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [33] <= \prog_7_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [34] <= \prog_7_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [35] <= \prog_7_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [36] <= \prog_7_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [37] <= \prog_7_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [38] <= \prog_7_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [39] <= \prog_7_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [40] <= \prog_7_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [41] <= \prog_7_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [42] <= \prog_7_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [43] <= \prog_7_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [44] <= \prog_7_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [45] <= \prog_7_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [46] <= \prog_7_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [47] <= \prog_7_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [48] <= \prog_7_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [49] <= \prog_7_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [50] <= \prog_7_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [51] <= \prog_7_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [52] <= \prog_7_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [53] <= \prog_7_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [54] <= \prog_7_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [55] <= \prog_7_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [56] <= \prog_7_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [57] <= \prog_7_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [58] <= \prog_7_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [59] <= \prog_7_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [60] <= \prog_7_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [61] <= \prog_7_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [62] <= \prog_7_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_2.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_2.data [63] <= \prog_7_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_0.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_3_0.out_reg [0] <= \cell_3_0.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_0.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_3_0.out_reg [1] <= \cell_3_0.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_0.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_3_0.out_reg [2] <= \cell_3_0.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_0.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_3_0.out_reg [3] <= \cell_3_0.f_right ;
  reg \cell_3_0.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_right_reg_reg[0]  <= \prog_3_0.data [48];
  assign \cell_3_0.program_right_reg [0] = \cell_3_0.program_right_reg_reg[0] ;
  reg \cell_3_0.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_right_reg_reg[1]  <= \prog_3_0.data [49];
  assign \cell_3_0.program_right_reg [1] = \cell_3_0.program_right_reg_reg[1] ;
  reg \cell_3_0.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_right_reg_reg[2]  <= \prog_3_0.data [50];
  assign \cell_3_0.program_right_reg [2] = \cell_3_0.program_right_reg_reg[2] ;
  reg \cell_3_0.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_right_reg_reg[3]  <= \prog_3_0.data [51];
  assign \cell_3_0.program_right_reg [3] = \cell_3_0.program_right_reg_reg[3] ;
  reg \cell_3_0.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_right_reg_reg[8]  <= \prog_3_0.data [56];
  assign \cell_3_0.program_right_reg [8] = \cell_3_0.program_right_reg_reg[8] ;
  reg \cell_3_0.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_right_reg_reg[9]  <= \prog_3_0.data [57];
  assign \cell_3_0.program_right_reg [9] = \cell_3_0.program_right_reg_reg[9] ;
  reg \cell_3_0.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_right_reg_reg[10]  <= \prog_3_0.data [58];
  assign \cell_3_0.program_right_reg [10] = \cell_3_0.program_right_reg_reg[10] ;
  reg \cell_3_0.program_right_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_right_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_right_reg_reg[11]  <= \prog_3_0.data [59];
  assign \cell_3_0.program_right_reg [11] = \cell_3_0.program_right_reg_reg[11] ;
  reg \cell_3_0.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_left_reg_reg[0]  <= \prog_3_0.data [32];
  assign \cell_3_0.program_left_reg [0] = \cell_3_0.program_left_reg_reg[0] ;
  reg \cell_3_0.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_left_reg_reg[1]  <= \prog_3_0.data [33];
  assign \cell_3_0.program_left_reg [1] = \cell_3_0.program_left_reg_reg[1] ;
  reg \cell_3_0.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_left_reg_reg[2]  <= \prog_3_0.data [34];
  assign \cell_3_0.program_left_reg [2] = \cell_3_0.program_left_reg_reg[2] ;
  reg \cell_3_0.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_left_reg_reg[3]  <= \prog_3_0.data [35];
  assign \cell_3_0.program_left_reg [3] = \cell_3_0.program_left_reg_reg[3] ;
  reg \cell_3_0.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_left_reg_reg[8]  <= \prog_3_0.data [40];
  assign \cell_3_0.program_left_reg [8] = \cell_3_0.program_left_reg_reg[8] ;
  reg \cell_3_0.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_left_reg_reg[9]  <= \prog_3_0.data [41];
  assign \cell_3_0.program_left_reg [9] = \cell_3_0.program_left_reg_reg[9] ;
  reg \cell_3_0.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_left_reg_reg[10]  <= \prog_3_0.data [42];
  assign \cell_3_0.program_left_reg [10] = \cell_3_0.program_left_reg_reg[10] ;
  reg \cell_3_0.program_left_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_left_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_left_reg_reg[11]  <= \prog_3_0.data [43];
  assign \cell_3_0.program_left_reg [11] = \cell_3_0.program_left_reg_reg[11] ;
  reg \cell_3_0.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_down_reg_reg[0]  <= \prog_3_0.data [16];
  assign \cell_3_0.program_down_reg [0] = \cell_3_0.program_down_reg_reg[0] ;
  reg \cell_3_0.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_down_reg_reg[1]  <= \prog_3_0.data [17];
  assign \cell_3_0.program_down_reg [1] = \cell_3_0.program_down_reg_reg[1] ;
  reg \cell_3_0.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_down_reg_reg[2]  <= \prog_3_0.data [18];
  assign \cell_3_0.program_down_reg [2] = \cell_3_0.program_down_reg_reg[2] ;
  reg \cell_3_0.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_down_reg_reg[3]  <= \prog_3_0.data [19];
  assign \cell_3_0.program_down_reg [3] = \cell_3_0.program_down_reg_reg[3] ;
  reg \cell_3_0.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_down_reg_reg[8]  <= \prog_3_0.data [24];
  assign \cell_3_0.program_down_reg [8] = \cell_3_0.program_down_reg_reg[8] ;
  reg \cell_3_0.program_down_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_down_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_down_reg_reg[9]  <= \prog_3_0.data [25];
  assign \cell_3_0.program_down_reg [9] = \cell_3_0.program_down_reg_reg[9] ;
  reg \cell_3_0.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_down_reg_reg[10]  <= \prog_3_0.data [26];
  assign \cell_3_0.program_down_reg [10] = \cell_3_0.program_down_reg_reg[10] ;
  reg \cell_3_0.program_down_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_down_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_down_reg_reg[11]  <= \prog_3_0.data [27];
  assign \cell_3_0.program_down_reg [11] = \cell_3_0.program_down_reg_reg[11] ;
  reg \cell_3_0.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_up_reg_reg[0]  <= \prog_3_0.data [0];
  assign \cell_3_0.program_up_reg [0] = \cell_3_0.program_up_reg_reg[0] ;
  reg \cell_3_0.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_up_reg_reg[1]  <= \prog_3_0.data [1];
  assign \cell_3_0.program_up_reg [1] = \cell_3_0.program_up_reg_reg[1] ;
  reg \cell_3_0.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_up_reg_reg[2]  <= \prog_3_0.data [2];
  assign \cell_3_0.program_up_reg [2] = \cell_3_0.program_up_reg_reg[2] ;
  reg \cell_3_0.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_up_reg_reg[3]  <= \prog_3_0.data [3];
  assign \cell_3_0.program_up_reg [3] = \cell_3_0.program_up_reg_reg[3] ;
  reg \cell_3_0.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_up_reg_reg[8]  <= \prog_3_0.data [8];
  assign \cell_3_0.program_up_reg [8] = \cell_3_0.program_up_reg_reg[8] ;
  reg \cell_3_0.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_up_reg_reg[9]  <= \prog_3_0.data [9];
  assign \cell_3_0.program_up_reg [9] = \cell_3_0.program_up_reg_reg[9] ;
  reg \cell_3_0.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_up_reg_reg[10]  <= \prog_3_0.data [10];
  assign \cell_3_0.program_up_reg [10] = \cell_3_0.program_up_reg_reg[10] ;
  reg \cell_3_0.program_up_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_0.program_up_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_3_0.program_up_reg_reg[11]  <= \prog_3_0.data [11];
  assign \cell_3_0.program_up_reg [11] = \cell_3_0.program_up_reg_reg[11] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [0] <= \prog_7_0.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [1] <= \prog_7_0.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [2] <= \prog_7_0.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [3] <= \prog_7_0.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [4] <= \prog_7_0.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [5] <= \prog_7_0.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [6] <= \prog_7_0.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [7] <= \prog_7_0.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [8] <= \prog_7_0.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [9] <= \prog_7_0.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [10] <= \prog_7_0.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [11] <= \prog_7_0.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [12] <= \prog_7_0.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [13] <= \prog_7_0.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [14] <= \prog_7_0.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [15] <= \prog_7_0.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [16] <= \prog_7_0.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [17] <= \prog_7_0.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [18] <= \prog_7_0.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [19] <= \prog_7_0.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [20] <= \prog_7_0.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [21] <= \prog_7_0.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [22] <= \prog_7_0.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [23] <= \prog_7_0.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [24] <= \prog_7_0.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [25] <= \prog_7_0.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [26] <= \prog_7_0.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [27] <= \prog_7_0.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [28] <= \prog_7_0.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [29] <= \prog_7_0.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [30] <= \prog_7_0.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [31] <= \prog_7_0.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [32] <= \prog_7_0.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [33] <= \prog_7_0.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [34] <= \prog_7_0.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [35] <= \prog_7_0.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [36] <= \prog_7_0.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [37] <= \prog_7_0.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [38] <= \prog_7_0.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [39] <= \prog_7_0.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [40] <= \prog_7_0.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [41] <= \prog_7_0.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [42] <= \prog_7_0.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [43] <= \prog_7_0.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [44] <= \prog_7_0.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [45] <= \prog_7_0.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [46] <= \prog_7_0.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [47] <= \prog_7_0.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [48] <= \prog_7_0.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [49] <= \prog_7_0.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [50] <= \prog_7_0.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [51] <= \prog_7_0.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [52] <= \prog_7_0.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [53] <= \prog_7_0.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [54] <= \prog_7_0.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [55] <= \prog_7_0.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [56] <= \prog_7_0.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [57] <= \prog_7_0.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [58] <= \prog_7_0.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [59] <= \prog_7_0.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [60] <= \prog_7_0.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [61] <= \prog_7_0.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [62] <= \prog_7_0.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_7_0.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_7_0.data [63] <= \prog_7_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [0] <= \prog_6_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [1] <= \prog_6_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [2] <= \prog_6_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [3] <= \prog_6_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [4] <= \prog_6_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [5] <= \prog_6_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [6] <= \prog_6_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [7] <= \prog_6_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [8] <= \prog_6_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [9] <= \prog_6_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [10] <= \prog_6_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [11] <= \prog_6_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [12] <= \prog_6_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [13] <= \prog_6_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [14] <= \prog_6_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [15] <= \prog_6_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [16] <= \prog_6_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [17] <= \prog_6_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [18] <= \prog_6_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [19] <= \prog_6_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [20] <= \prog_6_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [21] <= \prog_6_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [22] <= \prog_6_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [23] <= \prog_6_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [24] <= \prog_6_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [25] <= \prog_6_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [26] <= \prog_6_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [27] <= \prog_6_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [28] <= \prog_6_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [29] <= \prog_6_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [30] <= \prog_6_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [31] <= \prog_6_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [32] <= \prog_6_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [33] <= \prog_6_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [34] <= \prog_6_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [35] <= \prog_6_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [36] <= \prog_6_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [37] <= \prog_6_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [38] <= \prog_6_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [39] <= \prog_6_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [40] <= \prog_6_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [41] <= \prog_6_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [42] <= \prog_6_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [43] <= \prog_6_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [44] <= \prog_6_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [45] <= \prog_6_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [46] <= \prog_6_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [47] <= \prog_6_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [48] <= \prog_6_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [49] <= \prog_6_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [50] <= \prog_6_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [51] <= \prog_6_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [52] <= \prog_6_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [53] <= \prog_6_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [54] <= \prog_6_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [55] <= \prog_6_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [56] <= \prog_6_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [57] <= \prog_6_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [58] <= \prog_6_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [59] <= \prog_6_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [60] <= \prog_6_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [61] <= \prog_6_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [62] <= \prog_6_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_6.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_6.data [63] <= \prog_6_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_2.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_3_2.out_reg [0] <= \cell_3_2.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_2.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_3_2.out_reg [1] <= \cell_3_2.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_2.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_3_2.out_reg [2] <= \cell_3_2.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_2.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_3_2.out_reg [3] <= \cell_3_2.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [0] <= \prog_3_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [1] <= \prog_3_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [2] <= \prog_3_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [3] <= \prog_3_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [4] <= \prog_3_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [5] <= \prog_3_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [6] <= \prog_3_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [7] <= \prog_3_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [8] <= \prog_3_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [9] <= \prog_3_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [10] <= \prog_3_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [11] <= \prog_3_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [12] <= \prog_3_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [13] <= \prog_3_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [14] <= \prog_3_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_right_reg [15] <= \prog_3_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [0] <= \prog_3_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [1] <= \prog_3_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [2] <= \prog_3_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [3] <= \prog_3_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [4] <= \prog_3_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [5] <= \prog_3_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [6] <= \prog_3_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [7] <= \prog_3_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [8] <= \prog_3_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [9] <= \prog_3_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [10] <= \prog_3_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [11] <= \prog_3_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [12] <= \prog_3_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [13] <= \prog_3_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [14] <= \prog_3_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_left_reg [15] <= \prog_3_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [0] <= \prog_3_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [1] <= \prog_3_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [2] <= \prog_3_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [3] <= \prog_3_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [4] <= \prog_3_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [5] <= \prog_3_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [6] <= \prog_3_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [7] <= \prog_3_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [8] <= \prog_3_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [9] <= \prog_3_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [10] <= \prog_3_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [11] <= \prog_3_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [12] <= \prog_3_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [13] <= \prog_3_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [14] <= \prog_3_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_down_reg [15] <= \prog_3_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_3.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_3_3.out_reg [0] <= \cell_3_3.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_3.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_3_3.out_reg [1] <= \cell_3_3.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_3.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_3_3.out_reg [2] <= \cell_3_3.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_3.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_3_3.out_reg [3] <= \cell_3_3.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [0] <= \prog_3_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [1] <= \prog_3_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [2] <= \prog_3_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [3] <= \prog_3_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [4] <= \prog_3_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [5] <= \prog_3_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [6] <= \prog_3_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [7] <= \prog_3_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [8] <= \prog_3_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [9] <= \prog_3_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [10] <= \prog_3_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [11] <= \prog_3_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [12] <= \prog_3_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [13] <= \prog_3_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [14] <= \prog_3_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_right_reg [15] <= \prog_3_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [0] <= \prog_3_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [1] <= \prog_3_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [2] <= \prog_3_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [3] <= \prog_3_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [4] <= \prog_3_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [5] <= \prog_3_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [6] <= \prog_3_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [7] <= \prog_3_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [8] <= \prog_3_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [9] <= \prog_3_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [10] <= \prog_3_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [11] <= \prog_3_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [12] <= \prog_3_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [13] <= \prog_3_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [14] <= \prog_3_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_left_reg [15] <= \prog_3_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [0] <= \prog_3_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [1] <= \prog_3_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [2] <= \prog_3_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [3] <= \prog_3_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [4] <= \prog_3_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [5] <= \prog_3_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [6] <= \prog_3_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [7] <= \prog_3_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [8] <= \prog_3_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [9] <= \prog_3_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [10] <= \prog_3_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [11] <= \prog_3_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [12] <= \prog_3_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [13] <= \prog_3_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [14] <= \prog_3_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_2.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_2.program_up_reg [15] <= \prog_3_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [0] <= \prog_3_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [1] <= \prog_3_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [2] <= \prog_3_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [3] <= \prog_3_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [4] <= \prog_3_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [5] <= \prog_3_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [6] <= \prog_3_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [7] <= \prog_3_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [8] <= \prog_3_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [9] <= \prog_3_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [10] <= \prog_3_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [11] <= \prog_3_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [12] <= \prog_3_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [13] <= \prog_3_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [14] <= \prog_3_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_down_reg [15] <= \prog_3_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [0] <= \prog_3_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [1] <= \prog_3_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [2] <= \prog_3_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [3] <= \prog_3_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [4] <= \prog_3_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [5] <= \prog_3_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [6] <= \prog_3_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [7] <= \prog_3_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [8] <= \prog_3_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [9] <= \prog_3_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [10] <= \prog_3_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [11] <= \prog_3_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [12] <= \prog_3_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [13] <= \prog_3_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [14] <= \prog_3_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_3.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_3.program_up_reg [15] <= \prog_3_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [0] <= \prog_6_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [1] <= \prog_6_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [2] <= \prog_6_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [3] <= \prog_6_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [4] <= \prog_6_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [5] <= \prog_6_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [6] <= \prog_6_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [7] <= \prog_6_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [8] <= \prog_6_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [9] <= \prog_6_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [10] <= \prog_6_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [11] <= \prog_6_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [12] <= \prog_6_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [13] <= \prog_6_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [14] <= \prog_6_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [15] <= \prog_6_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [16] <= \prog_6_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [17] <= \prog_6_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [18] <= \prog_6_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [19] <= \prog_6_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [20] <= \prog_6_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [21] <= \prog_6_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [22] <= \prog_6_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [23] <= \prog_6_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [24] <= \prog_6_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [25] <= \prog_6_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [26] <= \prog_6_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [27] <= \prog_6_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [28] <= \prog_6_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [29] <= \prog_6_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [30] <= \prog_6_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [31] <= \prog_6_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [32] <= \prog_6_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [33] <= \prog_6_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [34] <= \prog_6_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [35] <= \prog_6_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [36] <= \prog_6_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [37] <= \prog_6_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [38] <= \prog_6_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [39] <= \prog_6_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [40] <= \prog_6_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [41] <= \prog_6_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [42] <= \prog_6_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [43] <= \prog_6_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [44] <= \prog_6_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [45] <= \prog_6_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [46] <= \prog_6_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [47] <= \prog_6_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [48] <= \prog_6_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [49] <= \prog_6_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [50] <= \prog_6_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [51] <= \prog_6_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [52] <= \prog_6_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [53] <= \prog_6_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [54] <= \prog_6_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [55] <= \prog_6_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [56] <= \prog_6_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [57] <= \prog_6_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [58] <= \prog_6_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [59] <= \prog_6_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [60] <= \prog_6_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [61] <= \prog_6_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [62] <= \prog_6_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_5.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_5.data [63] <= \prog_6_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_4.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_3_4.out_reg [0] <= \cell_3_4.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_4.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_3_4.out_reg [1] <= \cell_3_4.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_4.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_3_4.out_reg [2] <= \cell_3_4.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_4.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_3_4.out_reg [3] <= \cell_3_4.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [0] <= \prog_3_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [1] <= \prog_3_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [2] <= \prog_3_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [3] <= \prog_3_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [4] <= \prog_3_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [5] <= \prog_3_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [6] <= \prog_3_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [7] <= \prog_3_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [8] <= \prog_3_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [9] <= \prog_3_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [10] <= \prog_3_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [11] <= \prog_3_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [12] <= \prog_3_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [13] <= \prog_3_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [14] <= \prog_3_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_right_reg [15] <= \prog_3_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [0] <= \prog_6_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [1] <= \prog_6_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [2] <= \prog_6_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [3] <= \prog_6_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [4] <= \prog_6_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [5] <= \prog_6_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [6] <= \prog_6_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [7] <= \prog_6_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [8] <= \prog_6_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [9] <= \prog_6_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [10] <= \prog_6_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [11] <= \prog_6_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [12] <= \prog_6_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [13] <= \prog_6_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [14] <= \prog_6_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [15] <= \prog_6_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [16] <= \prog_6_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [17] <= \prog_6_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [18] <= \prog_6_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [19] <= \prog_6_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [20] <= \prog_6_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [21] <= \prog_6_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [22] <= \prog_6_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [23] <= \prog_6_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [24] <= \prog_6_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [25] <= \prog_6_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [26] <= \prog_6_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [27] <= \prog_6_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [28] <= \prog_6_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [29] <= \prog_6_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [30] <= \prog_6_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [31] <= \prog_6_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [32] <= \prog_6_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [33] <= \prog_6_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [34] <= \prog_6_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [35] <= \prog_6_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [36] <= \prog_6_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [37] <= \prog_6_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [38] <= \prog_6_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [39] <= \prog_6_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [40] <= \prog_6_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [41] <= \prog_6_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [42] <= \prog_6_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [43] <= \prog_6_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [44] <= \prog_6_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [45] <= \prog_6_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [46] <= \prog_6_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [47] <= \prog_6_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [48] <= \prog_6_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [49] <= \prog_6_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [50] <= \prog_6_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [51] <= \prog_6_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [52] <= \prog_6_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [53] <= \prog_6_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [54] <= \prog_6_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [55] <= \prog_6_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [56] <= \prog_6_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [57] <= \prog_6_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [58] <= \prog_6_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [59] <= \prog_6_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [60] <= \prog_6_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [61] <= \prog_6_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [62] <= \prog_6_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_3.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_3.data [63] <= \prog_6_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [0] <= \prog_3_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [1] <= \prog_3_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [2] <= \prog_3_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [3] <= \prog_3_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [4] <= \prog_3_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [5] <= \prog_3_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [6] <= \prog_3_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [7] <= \prog_3_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [8] <= \prog_3_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [9] <= \prog_3_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [10] <= \prog_3_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [11] <= \prog_3_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [12] <= \prog_3_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [13] <= \prog_3_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [14] <= \prog_3_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_left_reg [15] <= \prog_3_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [0] <= \prog_3_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [1] <= \prog_3_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [2] <= \prog_3_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [3] <= \prog_3_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [4] <= \prog_3_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [5] <= \prog_3_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [6] <= \prog_3_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [7] <= \prog_3_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [8] <= \prog_3_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [9] <= \prog_3_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [10] <= \prog_3_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [11] <= \prog_3_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [12] <= \prog_3_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [13] <= \prog_3_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [14] <= \prog_3_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_down_reg [15] <= \prog_3_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [0] <= \prog_3_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [1] <= \prog_3_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [2] <= \prog_3_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [3] <= \prog_3_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [4] <= \prog_3_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [5] <= \prog_3_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [6] <= \prog_3_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [7] <= \prog_3_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [8] <= \prog_3_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [9] <= \prog_3_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [10] <= \prog_3_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [11] <= \prog_3_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [12] <= \prog_3_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [13] <= \prog_3_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [14] <= \prog_3_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_4.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_4.program_up_reg [15] <= \prog_3_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [0] <= \prog_6_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [1] <= \prog_6_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [2] <= \prog_6_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [3] <= \prog_6_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [4] <= \prog_6_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [5] <= \prog_6_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [6] <= \prog_6_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [7] <= \prog_6_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [8] <= \prog_6_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [9] <= \prog_6_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [10] <= \prog_6_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [11] <= \prog_6_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [12] <= \prog_6_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [13] <= \prog_6_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [14] <= \prog_6_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [15] <= \prog_6_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [16] <= \prog_6_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [17] <= \prog_6_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [18] <= \prog_6_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [19] <= \prog_6_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [20] <= \prog_6_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [21] <= \prog_6_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [22] <= \prog_6_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [23] <= \prog_6_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [24] <= \prog_6_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [25] <= \prog_6_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [26] <= \prog_6_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [27] <= \prog_6_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [28] <= \prog_6_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [29] <= \prog_6_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [30] <= \prog_6_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [31] <= \prog_6_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [32] <= \prog_6_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [33] <= \prog_6_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [34] <= \prog_6_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [35] <= \prog_6_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [36] <= \prog_6_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [37] <= \prog_6_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [38] <= \prog_6_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [39] <= \prog_6_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [40] <= \prog_6_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [41] <= \prog_6_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [42] <= \prog_6_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [43] <= \prog_6_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [44] <= \prog_6_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [45] <= \prog_6_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [46] <= \prog_6_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [47] <= \prog_6_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [48] <= \prog_6_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [49] <= \prog_6_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [50] <= \prog_6_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [51] <= \prog_6_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [52] <= \prog_6_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [53] <= \prog_6_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [54] <= \prog_6_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [55] <= \prog_6_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [56] <= \prog_6_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [57] <= \prog_6_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [58] <= \prog_6_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [59] <= \prog_6_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [60] <= \prog_6_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [61] <= \prog_6_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [62] <= \prog_6_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_1.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_1.data [63] <= \prog_6_0.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_5.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_3_5.out_reg [0] <= \cell_3_5.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_5.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_3_5.out_reg [1] <= \cell_3_5.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_5.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_3_5.out_reg [2] <= \cell_3_5.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_5.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_3_5.out_reg [3] <= \cell_3_5.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [0] <= \prog_3_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [1] <= \prog_3_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [2] <= \prog_3_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [3] <= \prog_3_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [4] <= \prog_3_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [5] <= \prog_3_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [6] <= \prog_3_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [7] <= \prog_3_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [8] <= \prog_3_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [9] <= \prog_3_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [10] <= \prog_3_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [11] <= \prog_3_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [12] <= \prog_3_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [13] <= \prog_3_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [14] <= \prog_3_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_right_reg [15] <= \prog_3_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [0] <= \prog_3_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [1] <= \prog_3_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [2] <= \prog_3_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [3] <= \prog_3_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [4] <= \prog_3_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [5] <= \prog_3_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [6] <= \prog_3_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [7] <= \prog_3_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [8] <= \prog_3_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [9] <= \prog_3_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [10] <= \prog_3_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [11] <= \prog_3_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [12] <= \prog_3_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [13] <= \prog_3_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [14] <= \prog_3_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_left_reg [15] <= \prog_3_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [0] <= \prog_3_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [1] <= \prog_3_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [2] <= \prog_3_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [3] <= \prog_3_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [4] <= \prog_3_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [5] <= \prog_3_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [6] <= \prog_3_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [7] <= \prog_3_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [8] <= \prog_3_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [9] <= \prog_3_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [10] <= \prog_3_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [11] <= \prog_3_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [12] <= \prog_3_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [13] <= \prog_3_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [14] <= \prog_3_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_down_reg [15] <= \prog_3_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [0] <= \prog_3_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [1] <= \prog_3_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [2] <= \prog_3_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [3] <= \prog_3_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [4] <= \prog_3_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [5] <= \prog_3_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [6] <= \prog_3_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [7] <= \prog_3_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [8] <= \prog_3_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [9] <= \prog_3_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [10] <= \prog_3_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [11] <= \prog_3_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [12] <= \prog_3_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [13] <= \prog_3_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [14] <= \prog_3_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_5.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_5.program_up_reg [15] <= \prog_3_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_6.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_3_6.out_reg [0] <= \cell_3_6.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_6.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_3_6.out_reg [1] <= \cell_3_6.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_6.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_3_6.out_reg [2] <= \cell_3_6.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_3_6.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_3_6.out_reg [3] <= \cell_3_6.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [0] <= \prog_3_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [1] <= \prog_3_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [2] <= \prog_3_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [3] <= \prog_3_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [4] <= \prog_3_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [5] <= \prog_3_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [6] <= \prog_3_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [7] <= \prog_3_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [8] <= \prog_3_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [9] <= \prog_3_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [10] <= \prog_3_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [11] <= \prog_3_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [12] <= \prog_3_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [13] <= \prog_3_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [14] <= \prog_3_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_right_reg [15] <= \prog_3_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [0] <= \prog_3_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [1] <= \prog_3_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [2] <= \prog_3_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [3] <= \prog_3_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [4] <= \prog_3_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [5] <= \prog_3_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [6] <= \prog_3_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [7] <= \prog_3_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [8] <= \prog_3_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [9] <= \prog_3_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [10] <= \prog_3_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [11] <= \prog_3_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [12] <= \prog_3_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [13] <= \prog_3_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [14] <= \prog_3_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_left_reg [15] <= \prog_3_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [0] <= \prog_3_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [1] <= \prog_3_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [2] <= \prog_3_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [3] <= \prog_3_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [4] <= \prog_3_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [5] <= \prog_3_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [6] <= \prog_3_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [7] <= \prog_3_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [8] <= \prog_3_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [9] <= \prog_3_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [10] <= \prog_3_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [11] <= \prog_3_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [12] <= \prog_3_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [13] <= \prog_3_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [14] <= \prog_3_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_down_reg [15] <= \prog_3_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [0] <= \prog_3_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [1] <= \prog_3_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [2] <= \prog_3_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [3] <= \prog_3_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [4] <= \prog_3_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [5] <= \prog_3_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [6] <= \prog_3_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [7] <= \prog_3_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [8] <= \prog_3_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [9] <= \prog_3_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [10] <= \prog_3_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [11] <= \prog_3_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [12] <= \prog_3_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [13] <= \prog_3_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [14] <= \prog_3_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_6.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_3_6.program_up_reg [15] <= \prog_3_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [0] <= \prog_6_0.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [1] <= \prog_6_0.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [2] <= \prog_6_0.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [3] <= \prog_6_0.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [4] <= \prog_6_0.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [5] <= \prog_6_0.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [6] <= \prog_6_0.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [7] <= \prog_6_0.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [8] <= \prog_6_0.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [9] <= \prog_6_0.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [10] <= \prog_6_0.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [11] <= \prog_6_0.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [12] <= \prog_6_0.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [13] <= \prog_6_0.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [14] <= \prog_6_0.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [15] <= \prog_6_0.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [16] <= \prog_6_0.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [17] <= \prog_6_0.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [18] <= \prog_6_0.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [19] <= \prog_6_0.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [20] <= \prog_6_0.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [21] <= \prog_6_0.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [22] <= \prog_6_0.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [23] <= \prog_6_0.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [24] <= \prog_6_0.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [25] <= \prog_6_0.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [26] <= \prog_6_0.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [27] <= \prog_6_0.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [28] <= \prog_6_0.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [29] <= \prog_6_0.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [30] <= \prog_6_0.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [31] <= \prog_6_0.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [32] <= \prog_6_0.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [33] <= \prog_6_0.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [34] <= \prog_6_0.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [35] <= \prog_6_0.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [36] <= \prog_6_0.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [37] <= \prog_6_0.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [38] <= \prog_6_0.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [39] <= \prog_6_0.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [40] <= \prog_6_0.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [41] <= \prog_6_0.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [42] <= \prog_6_0.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [43] <= \prog_6_0.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [44] <= \prog_6_0.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [45] <= \prog_6_0.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [46] <= \prog_6_0.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [47] <= \prog_6_0.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [48] <= \prog_6_0.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [49] <= \prog_6_0.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [50] <= \prog_6_0.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [51] <= \prog_6_0.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [52] <= \prog_6_0.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [53] <= \prog_6_0.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [54] <= \prog_6_0.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [55] <= \prog_6_0.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [56] <= \prog_6_0.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [57] <= \prog_6_0.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [58] <= \prog_6_0.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [59] <= \prog_6_0.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [60] <= \prog_6_0.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [61] <= \prog_6_0.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [62] <= \prog_6_0.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_6_0.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_6_0.data [63] <= \prog_5_0.data [0];
  reg \cell_3_7.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_up_reg_reg[0]  <= \prog_3_7.data [0];
  assign \cell_3_7.program_up_reg [0] = \cell_3_7.program_up_reg_reg[0] ;
  reg \cell_3_7.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_up_reg_reg[1]  <= \prog_3_7.data [1];
  assign \cell_3_7.program_up_reg [1] = \cell_3_7.program_up_reg_reg[1] ;
  reg \cell_3_7.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_up_reg_reg[2]  <= \prog_3_7.data [2];
  assign \cell_3_7.program_up_reg [2] = \cell_3_7.program_up_reg_reg[2] ;
  reg \cell_3_7.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_up_reg_reg[3]  <= \prog_3_7.data [3];
  assign \cell_3_7.program_up_reg [3] = \cell_3_7.program_up_reg_reg[3] ;
  reg \cell_3_7.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_up_reg_reg[4]  <= \prog_3_7.data [4];
  assign \cell_3_7.program_up_reg [4] = \cell_3_7.program_up_reg_reg[4] ;
  reg \cell_3_7.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_up_reg_reg[5]  <= \prog_3_7.data [5];
  assign \cell_3_7.program_up_reg [5] = \cell_3_7.program_up_reg_reg[5] ;
  reg \cell_3_7.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_up_reg_reg[6]  <= \prog_3_7.data [6];
  assign \cell_3_7.program_up_reg [6] = \cell_3_7.program_up_reg_reg[6] ;
  reg \cell_3_7.program_up_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_3_7.program_up_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_3_7.program_up_reg_reg[7]  <= \prog_3_7.data [7];
  assign \cell_3_7.program_up_reg [7] = \cell_3_7.program_up_reg_reg[7] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [0] <= \prog_5_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [1] <= \prog_5_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [2] <= \prog_5_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [3] <= \prog_5_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [4] <= \prog_5_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [5] <= \prog_5_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [6] <= \prog_5_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [7] <= \prog_5_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [8] <= \prog_5_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [9] <= \prog_5_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [10] <= \prog_5_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [11] <= \prog_5_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [12] <= \prog_5_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [13] <= \prog_5_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [14] <= \prog_5_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [15] <= \prog_5_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [16] <= \prog_5_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [17] <= \prog_5_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [18] <= \prog_5_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [19] <= \prog_5_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [20] <= \prog_5_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [21] <= \prog_5_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [22] <= \prog_5_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [23] <= \prog_5_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [24] <= \prog_5_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [25] <= \prog_5_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [26] <= \prog_5_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [27] <= \prog_5_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [28] <= \prog_5_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [29] <= \prog_5_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [30] <= \prog_5_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [31] <= \prog_5_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [32] <= \prog_5_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [33] <= \prog_5_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [34] <= \prog_5_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [35] <= \prog_5_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [36] <= \prog_5_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [37] <= \prog_5_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [38] <= \prog_5_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [39] <= \prog_5_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [40] <= \prog_5_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [41] <= \prog_5_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [42] <= \prog_5_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [43] <= \prog_5_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [44] <= \prog_5_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [45] <= \prog_5_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [46] <= \prog_5_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [47] <= \prog_5_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [48] <= \prog_5_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [49] <= \prog_5_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [50] <= \prog_5_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [51] <= \prog_5_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [52] <= \prog_5_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [53] <= \prog_5_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [54] <= \prog_5_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [55] <= \prog_5_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [56] <= \prog_5_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [57] <= \prog_5_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [58] <= \prog_5_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [59] <= \prog_5_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [60] <= \prog_5_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [61] <= \prog_5_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [62] <= \prog_5_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_6.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_6.data [63] <= \prog_5_7.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [0] <= \prog_5_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [1] <= \prog_5_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [2] <= \prog_5_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [3] <= \prog_5_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [4] <= \prog_5_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [5] <= \prog_5_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [6] <= \prog_5_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [7] <= \prog_5_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [8] <= \prog_5_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [9] <= \prog_5_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [10] <= \prog_5_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [11] <= \prog_5_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [12] <= \prog_5_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [13] <= \prog_5_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [14] <= \prog_5_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [15] <= \prog_5_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [16] <= \prog_5_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [17] <= \prog_5_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [18] <= \prog_5_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [19] <= \prog_5_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [20] <= \prog_5_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [21] <= \prog_5_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [22] <= \prog_5_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [23] <= \prog_5_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [24] <= \prog_5_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [25] <= \prog_5_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [26] <= \prog_5_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [27] <= \prog_5_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [28] <= \prog_5_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [29] <= \prog_5_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [30] <= \prog_5_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [31] <= \prog_5_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [32] <= \prog_5_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [33] <= \prog_5_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [34] <= \prog_5_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [35] <= \prog_5_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [36] <= \prog_5_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [37] <= \prog_5_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [38] <= \prog_5_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [39] <= \prog_5_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [40] <= \prog_5_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [41] <= \prog_5_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [42] <= \prog_5_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [43] <= \prog_5_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [44] <= \prog_5_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [45] <= \prog_5_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [46] <= \prog_5_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [47] <= \prog_5_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [48] <= \prog_5_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [49] <= \prog_5_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [50] <= \prog_5_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [51] <= \prog_5_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [52] <= \prog_5_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [53] <= \prog_5_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [54] <= \prog_5_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [55] <= \prog_5_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [56] <= \prog_5_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [57] <= \prog_5_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [58] <= \prog_5_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [59] <= \prog_5_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [60] <= \prog_5_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [61] <= \prog_5_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [62] <= \prog_5_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_4.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_4.data [63] <= \prog_5_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_0.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_4_0.out_reg [0] <= \cell_4_0.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_0.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_4_0.out_reg [1] <= \cell_4_0.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_0.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_4_0.out_reg [2] <= \cell_4_0.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_0.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_4_0.out_reg [3] <= \cell_4_0.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_1.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_4_1.out_reg [0] <= \cell_4_1.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_1.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_4_1.out_reg [1] <= \cell_4_1.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_1.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_4_1.out_reg [2] <= \cell_4_1.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_1.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_4_1.out_reg [3] <= \cell_4_1.f_right ;
  reg \cell_4_0.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_right_reg_reg[0]  <= \prog_4_0.data [48];
  assign \cell_4_0.program_right_reg [0] = \cell_4_0.program_right_reg_reg[0] ;
  reg \cell_4_0.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_right_reg_reg[1]  <= \prog_4_0.data [49];
  assign \cell_4_0.program_right_reg [1] = \cell_4_0.program_right_reg_reg[1] ;
  reg \cell_4_0.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_right_reg_reg[2]  <= \prog_4_0.data [50];
  assign \cell_4_0.program_right_reg [2] = \cell_4_0.program_right_reg_reg[2] ;
  reg \cell_4_0.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_right_reg_reg[3]  <= \prog_4_0.data [51];
  assign \cell_4_0.program_right_reg [3] = \cell_4_0.program_right_reg_reg[3] ;
  reg \cell_4_0.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_right_reg_reg[8]  <= \prog_4_0.data [56];
  assign \cell_4_0.program_right_reg [8] = \cell_4_0.program_right_reg_reg[8] ;
  reg \cell_4_0.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_right_reg_reg[9]  <= \prog_4_0.data [57];
  assign \cell_4_0.program_right_reg [9] = \cell_4_0.program_right_reg_reg[9] ;
  reg \cell_4_0.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_right_reg_reg[10]  <= \prog_4_0.data [58];
  assign \cell_4_0.program_right_reg [10] = \cell_4_0.program_right_reg_reg[10] ;
  reg \cell_4_0.program_right_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_0.program_right_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_4_0.program_right_reg_reg[11]  <= \prog_4_0.data [59];
  assign \cell_4_0.program_right_reg [11] = \cell_4_0.program_right_reg_reg[11] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [0] <= \prog_4_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [1] <= \prog_4_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [2] <= \prog_4_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [3] <= \prog_4_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [4] <= \prog_4_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [5] <= \prog_4_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [6] <= \prog_4_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [7] <= \prog_4_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [8] <= \prog_4_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [9] <= \prog_4_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [10] <= \prog_4_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [11] <= \prog_4_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [12] <= \prog_4_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [13] <= \prog_4_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [14] <= \prog_4_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_right_reg [15] <= \prog_4_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [0] <= \prog_4_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [1] <= \prog_4_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [2] <= \prog_4_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [3] <= \prog_4_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [4] <= \prog_4_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [5] <= \prog_4_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [6] <= \prog_4_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [7] <= \prog_4_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [8] <= \prog_4_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [9] <= \prog_4_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [10] <= \prog_4_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [11] <= \prog_4_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [12] <= \prog_4_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [13] <= \prog_4_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [14] <= \prog_4_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_left_reg [15] <= \prog_4_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [0] <= \prog_4_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [1] <= \prog_4_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [2] <= \prog_4_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [3] <= \prog_4_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [4] <= \prog_4_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [5] <= \prog_4_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [6] <= \prog_4_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [7] <= \prog_4_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [8] <= \prog_4_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [9] <= \prog_4_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [10] <= \prog_4_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [11] <= \prog_4_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [12] <= \prog_4_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [13] <= \prog_4_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [14] <= \prog_4_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_down_reg [15] <= \prog_4_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [0] <= \prog_4_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [1] <= \prog_4_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [2] <= \prog_4_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [3] <= \prog_4_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [4] <= \prog_4_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [5] <= \prog_4_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [6] <= \prog_4_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [7] <= \prog_4_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [8] <= \prog_4_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [9] <= \prog_4_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [10] <= \prog_4_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [11] <= \prog_4_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [12] <= \prog_4_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [13] <= \prog_4_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [14] <= \prog_4_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_1.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_1.program_up_reg [15] <= \prog_4_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_2.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_4_2.out_reg [0] <= \cell_4_2.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_2.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_4_2.out_reg [1] <= \cell_4_2.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_2.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_4_2.out_reg [2] <= \cell_4_2.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_2.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_4_2.out_reg [3] <= \cell_4_2.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [0] <= \prog_4_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [1] <= \prog_4_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [2] <= \prog_4_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [3] <= \prog_4_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [4] <= \prog_4_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [5] <= \prog_4_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [6] <= \prog_4_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [7] <= \prog_4_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [8] <= \prog_4_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [9] <= \prog_4_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [10] <= \prog_4_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [11] <= \prog_4_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [12] <= \prog_4_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [13] <= \prog_4_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [14] <= \prog_4_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_right_reg [15] <= \prog_4_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [0] <= \prog_4_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [1] <= \prog_4_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [2] <= \prog_4_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [3] <= \prog_4_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [4] <= \prog_4_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [5] <= \prog_4_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [6] <= \prog_4_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [7] <= \prog_4_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [8] <= \prog_4_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [9] <= \prog_4_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [10] <= \prog_4_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [11] <= \prog_4_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [12] <= \prog_4_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [13] <= \prog_4_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [14] <= \prog_4_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_left_reg [15] <= \prog_4_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [0] <= \prog_4_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [1] <= \prog_4_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [2] <= \prog_4_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [3] <= \prog_4_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [4] <= \prog_4_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [5] <= \prog_4_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [6] <= \prog_4_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [7] <= \prog_4_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [8] <= \prog_4_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [9] <= \prog_4_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [10] <= \prog_4_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [11] <= \prog_4_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [12] <= \prog_4_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [13] <= \prog_4_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [14] <= \prog_4_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_down_reg [15] <= \prog_4_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [0] <= \prog_4_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [1] <= \prog_4_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [2] <= \prog_4_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [3] <= \prog_4_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [4] <= \prog_4_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [5] <= \prog_4_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [6] <= \prog_4_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [7] <= \prog_4_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [8] <= \prog_4_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [9] <= \prog_4_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [10] <= \prog_4_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [11] <= \prog_4_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [12] <= \prog_4_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [13] <= \prog_4_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [14] <= \prog_4_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_2.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_2.program_up_reg [15] <= \prog_4_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [0] <= \prog_5_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [1] <= \prog_5_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [2] <= \prog_5_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [3] <= \prog_5_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [4] <= \prog_5_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [5] <= \prog_5_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [6] <= \prog_5_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [7] <= \prog_5_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [8] <= \prog_5_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [9] <= \prog_5_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [10] <= \prog_5_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [11] <= \prog_5_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [12] <= \prog_5_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [13] <= \prog_5_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [14] <= \prog_5_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [15] <= \prog_5_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [16] <= \prog_5_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [17] <= \prog_5_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [18] <= \prog_5_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [19] <= \prog_5_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [20] <= \prog_5_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [21] <= \prog_5_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [22] <= \prog_5_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [23] <= \prog_5_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [24] <= \prog_5_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [25] <= \prog_5_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [26] <= \prog_5_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [27] <= \prog_5_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [28] <= \prog_5_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [29] <= \prog_5_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [30] <= \prog_5_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [31] <= \prog_5_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [32] <= \prog_5_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [33] <= \prog_5_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [34] <= \prog_5_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [35] <= \prog_5_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [36] <= \prog_5_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [37] <= \prog_5_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [38] <= \prog_5_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [39] <= \prog_5_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [40] <= \prog_5_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [41] <= \prog_5_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [42] <= \prog_5_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [43] <= \prog_5_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [44] <= \prog_5_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [45] <= \prog_5_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [46] <= \prog_5_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [47] <= \prog_5_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [48] <= \prog_5_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [49] <= \prog_5_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [50] <= \prog_5_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [51] <= \prog_5_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [52] <= \prog_5_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [53] <= \prog_5_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [54] <= \prog_5_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [55] <= \prog_5_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [56] <= \prog_5_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [57] <= \prog_5_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [58] <= \prog_5_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [59] <= \prog_5_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [60] <= \prog_5_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [61] <= \prog_5_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [62] <= \prog_5_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_3.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_3.data [63] <= \prog_5_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_3.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_4_3.out_reg [0] <= \cell_4_3.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_3.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_4_3.out_reg [1] <= \cell_4_3.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_3.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_4_3.out_reg [2] <= \cell_4_3.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_3.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_4_3.out_reg [3] <= \cell_4_3.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [0] <= \prog_4_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [1] <= \prog_4_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [2] <= \prog_4_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [3] <= \prog_4_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [4] <= \prog_4_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [5] <= \prog_4_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [6] <= \prog_4_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [7] <= \prog_4_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [8] <= \prog_4_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [9] <= \prog_4_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [10] <= \prog_4_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [11] <= \prog_4_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [12] <= \prog_4_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [13] <= \prog_4_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [14] <= \prog_4_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_right_reg [15] <= \prog_4_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [0] <= \prog_4_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [1] <= \prog_4_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [2] <= \prog_4_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [3] <= \prog_4_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [4] <= \prog_4_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [5] <= \prog_4_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [6] <= \prog_4_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [7] <= \prog_4_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [8] <= \prog_4_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [9] <= \prog_4_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [10] <= \prog_4_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [11] <= \prog_4_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [12] <= \prog_4_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [13] <= \prog_4_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [14] <= \prog_4_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_left_reg [15] <= \prog_4_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [0] <= \prog_4_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [1] <= \prog_4_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [2] <= \prog_4_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [3] <= \prog_4_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [4] <= \prog_4_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [5] <= \prog_4_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [6] <= \prog_4_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [7] <= \prog_4_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [8] <= \prog_4_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [9] <= \prog_4_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [10] <= \prog_4_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [11] <= \prog_4_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [12] <= \prog_4_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [13] <= \prog_4_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [14] <= \prog_4_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_down_reg [15] <= \prog_4_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [0] <= \prog_4_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [1] <= \prog_4_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [2] <= \prog_4_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [3] <= \prog_4_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [4] <= \prog_4_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [5] <= \prog_4_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [6] <= \prog_4_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [7] <= \prog_4_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [8] <= \prog_4_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [9] <= \prog_4_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [10] <= \prog_4_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [11] <= \prog_4_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [12] <= \prog_4_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [13] <= \prog_4_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [14] <= \prog_4_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_3.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_3.program_up_reg [15] <= \prog_4_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [0] <= \prog_5_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [1] <= \prog_5_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [2] <= \prog_5_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [3] <= \prog_5_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [4] <= \prog_5_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [5] <= \prog_5_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [6] <= \prog_5_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [7] <= \prog_5_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [8] <= \prog_5_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [9] <= \prog_5_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [10] <= \prog_5_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [11] <= \prog_5_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [12] <= \prog_5_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [13] <= \prog_5_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [14] <= \prog_5_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [15] <= \prog_5_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [16] <= \prog_5_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [17] <= \prog_5_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [18] <= \prog_5_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [19] <= \prog_5_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [20] <= \prog_5_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [21] <= \prog_5_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [22] <= \prog_5_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [23] <= \prog_5_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [24] <= \prog_5_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [25] <= \prog_5_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [26] <= \prog_5_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [27] <= \prog_5_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [28] <= \prog_5_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [29] <= \prog_5_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [30] <= \prog_5_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [31] <= \prog_5_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [32] <= \prog_5_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [33] <= \prog_5_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [34] <= \prog_5_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [35] <= \prog_5_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [36] <= \prog_5_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [37] <= \prog_5_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [38] <= \prog_5_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [39] <= \prog_5_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [40] <= \prog_5_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [41] <= \prog_5_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [42] <= \prog_5_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [43] <= \prog_5_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [44] <= \prog_5_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [45] <= \prog_5_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [46] <= \prog_5_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [47] <= \prog_5_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [48] <= \prog_5_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [49] <= \prog_5_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [50] <= \prog_5_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [51] <= \prog_5_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [52] <= \prog_5_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [53] <= \prog_5_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [54] <= \prog_5_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [55] <= \prog_5_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [56] <= \prog_5_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [57] <= \prog_5_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [58] <= \prog_5_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [59] <= \prog_5_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [60] <= \prog_5_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [61] <= \prog_5_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [62] <= \prog_5_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_5_1.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_5_1.data [63] <= \prog_5_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_4.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_4_4.out_reg [0] <= \cell_4_4.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_4.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_4_4.out_reg [1] <= \cell_4_4.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_4.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_4_4.out_reg [2] <= \cell_4_4.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_4.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_4_4.out_reg [3] <= \cell_4_4.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [0] <= \prog_4_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [1] <= \prog_4_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [2] <= \prog_4_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [3] <= \prog_4_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [4] <= \prog_4_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [5] <= \prog_4_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [6] <= \prog_4_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [7] <= \prog_4_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [8] <= \prog_4_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [9] <= \prog_4_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [10] <= \prog_4_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [11] <= \prog_4_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [12] <= \prog_4_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [13] <= \prog_4_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [14] <= \prog_4_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_right_reg [15] <= \prog_4_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [0] <= \prog_4_7.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [1] <= \prog_4_7.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [2] <= \prog_4_7.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [3] <= \prog_4_7.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [4] <= \prog_4_7.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [5] <= \prog_4_7.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [6] <= \prog_4_7.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [7] <= \prog_4_7.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [8] <= \prog_4_7.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [9] <= \prog_4_7.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [10] <= \prog_4_7.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [11] <= \prog_4_7.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [12] <= \prog_4_7.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [13] <= \prog_4_7.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [14] <= \prog_4_7.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [15] <= \prog_4_7.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [16] <= \prog_4_7.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [17] <= \prog_4_7.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [18] <= \prog_4_7.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [19] <= \prog_4_7.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [20] <= \prog_4_7.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [21] <= \prog_4_7.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [22] <= \prog_4_7.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [23] <= \prog_4_7.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [24] <= \prog_4_7.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [25] <= \prog_4_7.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [26] <= \prog_4_7.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [27] <= \prog_4_7.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [28] <= \prog_4_7.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [29] <= \prog_4_7.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [30] <= \prog_4_7.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [31] <= \prog_4_7.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [32] <= \prog_4_7.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [33] <= \prog_4_7.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [34] <= \prog_4_7.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [35] <= \prog_4_7.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [36] <= \prog_4_7.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [37] <= \prog_4_7.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [38] <= \prog_4_7.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [39] <= \prog_4_7.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [40] <= \prog_4_7.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [41] <= \prog_4_7.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [42] <= \prog_4_7.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [43] <= \prog_4_7.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [44] <= \prog_4_7.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [45] <= \prog_4_7.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [46] <= \prog_4_7.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [47] <= \prog_4_7.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [48] <= \prog_4_7.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [49] <= \prog_4_7.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [50] <= \prog_4_7.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [51] <= \prog_4_7.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [52] <= \prog_4_7.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [53] <= \prog_4_7.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [54] <= \prog_4_7.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [55] <= \prog_4_7.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [56] <= \prog_4_7.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [57] <= \prog_4_7.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [58] <= \prog_4_7.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [59] <= \prog_4_7.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [60] <= \prog_4_7.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [61] <= \prog_4_7.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [62] <= \prog_4_7.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_7.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_7.data [63] <= \prog_4_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [0] <= \prog_4_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [1] <= \prog_4_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [2] <= \prog_4_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [3] <= \prog_4_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [4] <= \prog_4_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [5] <= \prog_4_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [6] <= \prog_4_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [7] <= \prog_4_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [8] <= \prog_4_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [9] <= \prog_4_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [10] <= \prog_4_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [11] <= \prog_4_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [12] <= \prog_4_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [13] <= \prog_4_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [14] <= \prog_4_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_left_reg [15] <= \prog_4_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [0] <= \prog_4_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [1] <= \prog_4_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [2] <= \prog_4_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [3] <= \prog_4_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [4] <= \prog_4_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [5] <= \prog_4_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [6] <= \prog_4_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [7] <= \prog_4_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [8] <= \prog_4_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [9] <= \prog_4_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [10] <= \prog_4_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [11] <= \prog_4_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [12] <= \prog_4_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [13] <= \prog_4_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [14] <= \prog_4_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_down_reg [15] <= \prog_4_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [0] <= \prog_4_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [1] <= \prog_4_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [2] <= \prog_4_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [3] <= \prog_4_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [4] <= \prog_4_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [5] <= \prog_4_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [6] <= \prog_4_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [7] <= \prog_4_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [8] <= \prog_4_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [9] <= \prog_4_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [10] <= \prog_4_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [11] <= \prog_4_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [12] <= \prog_4_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [13] <= \prog_4_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [14] <= \prog_4_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_4.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_4.program_up_reg [15] <= \prog_4_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [0] <= \prog_4_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [1] <= \prog_4_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [2] <= \prog_4_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [3] <= \prog_4_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [4] <= \prog_4_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [5] <= \prog_4_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [6] <= \prog_4_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [7] <= \prog_4_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [8] <= \prog_4_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [9] <= \prog_4_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [10] <= \prog_4_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [11] <= \prog_4_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [12] <= \prog_4_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [13] <= \prog_4_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [14] <= \prog_4_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_down_reg [15] <= \prog_4_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [0] <= \prog_4_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [1] <= \prog_4_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [2] <= \prog_4_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [3] <= \prog_4_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [4] <= \prog_4_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [5] <= \prog_4_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [6] <= \prog_4_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [7] <= \prog_4_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [8] <= \prog_4_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [9] <= \prog_4_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [10] <= \prog_4_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [11] <= \prog_4_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [12] <= \prog_4_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [13] <= \prog_4_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [14] <= \prog_4_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_5.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_4_5.program_up_reg [15] <= \prog_4_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [0] <= \prog_4_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [1] <= \prog_4_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [2] <= \prog_4_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [3] <= \prog_4_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [4] <= \prog_4_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [5] <= \prog_4_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [6] <= \prog_4_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [7] <= \prog_4_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [8] <= \prog_4_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [9] <= \prog_4_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [10] <= \prog_4_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [11] <= \prog_4_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [12] <= \prog_4_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [13] <= \prog_4_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [14] <= \prog_4_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [15] <= \prog_4_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [16] <= \prog_4_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [17] <= \prog_4_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [18] <= \prog_4_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [19] <= \prog_4_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [20] <= \prog_4_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [21] <= \prog_4_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [22] <= \prog_4_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [23] <= \prog_4_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [24] <= \prog_4_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [25] <= \prog_4_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [26] <= \prog_4_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [27] <= \prog_4_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [28] <= \prog_4_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [29] <= \prog_4_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [30] <= \prog_4_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [31] <= \prog_4_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [32] <= \prog_4_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [33] <= \prog_4_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [34] <= \prog_4_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [35] <= \prog_4_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [36] <= \prog_4_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [37] <= \prog_4_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [38] <= \prog_4_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [39] <= \prog_4_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [40] <= \prog_4_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [41] <= \prog_4_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [42] <= \prog_4_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [43] <= \prog_4_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [44] <= \prog_4_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [45] <= \prog_4_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [46] <= \prog_4_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [47] <= \prog_4_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [48] <= \prog_4_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [49] <= \prog_4_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [50] <= \prog_4_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [51] <= \prog_4_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [52] <= \prog_4_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [53] <= \prog_4_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [54] <= \prog_4_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [55] <= \prog_4_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [56] <= \prog_4_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [57] <= \prog_4_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [58] <= \prog_4_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [59] <= \prog_4_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [60] <= \prog_4_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [61] <= \prog_4_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [62] <= \prog_4_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_6.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_6.data [63] <= \prog_4_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [0] <= \prog_4_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [1] <= \prog_4_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [2] <= \prog_4_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [3] <= \prog_4_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [4] <= \prog_4_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [5] <= \prog_4_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [6] <= \prog_4_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [7] <= \prog_4_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [8] <= \prog_4_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [9] <= \prog_4_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [10] <= \prog_4_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [11] <= \prog_4_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [12] <= \prog_4_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [13] <= \prog_4_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [14] <= \prog_4_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [15] <= \prog_4_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [16] <= \prog_4_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [17] <= \prog_4_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [18] <= \prog_4_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [19] <= \prog_4_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [20] <= \prog_4_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [21] <= \prog_4_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [22] <= \prog_4_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [23] <= \prog_4_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [24] <= \prog_4_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [25] <= \prog_4_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [26] <= \prog_4_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [27] <= \prog_4_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [28] <= \prog_4_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [29] <= \prog_4_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [30] <= \prog_4_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [31] <= \prog_4_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [32] <= \prog_4_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [33] <= \prog_4_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [34] <= \prog_4_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [35] <= \prog_4_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [36] <= \prog_4_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [37] <= \prog_4_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [38] <= \prog_4_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [39] <= \prog_4_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [40] <= \prog_4_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [41] <= \prog_4_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [42] <= \prog_4_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [43] <= \prog_4_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [44] <= \prog_4_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [45] <= \prog_4_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [46] <= \prog_4_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [47] <= \prog_4_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [48] <= \prog_4_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [49] <= \prog_4_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [50] <= \prog_4_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [51] <= \prog_4_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [52] <= \prog_4_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [53] <= \prog_4_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [54] <= \prog_4_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [55] <= \prog_4_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [56] <= \prog_4_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [57] <= \prog_4_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [58] <= \prog_4_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [59] <= \prog_4_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [60] <= \prog_4_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [61] <= \prog_4_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [62] <= \prog_4_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_4.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_4.data [63] <= \prog_4_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_6.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_4_6.out_reg [0] <= \cell_4_6.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_6.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_4_6.out_reg [1] <= \cell_4_6.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_6.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_4_6.out_reg [2] <= \cell_4_6.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_6.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_4_6.out_reg [3] <= \cell_4_6.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_7.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_4_7.out_reg [0] <= \cell_4_7.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_7.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_4_7.out_reg [1] <= \cell_4_7.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_7.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_4_7.out_reg [2] <= \cell_4_7.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_4_7.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_4_7.out_reg [3] <= \cell_4_7.f_right ;
  reg \cell_4_7.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_right_reg_reg[0]  <= \prog_4_7.data [48];
  assign \cell_4_7.program_right_reg [0] = \cell_4_7.program_right_reg_reg[0] ;
  reg \cell_4_7.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_right_reg_reg[1]  <= \prog_4_7.data [49];
  assign \cell_4_7.program_right_reg [1] = \cell_4_7.program_right_reg_reg[1] ;
  reg \cell_4_7.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_right_reg_reg[2]  <= \prog_4_7.data [50];
  assign \cell_4_7.program_right_reg [2] = \cell_4_7.program_right_reg_reg[2] ;
  reg \cell_4_7.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_right_reg_reg[3]  <= \prog_4_7.data [51];
  assign \cell_4_7.program_right_reg [3] = \cell_4_7.program_right_reg_reg[3] ;
  reg \cell_4_7.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_right_reg_reg[4]  <= \prog_4_7.data [52];
  assign \cell_4_7.program_right_reg [4] = \cell_4_7.program_right_reg_reg[4] ;
  reg \cell_4_7.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_right_reg_reg[5]  <= \prog_4_7.data [53];
  assign \cell_4_7.program_right_reg [5] = \cell_4_7.program_right_reg_reg[5] ;
  reg \cell_4_7.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_right_reg_reg[6]  <= \prog_4_7.data [54];
  assign \cell_4_7.program_right_reg [6] = \cell_4_7.program_right_reg_reg[6] ;
  reg \cell_4_7.program_right_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_right_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_right_reg_reg[7]  <= \prog_4_7.data [55];
  assign \cell_4_7.program_right_reg [7] = \cell_4_7.program_right_reg_reg[7] ;
  reg \cell_4_7.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_left_reg_reg[0]  <= \prog_4_7.data [32];
  assign \cell_4_7.program_left_reg [0] = \cell_4_7.program_left_reg_reg[0] ;
  reg \cell_4_7.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_left_reg_reg[1]  <= \prog_4_7.data [33];
  assign \cell_4_7.program_left_reg [1] = \cell_4_7.program_left_reg_reg[1] ;
  reg \cell_4_7.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_left_reg_reg[2]  <= \prog_4_7.data [34];
  assign \cell_4_7.program_left_reg [2] = \cell_4_7.program_left_reg_reg[2] ;
  reg \cell_4_7.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_left_reg_reg[3]  <= \prog_4_7.data [35];
  assign \cell_4_7.program_left_reg [3] = \cell_4_7.program_left_reg_reg[3] ;
  reg \cell_4_7.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_left_reg_reg[4]  <= \prog_4_7.data [36];
  assign \cell_4_7.program_left_reg [4] = \cell_4_7.program_left_reg_reg[4] ;
  reg \cell_4_7.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_left_reg_reg[5]  <= \prog_4_7.data [37];
  assign \cell_4_7.program_left_reg [5] = \cell_4_7.program_left_reg_reg[5] ;
  reg \cell_4_7.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_left_reg_reg[6]  <= \prog_4_7.data [38];
  assign \cell_4_7.program_left_reg [6] = \cell_4_7.program_left_reg_reg[6] ;
  reg \cell_4_7.program_left_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_left_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_left_reg_reg[7]  <= \prog_4_7.data [39];
  assign \cell_4_7.program_left_reg [7] = \cell_4_7.program_left_reg_reg[7] ;
  reg \cell_4_7.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_down_reg_reg[0]  <= \prog_4_7.data [16];
  assign \cell_4_7.program_down_reg [0] = \cell_4_7.program_down_reg_reg[0] ;
  reg \cell_4_7.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_down_reg_reg[1]  <= \prog_4_7.data [17];
  assign \cell_4_7.program_down_reg [1] = \cell_4_7.program_down_reg_reg[1] ;
  reg \cell_4_7.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_down_reg_reg[2]  <= \prog_4_7.data [18];
  assign \cell_4_7.program_down_reg [2] = \cell_4_7.program_down_reg_reg[2] ;
  reg \cell_4_7.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_down_reg_reg[3]  <= \prog_4_7.data [19];
  assign \cell_4_7.program_down_reg [3] = \cell_4_7.program_down_reg_reg[3] ;
  reg \cell_4_7.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_down_reg_reg[4]  <= \prog_4_7.data [20];
  assign \cell_4_7.program_down_reg [4] = \cell_4_7.program_down_reg_reg[4] ;
  reg \cell_4_7.program_down_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_down_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_down_reg_reg[5]  <= \prog_4_7.data [21];
  assign \cell_4_7.program_down_reg [5] = \cell_4_7.program_down_reg_reg[5] ;
  reg \cell_4_7.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_down_reg_reg[6]  <= \prog_4_7.data [22];
  assign \cell_4_7.program_down_reg [6] = \cell_4_7.program_down_reg_reg[6] ;
  reg \cell_4_7.program_down_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_down_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_down_reg_reg[7]  <= \prog_4_7.data [23];
  assign \cell_4_7.program_down_reg [7] = \cell_4_7.program_down_reg_reg[7] ;
  reg \cell_4_7.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_up_reg_reg[0]  <= \prog_4_7.data [0];
  assign \cell_4_7.program_up_reg [0] = \cell_4_7.program_up_reg_reg[0] ;
  reg \cell_4_7.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_up_reg_reg[1]  <= \prog_4_7.data [1];
  assign \cell_4_7.program_up_reg [1] = \cell_4_7.program_up_reg_reg[1] ;
  reg \cell_4_7.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_up_reg_reg[2]  <= \prog_4_7.data [2];
  assign \cell_4_7.program_up_reg [2] = \cell_4_7.program_up_reg_reg[2] ;
  reg \cell_4_7.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_up_reg_reg[3]  <= \prog_4_7.data [3];
  assign \cell_4_7.program_up_reg [3] = \cell_4_7.program_up_reg_reg[3] ;
  reg \cell_4_7.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_up_reg_reg[4]  <= \prog_4_7.data [4];
  assign \cell_4_7.program_up_reg [4] = \cell_4_7.program_up_reg_reg[4] ;
  reg \cell_4_7.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_up_reg_reg[5]  <= \prog_4_7.data [5];
  assign \cell_4_7.program_up_reg [5] = \cell_4_7.program_up_reg_reg[5] ;
  reg \cell_4_7.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_up_reg_reg[6]  <= \prog_4_7.data [6];
  assign \cell_4_7.program_up_reg [6] = \cell_4_7.program_up_reg_reg[6] ;
  reg \cell_4_7.program_up_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_4_7.program_up_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_4_7.program_up_reg_reg[7]  <= \prog_4_7.data [7];
  assign \cell_4_7.program_up_reg [7] = \cell_4_7.program_up_reg_reg[7] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [0] <= \prog_4_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [1] <= \prog_4_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [2] <= \prog_4_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [3] <= \prog_4_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [4] <= \prog_4_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [5] <= \prog_4_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [6] <= \prog_4_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [7] <= \prog_4_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [8] <= \prog_4_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [9] <= \prog_4_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [10] <= \prog_4_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [11] <= \prog_4_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [12] <= \prog_4_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [13] <= \prog_4_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [14] <= \prog_4_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [15] <= \prog_4_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [16] <= \prog_4_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [17] <= \prog_4_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [18] <= \prog_4_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [19] <= \prog_4_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [20] <= \prog_4_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [21] <= \prog_4_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [22] <= \prog_4_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [23] <= \prog_4_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [24] <= \prog_4_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [25] <= \prog_4_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [26] <= \prog_4_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [27] <= \prog_4_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [28] <= \prog_4_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [29] <= \prog_4_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [30] <= \prog_4_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [31] <= \prog_4_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [32] <= \prog_4_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [33] <= \prog_4_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [34] <= \prog_4_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [35] <= \prog_4_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [36] <= \prog_4_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [37] <= \prog_4_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [38] <= \prog_4_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [39] <= \prog_4_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [40] <= \prog_4_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [41] <= \prog_4_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [42] <= \prog_4_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [43] <= \prog_4_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [44] <= \prog_4_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [45] <= \prog_4_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [46] <= \prog_4_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [47] <= \prog_4_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [48] <= \prog_4_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [49] <= \prog_4_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [50] <= \prog_4_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [51] <= \prog_4_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [52] <= \prog_4_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [53] <= \prog_4_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [54] <= \prog_4_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [55] <= \prog_4_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [56] <= \prog_4_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [57] <= \prog_4_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [58] <= \prog_4_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [59] <= \prog_4_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [60] <= \prog_4_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [61] <= \prog_4_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [62] <= \prog_4_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_2.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_2.data [63] <= \prog_4_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_0.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_5_0.out_reg [0] <= \cell_5_0.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_0.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_5_0.out_reg [1] <= \cell_5_0.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_0.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_5_0.out_reg [2] <= \cell_5_0.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_0.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_5_0.out_reg [3] <= \cell_5_0.f_right ;
  reg \cell_5_0.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_right_reg_reg[0]  <= \prog_5_0.data [48];
  assign \cell_5_0.program_right_reg [0] = \cell_5_0.program_right_reg_reg[0] ;
  reg \cell_5_0.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_right_reg_reg[1]  <= \prog_5_0.data [49];
  assign \cell_5_0.program_right_reg [1] = \cell_5_0.program_right_reg_reg[1] ;
  reg \cell_5_0.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_right_reg_reg[2]  <= \prog_5_0.data [50];
  assign \cell_5_0.program_right_reg [2] = \cell_5_0.program_right_reg_reg[2] ;
  reg \cell_5_0.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_right_reg_reg[3]  <= \prog_5_0.data [51];
  assign \cell_5_0.program_right_reg [3] = \cell_5_0.program_right_reg_reg[3] ;
  reg \cell_5_0.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_right_reg_reg[8]  <= \prog_5_0.data [56];
  assign \cell_5_0.program_right_reg [8] = \cell_5_0.program_right_reg_reg[8] ;
  reg \cell_5_0.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_right_reg_reg[9]  <= \prog_5_0.data [57];
  assign \cell_5_0.program_right_reg [9] = \cell_5_0.program_right_reg_reg[9] ;
  reg \cell_5_0.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_right_reg_reg[10]  <= \prog_5_0.data [58];
  assign \cell_5_0.program_right_reg [10] = \cell_5_0.program_right_reg_reg[10] ;
  reg \cell_5_0.program_right_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_right_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_right_reg_reg[11]  <= \prog_5_0.data [59];
  assign \cell_5_0.program_right_reg [11] = \cell_5_0.program_right_reg_reg[11] ;
  reg \cell_5_0.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_left_reg_reg[0]  <= \prog_5_0.data [32];
  assign \cell_5_0.program_left_reg [0] = \cell_5_0.program_left_reg_reg[0] ;
  reg \cell_5_0.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_left_reg_reg[1]  <= \prog_5_0.data [33];
  assign \cell_5_0.program_left_reg [1] = \cell_5_0.program_left_reg_reg[1] ;
  reg \cell_5_0.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_left_reg_reg[2]  <= \prog_5_0.data [34];
  assign \cell_5_0.program_left_reg [2] = \cell_5_0.program_left_reg_reg[2] ;
  reg \cell_5_0.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_left_reg_reg[3]  <= \prog_5_0.data [35];
  assign \cell_5_0.program_left_reg [3] = \cell_5_0.program_left_reg_reg[3] ;
  reg \cell_5_0.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_left_reg_reg[8]  <= \prog_5_0.data [40];
  assign \cell_5_0.program_left_reg [8] = \cell_5_0.program_left_reg_reg[8] ;
  reg \cell_5_0.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_left_reg_reg[9]  <= \prog_5_0.data [41];
  assign \cell_5_0.program_left_reg [9] = \cell_5_0.program_left_reg_reg[9] ;
  reg \cell_5_0.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_left_reg_reg[10]  <= \prog_5_0.data [42];
  assign \cell_5_0.program_left_reg [10] = \cell_5_0.program_left_reg_reg[10] ;
  reg \cell_5_0.program_left_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_left_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_left_reg_reg[11]  <= \prog_5_0.data [43];
  assign \cell_5_0.program_left_reg [11] = \cell_5_0.program_left_reg_reg[11] ;
  reg \cell_5_0.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_down_reg_reg[0]  <= \prog_5_0.data [16];
  assign \cell_5_0.program_down_reg [0] = \cell_5_0.program_down_reg_reg[0] ;
  reg \cell_5_0.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_down_reg_reg[1]  <= \prog_5_0.data [17];
  assign \cell_5_0.program_down_reg [1] = \cell_5_0.program_down_reg_reg[1] ;
  reg \cell_5_0.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_down_reg_reg[2]  <= \prog_5_0.data [18];
  assign \cell_5_0.program_down_reg [2] = \cell_5_0.program_down_reg_reg[2] ;
  reg \cell_5_0.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_down_reg_reg[3]  <= \prog_5_0.data [19];
  assign \cell_5_0.program_down_reg [3] = \cell_5_0.program_down_reg_reg[3] ;
  reg \cell_5_0.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_down_reg_reg[8]  <= \prog_5_0.data [24];
  assign \cell_5_0.program_down_reg [8] = \cell_5_0.program_down_reg_reg[8] ;
  reg \cell_5_0.program_down_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_down_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_down_reg_reg[9]  <= \prog_5_0.data [25];
  assign \cell_5_0.program_down_reg [9] = \cell_5_0.program_down_reg_reg[9] ;
  reg \cell_5_0.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_down_reg_reg[10]  <= \prog_5_0.data [26];
  assign \cell_5_0.program_down_reg [10] = \cell_5_0.program_down_reg_reg[10] ;
  reg \cell_5_0.program_down_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_down_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_down_reg_reg[11]  <= \prog_5_0.data [27];
  assign \cell_5_0.program_down_reg [11] = \cell_5_0.program_down_reg_reg[11] ;
  reg \cell_5_0.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_up_reg_reg[0]  <= \prog_5_0.data [0];
  assign \cell_5_0.program_up_reg [0] = \cell_5_0.program_up_reg_reg[0] ;
  reg \cell_5_0.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_up_reg_reg[1]  <= \prog_5_0.data [1];
  assign \cell_5_0.program_up_reg [1] = \cell_5_0.program_up_reg_reg[1] ;
  reg \cell_5_0.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_up_reg_reg[2]  <= \prog_5_0.data [2];
  assign \cell_5_0.program_up_reg [2] = \cell_5_0.program_up_reg_reg[2] ;
  reg \cell_5_0.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_up_reg_reg[3]  <= \prog_5_0.data [3];
  assign \cell_5_0.program_up_reg [3] = \cell_5_0.program_up_reg_reg[3] ;
  reg \cell_5_0.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_up_reg_reg[8]  <= \prog_5_0.data [8];
  assign \cell_5_0.program_up_reg [8] = \cell_5_0.program_up_reg_reg[8] ;
  reg \cell_5_0.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_up_reg_reg[9]  <= \prog_5_0.data [9];
  assign \cell_5_0.program_up_reg [9] = \cell_5_0.program_up_reg_reg[9] ;
  reg \cell_5_0.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_up_reg_reg[10]  <= \prog_5_0.data [10];
  assign \cell_5_0.program_up_reg [10] = \cell_5_0.program_up_reg_reg[10] ;
  reg \cell_5_0.program_up_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_0.program_up_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_5_0.program_up_reg_reg[11]  <= \prog_5_0.data [11];
  assign \cell_5_0.program_up_reg [11] = \cell_5_0.program_up_reg_reg[11] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_1.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_5_1.out_reg [0] <= \cell_5_1.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_1.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_5_1.out_reg [1] <= \cell_5_1.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_1.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_5_1.out_reg [2] <= \cell_5_1.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_1.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_5_1.out_reg [3] <= \cell_5_1.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [0] <= \prog_5_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [1] <= \prog_5_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [2] <= \prog_5_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [3] <= \prog_5_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [4] <= \prog_5_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [5] <= \prog_5_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [6] <= \prog_5_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [7] <= \prog_5_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [8] <= \prog_5_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [9] <= \prog_5_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [10] <= \prog_5_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [11] <= \prog_5_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [12] <= \prog_5_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [13] <= \prog_5_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [14] <= \prog_5_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_right_reg [15] <= \prog_5_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [0] <= \prog_5_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [1] <= \prog_5_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [2] <= \prog_5_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [3] <= \prog_5_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [4] <= \prog_5_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [5] <= \prog_5_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [6] <= \prog_5_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [7] <= \prog_5_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [8] <= \prog_5_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [9] <= \prog_5_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [10] <= \prog_5_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [11] <= \prog_5_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [12] <= \prog_5_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [13] <= \prog_5_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [14] <= \prog_5_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_left_reg [15] <= \prog_5_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [0] <= \prog_5_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [1] <= \prog_5_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [2] <= \prog_5_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [3] <= \prog_5_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [4] <= \prog_5_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [5] <= \prog_5_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [6] <= \prog_5_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [7] <= \prog_5_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [8] <= \prog_5_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [9] <= \prog_5_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [10] <= \prog_5_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [11] <= \prog_5_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [12] <= \prog_5_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [13] <= \prog_5_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [14] <= \prog_5_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_down_reg [15] <= \prog_5_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [0] <= \prog_5_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [1] <= \prog_5_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [2] <= \prog_5_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [3] <= \prog_5_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [4] <= \prog_5_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [5] <= \prog_5_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [6] <= \prog_5_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [7] <= \prog_5_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [8] <= \prog_5_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [9] <= \prog_5_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [10] <= \prog_5_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [11] <= \prog_5_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [12] <= \prog_5_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [13] <= \prog_5_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [14] <= \prog_5_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_1.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_1.program_up_reg [15] <= \prog_5_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [0] <= \prog_4_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [1] <= \prog_4_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [2] <= \prog_4_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [3] <= \prog_4_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [4] <= \prog_4_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [5] <= \prog_4_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [6] <= \prog_4_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [7] <= \prog_4_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [8] <= \prog_4_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [9] <= \prog_4_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [10] <= \prog_4_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [11] <= \prog_4_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [12] <= \prog_4_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [13] <= \prog_4_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [14] <= \prog_4_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [15] <= \prog_4_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [16] <= \prog_4_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [17] <= \prog_4_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [18] <= \prog_4_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [19] <= \prog_4_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [20] <= \prog_4_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [21] <= \prog_4_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [22] <= \prog_4_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [23] <= \prog_4_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [24] <= \prog_4_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [25] <= \prog_4_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [26] <= \prog_4_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [27] <= \prog_4_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [28] <= \prog_4_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [29] <= \prog_4_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [30] <= \prog_4_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [31] <= \prog_4_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [32] <= \prog_4_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [33] <= \prog_4_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [34] <= \prog_4_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [35] <= \prog_4_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [36] <= \prog_4_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [37] <= \prog_4_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [38] <= \prog_4_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [39] <= \prog_4_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [40] <= \prog_4_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [41] <= \prog_4_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [42] <= \prog_4_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [43] <= \prog_4_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [44] <= \prog_4_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [45] <= \prog_4_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [46] <= \prog_4_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [47] <= \prog_4_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [48] <= \prog_4_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [49] <= \prog_4_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [50] <= \prog_4_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [51] <= \prog_4_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [52] <= \prog_4_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [53] <= \prog_4_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [54] <= \prog_4_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [55] <= \prog_4_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [56] <= \prog_4_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [57] <= \prog_4_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [58] <= \prog_4_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [59] <= \prog_4_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [60] <= \prog_4_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [61] <= \prog_4_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [62] <= \prog_4_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_4_1.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_4_1.data [63] <= \prog_4_0.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_2.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_5_2.out_reg [0] <= \cell_5_2.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_2.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_5_2.out_reg [1] <= \cell_5_2.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_2.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_5_2.out_reg [2] <= \cell_5_2.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_2.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_5_2.out_reg [3] <= \cell_5_2.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [0] <= \prog_5_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [1] <= \prog_5_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [2] <= \prog_5_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [3] <= \prog_5_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [4] <= \prog_5_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [5] <= \prog_5_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [6] <= \prog_5_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [7] <= \prog_5_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [8] <= \prog_5_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [9] <= \prog_5_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [10] <= \prog_5_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [11] <= \prog_5_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [12] <= \prog_5_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [13] <= \prog_5_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [14] <= \prog_5_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_right_reg [15] <= \prog_5_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [0] <= \prog_5_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [1] <= \prog_5_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [2] <= \prog_5_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [3] <= \prog_5_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [4] <= \prog_5_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [5] <= \prog_5_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [6] <= \prog_5_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [7] <= \prog_5_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [8] <= \prog_5_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [9] <= \prog_5_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [10] <= \prog_5_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [11] <= \prog_5_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [12] <= \prog_5_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [13] <= \prog_5_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [14] <= \prog_5_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_left_reg [15] <= \prog_5_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [0] <= \prog_5_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [1] <= \prog_5_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [2] <= \prog_5_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [3] <= \prog_5_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [4] <= \prog_5_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [5] <= \prog_5_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [6] <= \prog_5_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [7] <= \prog_5_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [8] <= \prog_5_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [9] <= \prog_5_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [10] <= \prog_5_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [11] <= \prog_5_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [12] <= \prog_5_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [13] <= \prog_5_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [14] <= \prog_5_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_down_reg [15] <= \prog_5_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [0] <= \prog_5_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [1] <= \prog_5_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [2] <= \prog_5_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [3] <= \prog_5_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [4] <= \prog_5_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [5] <= \prog_5_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [6] <= \prog_5_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [7] <= \prog_5_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [8] <= \prog_5_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [9] <= \prog_5_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [10] <= \prog_5_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [11] <= \prog_5_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [12] <= \prog_5_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [13] <= \prog_5_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [14] <= \prog_5_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_2.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_2.program_up_reg [15] <= \prog_5_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [0] <= \prog_3_7.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [1] <= \prog_3_7.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [2] <= \prog_3_7.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [3] <= \prog_3_7.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [4] <= \prog_3_7.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [5] <= \prog_3_7.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [6] <= \prog_3_7.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [7] <= \prog_3_7.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [8] <= \prog_3_7.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [9] <= \prog_3_7.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [10] <= \prog_3_7.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [11] <= \prog_3_7.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [12] <= \prog_3_7.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [13] <= \prog_3_7.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [14] <= \prog_3_7.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [15] <= \prog_3_7.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [16] <= \prog_3_7.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [17] <= \prog_3_7.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [18] <= \prog_3_7.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [19] <= \prog_3_7.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [20] <= \prog_3_7.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [21] <= \prog_3_7.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [22] <= \prog_3_7.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [23] <= \prog_3_7.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [24] <= \prog_3_7.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [25] <= \prog_3_7.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [26] <= \prog_3_7.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [27] <= \prog_3_7.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [28] <= \prog_3_7.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [29] <= \prog_3_7.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [30] <= \prog_3_7.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [31] <= \prog_3_7.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [32] <= \prog_3_7.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [33] <= \prog_3_7.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [34] <= \prog_3_7.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [35] <= \prog_3_7.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [36] <= \prog_3_7.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [37] <= \prog_3_7.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [38] <= \prog_3_7.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [39] <= \prog_3_7.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [40] <= \prog_3_7.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [41] <= \prog_3_7.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [42] <= \prog_3_7.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [43] <= \prog_3_7.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [44] <= \prog_3_7.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [45] <= \prog_3_7.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [46] <= \prog_3_7.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [47] <= \prog_3_7.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [48] <= \prog_3_7.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [49] <= \prog_3_7.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [50] <= \prog_3_7.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [51] <= \prog_3_7.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [52] <= \prog_3_7.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [53] <= \prog_3_7.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [54] <= \prog_3_7.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [55] <= \prog_3_7.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [56] <= \prog_3_7.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [57] <= \prog_3_7.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [58] <= \prog_3_7.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [59] <= \prog_3_7.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [60] <= \prog_3_7.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [61] <= \prog_3_7.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [62] <= \prog_3_7.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_7.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_7.data [63] <= \prog_2_7.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [0] <= \prog_5_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [1] <= \prog_5_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [2] <= \prog_5_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [3] <= \prog_5_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [4] <= \prog_5_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [5] <= \prog_5_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [6] <= \prog_5_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [7] <= \prog_5_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [8] <= \prog_5_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [9] <= \prog_5_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [10] <= \prog_5_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [11] <= \prog_5_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [12] <= \prog_5_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [13] <= \prog_5_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [14] <= \prog_5_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_right_reg [15] <= \prog_5_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [0] <= \prog_5_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [1] <= \prog_5_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [2] <= \prog_5_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [3] <= \prog_5_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [4] <= \prog_5_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [5] <= \prog_5_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [6] <= \prog_5_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [7] <= \prog_5_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [8] <= \prog_5_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [9] <= \prog_5_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [10] <= \prog_5_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [11] <= \prog_5_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [12] <= \prog_5_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [13] <= \prog_5_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [14] <= \prog_5_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_left_reg [15] <= \prog_5_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [0] <= \prog_5_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [1] <= \prog_5_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [2] <= \prog_5_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [3] <= \prog_5_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [4] <= \prog_5_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [5] <= \prog_5_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [6] <= \prog_5_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [7] <= \prog_5_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [8] <= \prog_5_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [9] <= \prog_5_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [10] <= \prog_5_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [11] <= \prog_5_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [12] <= \prog_5_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [13] <= \prog_5_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [14] <= \prog_5_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_down_reg [15] <= \prog_5_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [0] <= \prog_5_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [1] <= \prog_5_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [2] <= \prog_5_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [3] <= \prog_5_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [4] <= \prog_5_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [5] <= \prog_5_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [6] <= \prog_5_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [7] <= \prog_5_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [8] <= \prog_5_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [9] <= \prog_5_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [10] <= \prog_5_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [11] <= \prog_5_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [12] <= \prog_5_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [13] <= \prog_5_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [14] <= \prog_5_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_3.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_3.program_up_reg [15] <= \prog_5_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [0] <= \prog_3_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [1] <= \prog_3_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [2] <= \prog_3_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [3] <= \prog_3_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [4] <= \prog_3_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [5] <= \prog_3_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [6] <= \prog_3_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [7] <= \prog_3_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [8] <= \prog_3_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [9] <= \prog_3_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [10] <= \prog_3_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [11] <= \prog_3_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [12] <= \prog_3_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [13] <= \prog_3_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [14] <= \prog_3_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [15] <= \prog_3_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [16] <= \prog_3_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [17] <= \prog_3_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [18] <= \prog_3_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [19] <= \prog_3_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [20] <= \prog_3_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [21] <= \prog_3_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [22] <= \prog_3_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [23] <= \prog_3_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [24] <= \prog_3_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [25] <= \prog_3_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [26] <= \prog_3_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [27] <= \prog_3_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [28] <= \prog_3_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [29] <= \prog_3_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [30] <= \prog_3_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [31] <= \prog_3_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [32] <= \prog_3_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [33] <= \prog_3_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [34] <= \prog_3_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [35] <= \prog_3_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [36] <= \prog_3_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [37] <= \prog_3_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [38] <= \prog_3_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [39] <= \prog_3_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [40] <= \prog_3_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [41] <= \prog_3_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [42] <= \prog_3_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [43] <= \prog_3_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [44] <= \prog_3_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [45] <= \prog_3_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [46] <= \prog_3_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [47] <= \prog_3_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [48] <= \prog_3_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [49] <= \prog_3_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [50] <= \prog_3_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [51] <= \prog_3_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [52] <= \prog_3_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [53] <= \prog_3_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [54] <= \prog_3_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [55] <= \prog_3_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [56] <= \prog_3_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [57] <= \prog_3_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [58] <= \prog_3_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [59] <= \prog_3_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [60] <= \prog_3_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [61] <= \prog_3_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [62] <= \prog_3_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_5.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_5.data [63] <= \prog_3_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_5.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_5_5.out_reg [0] <= \cell_5_5.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_5.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_5_5.out_reg [1] <= \cell_5_5.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_5.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_5_5.out_reg [2] <= \cell_5_5.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_5.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_5_5.out_reg [3] <= \cell_5_5.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [0] <= \prog_5_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [1] <= \prog_5_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [2] <= \prog_5_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [3] <= \prog_5_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [4] <= \prog_5_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [5] <= \prog_5_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [6] <= \prog_5_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [7] <= \prog_5_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [8] <= \prog_5_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [9] <= \prog_5_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [10] <= \prog_5_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [11] <= \prog_5_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [12] <= \prog_5_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [13] <= \prog_5_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [14] <= \prog_5_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_right_reg [15] <= \prog_5_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [0] <= \prog_5_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [1] <= \prog_5_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [2] <= \prog_5_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [3] <= \prog_5_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [4] <= \prog_5_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [5] <= \prog_5_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [6] <= \prog_5_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [7] <= \prog_5_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [8] <= \prog_5_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [9] <= \prog_5_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [10] <= \prog_5_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [11] <= \prog_5_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [12] <= \prog_5_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [13] <= \prog_5_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [14] <= \prog_5_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_left_reg [15] <= \prog_5_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [0] <= \prog_3_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [1] <= \prog_3_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [2] <= \prog_3_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [3] <= \prog_3_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [4] <= \prog_3_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [5] <= \prog_3_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [6] <= \prog_3_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [7] <= \prog_3_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [8] <= \prog_3_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [9] <= \prog_3_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [10] <= \prog_3_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [11] <= \prog_3_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [12] <= \prog_3_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [13] <= \prog_3_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [14] <= \prog_3_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [15] <= \prog_3_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [16] <= \prog_3_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [17] <= \prog_3_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [18] <= \prog_3_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [19] <= \prog_3_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [20] <= \prog_3_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [21] <= \prog_3_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [22] <= \prog_3_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [23] <= \prog_3_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [24] <= \prog_3_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [25] <= \prog_3_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [26] <= \prog_3_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [27] <= \prog_3_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [28] <= \prog_3_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [29] <= \prog_3_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [30] <= \prog_3_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [31] <= \prog_3_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [32] <= \prog_3_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [33] <= \prog_3_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [34] <= \prog_3_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [35] <= \prog_3_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [36] <= \prog_3_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [37] <= \prog_3_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [38] <= \prog_3_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [39] <= \prog_3_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [40] <= \prog_3_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [41] <= \prog_3_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [42] <= \prog_3_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [43] <= \prog_3_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [44] <= \prog_3_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [45] <= \prog_3_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [46] <= \prog_3_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [47] <= \prog_3_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [48] <= \prog_3_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [49] <= \prog_3_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [50] <= \prog_3_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [51] <= \prog_3_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [52] <= \prog_3_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [53] <= \prog_3_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [54] <= \prog_3_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [55] <= \prog_3_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [56] <= \prog_3_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [57] <= \prog_3_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [58] <= \prog_3_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [59] <= \prog_3_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [60] <= \prog_3_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [61] <= \prog_3_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [62] <= \prog_3_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_4.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_4.data [63] <= \prog_3_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [0] <= \prog_5_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [1] <= \prog_5_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [2] <= \prog_5_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [3] <= \prog_5_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [4] <= \prog_5_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [5] <= \prog_5_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [6] <= \prog_5_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [7] <= \prog_5_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [8] <= \prog_5_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [9] <= \prog_5_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [10] <= \prog_5_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [11] <= \prog_5_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [12] <= \prog_5_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [13] <= \prog_5_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [14] <= \prog_5_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_down_reg [15] <= \prog_5_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [0] <= \prog_5_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [1] <= \prog_5_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [2] <= \prog_5_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [3] <= \prog_5_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [4] <= \prog_5_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [5] <= \prog_5_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [6] <= \prog_5_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [7] <= \prog_5_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [8] <= \prog_5_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [9] <= \prog_5_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [10] <= \prog_5_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [11] <= \prog_5_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [12] <= \prog_5_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [13] <= \prog_5_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [14] <= \prog_5_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_5.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_5.program_up_reg [15] <= \prog_5_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [0] <= \prog_3_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [1] <= \prog_3_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [2] <= \prog_3_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [3] <= \prog_3_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [4] <= \prog_3_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [5] <= \prog_3_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [6] <= \prog_3_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [7] <= \prog_3_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [8] <= \prog_3_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [9] <= \prog_3_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [10] <= \prog_3_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [11] <= \prog_3_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [12] <= \prog_3_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [13] <= \prog_3_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [14] <= \prog_3_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [15] <= \prog_3_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [16] <= \prog_3_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [17] <= \prog_3_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [18] <= \prog_3_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [19] <= \prog_3_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [20] <= \prog_3_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [21] <= \prog_3_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [22] <= \prog_3_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [23] <= \prog_3_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [24] <= \prog_3_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [25] <= \prog_3_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [26] <= \prog_3_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [27] <= \prog_3_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [28] <= \prog_3_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [29] <= \prog_3_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [30] <= \prog_3_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [31] <= \prog_3_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [32] <= \prog_3_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [33] <= \prog_3_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [34] <= \prog_3_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [35] <= \prog_3_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [36] <= \prog_3_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [37] <= \prog_3_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [38] <= \prog_3_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [39] <= \prog_3_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [40] <= \prog_3_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [41] <= \prog_3_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [42] <= \prog_3_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [43] <= \prog_3_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [44] <= \prog_3_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [45] <= \prog_3_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [46] <= \prog_3_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [47] <= \prog_3_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [48] <= \prog_3_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [49] <= \prog_3_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [50] <= \prog_3_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [51] <= \prog_3_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [52] <= \prog_3_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [53] <= \prog_3_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [54] <= \prog_3_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [55] <= \prog_3_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [56] <= \prog_3_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [57] <= \prog_3_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [58] <= \prog_3_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [59] <= \prog_3_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [60] <= \prog_3_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [61] <= \prog_3_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [62] <= \prog_3_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_2.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_2.data [63] <= \prog_3_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_6.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_5_6.out_reg [0] <= \cell_5_6.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_6.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_5_6.out_reg [1] <= \cell_5_6.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_6.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_5_6.out_reg [2] <= \cell_5_6.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_6.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_5_6.out_reg [3] <= \cell_5_6.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [0] <= \prog_5_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [1] <= \prog_5_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [2] <= \prog_5_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [3] <= \prog_5_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [4] <= \prog_5_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [5] <= \prog_5_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [6] <= \prog_5_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [7] <= \prog_5_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [8] <= \prog_5_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [9] <= \prog_5_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [10] <= \prog_5_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [11] <= \prog_5_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [12] <= \prog_5_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [13] <= \prog_5_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [14] <= \prog_5_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_right_reg [15] <= \prog_5_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [0] <= \prog_5_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [1] <= \prog_5_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [2] <= \prog_5_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [3] <= \prog_5_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [4] <= \prog_5_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [5] <= \prog_5_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [6] <= \prog_5_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [7] <= \prog_5_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [8] <= \prog_5_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [9] <= \prog_5_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [10] <= \prog_5_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [11] <= \prog_5_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [12] <= \prog_5_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [13] <= \prog_5_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [14] <= \prog_5_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_left_reg [15] <= \prog_5_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [0] <= \prog_5_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [1] <= \prog_5_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [2] <= \prog_5_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [3] <= \prog_5_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [4] <= \prog_5_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [5] <= \prog_5_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [6] <= \prog_5_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [7] <= \prog_5_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [8] <= \prog_5_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [9] <= \prog_5_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [10] <= \prog_5_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [11] <= \prog_5_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [12] <= \prog_5_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [13] <= \prog_5_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [14] <= \prog_5_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_down_reg [15] <= \prog_5_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [0] <= \prog_5_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [1] <= \prog_5_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [2] <= \prog_5_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [3] <= \prog_5_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [4] <= \prog_5_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [5] <= \prog_5_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [6] <= \prog_5_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [7] <= \prog_5_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [8] <= \prog_5_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [9] <= \prog_5_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [10] <= \prog_5_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [11] <= \prog_5_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [12] <= \prog_5_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [13] <= \prog_5_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [14] <= \prog_5_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_6.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_5_6.program_up_reg [15] <= \prog_5_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [0] <= \prog_3_0.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [1] <= \prog_3_0.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [2] <= \prog_3_0.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [3] <= \prog_3_0.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [4] <= \prog_3_0.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [5] <= \prog_3_0.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [6] <= \prog_3_0.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [7] <= \prog_3_0.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [8] <= \prog_3_0.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [9] <= \prog_3_0.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [10] <= \prog_3_0.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [11] <= \prog_3_0.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [12] <= \prog_3_0.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [13] <= \prog_3_0.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [14] <= \prog_3_0.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [15] <= \prog_3_0.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [16] <= \prog_3_0.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [17] <= \prog_3_0.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [18] <= \prog_3_0.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [19] <= \prog_3_0.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [20] <= \prog_3_0.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [21] <= \prog_3_0.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [22] <= \prog_3_0.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [23] <= \prog_3_0.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [24] <= \prog_3_0.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [25] <= \prog_3_0.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [26] <= \prog_3_0.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [27] <= \prog_3_0.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [28] <= \prog_3_0.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [29] <= \prog_3_0.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [30] <= \prog_3_0.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [31] <= \prog_3_0.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [32] <= \prog_3_0.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [33] <= \prog_3_0.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [34] <= \prog_3_0.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [35] <= \prog_3_0.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [36] <= \prog_3_0.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [37] <= \prog_3_0.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [38] <= \prog_3_0.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [39] <= \prog_3_0.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [40] <= \prog_3_0.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [41] <= \prog_3_0.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [42] <= \prog_3_0.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [43] <= \prog_3_0.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [44] <= \prog_3_0.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [45] <= \prog_3_0.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [46] <= \prog_3_0.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [47] <= \prog_3_0.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [48] <= \prog_3_0.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [49] <= \prog_3_0.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [50] <= \prog_3_0.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [51] <= \prog_3_0.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [52] <= \prog_3_0.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [53] <= \prog_3_0.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [54] <= \prog_3_0.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [55] <= \prog_3_0.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [56] <= \prog_3_0.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [57] <= \prog_3_0.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [58] <= \prog_3_0.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [59] <= \prog_3_0.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [60] <= \prog_3_0.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [61] <= \prog_3_0.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [62] <= \prog_3_0.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_3_0.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_3_0.data [63] <= \prog_3_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_7.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_5_7.out_reg [0] <= \cell_5_7.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_7.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_5_7.out_reg [1] <= \cell_5_7.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_7.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_5_7.out_reg [2] <= \cell_5_7.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_5_7.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_5_7.out_reg [3] <= \cell_5_7.f_right ;
  reg \cell_5_7.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_right_reg_reg[0]  <= \prog_5_7.data [48];
  assign \cell_5_7.program_right_reg [0] = \cell_5_7.program_right_reg_reg[0] ;
  reg \cell_5_7.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_right_reg_reg[1]  <= \prog_5_7.data [49];
  assign \cell_5_7.program_right_reg [1] = \cell_5_7.program_right_reg_reg[1] ;
  reg \cell_5_7.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_right_reg_reg[2]  <= \prog_5_7.data [50];
  assign \cell_5_7.program_right_reg [2] = \cell_5_7.program_right_reg_reg[2] ;
  reg \cell_5_7.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_right_reg_reg[3]  <= \prog_5_7.data [51];
  assign \cell_5_7.program_right_reg [3] = \cell_5_7.program_right_reg_reg[3] ;
  reg \cell_5_7.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_right_reg_reg[4]  <= \prog_5_7.data [52];
  assign \cell_5_7.program_right_reg [4] = \cell_5_7.program_right_reg_reg[4] ;
  reg \cell_5_7.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_right_reg_reg[5]  <= \prog_5_7.data [53];
  assign \cell_5_7.program_right_reg [5] = \cell_5_7.program_right_reg_reg[5] ;
  reg \cell_5_7.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_right_reg_reg[6]  <= \prog_5_7.data [54];
  assign \cell_5_7.program_right_reg [6] = \cell_5_7.program_right_reg_reg[6] ;
  reg \cell_5_7.program_right_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_right_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_right_reg_reg[7]  <= \prog_5_7.data [55];
  assign \cell_5_7.program_right_reg [7] = \cell_5_7.program_right_reg_reg[7] ;
  reg \cell_5_7.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_left_reg_reg[0]  <= \prog_5_7.data [32];
  assign \cell_5_7.program_left_reg [0] = \cell_5_7.program_left_reg_reg[0] ;
  reg \cell_5_7.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_left_reg_reg[1]  <= \prog_5_7.data [33];
  assign \cell_5_7.program_left_reg [1] = \cell_5_7.program_left_reg_reg[1] ;
  reg \cell_5_7.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_left_reg_reg[2]  <= \prog_5_7.data [34];
  assign \cell_5_7.program_left_reg [2] = \cell_5_7.program_left_reg_reg[2] ;
  reg \cell_5_7.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_left_reg_reg[3]  <= \prog_5_7.data [35];
  assign \cell_5_7.program_left_reg [3] = \cell_5_7.program_left_reg_reg[3] ;
  reg \cell_5_7.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_left_reg_reg[4]  <= \prog_5_7.data [36];
  assign \cell_5_7.program_left_reg [4] = \cell_5_7.program_left_reg_reg[4] ;
  reg \cell_5_7.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_left_reg_reg[5]  <= \prog_5_7.data [37];
  assign \cell_5_7.program_left_reg [5] = \cell_5_7.program_left_reg_reg[5] ;
  reg \cell_5_7.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_left_reg_reg[6]  <= \prog_5_7.data [38];
  assign \cell_5_7.program_left_reg [6] = \cell_5_7.program_left_reg_reg[6] ;
  reg \cell_5_7.program_left_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_left_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_left_reg_reg[7]  <= \prog_5_7.data [39];
  assign \cell_5_7.program_left_reg [7] = \cell_5_7.program_left_reg_reg[7] ;
  reg \cell_5_7.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_down_reg_reg[0]  <= \prog_5_7.data [16];
  assign \cell_5_7.program_down_reg [0] = \cell_5_7.program_down_reg_reg[0] ;
  reg \cell_5_7.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_down_reg_reg[1]  <= \prog_5_7.data [17];
  assign \cell_5_7.program_down_reg [1] = \cell_5_7.program_down_reg_reg[1] ;
  reg \cell_5_7.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_down_reg_reg[2]  <= \prog_5_7.data [18];
  assign \cell_5_7.program_down_reg [2] = \cell_5_7.program_down_reg_reg[2] ;
  reg \cell_5_7.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_down_reg_reg[3]  <= \prog_5_7.data [19];
  assign \cell_5_7.program_down_reg [3] = \cell_5_7.program_down_reg_reg[3] ;
  reg \cell_5_7.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_down_reg_reg[4]  <= \prog_5_7.data [20];
  assign \cell_5_7.program_down_reg [4] = \cell_5_7.program_down_reg_reg[4] ;
  reg \cell_5_7.program_down_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_down_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_down_reg_reg[5]  <= \prog_5_7.data [21];
  assign \cell_5_7.program_down_reg [5] = \cell_5_7.program_down_reg_reg[5] ;
  reg \cell_5_7.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_down_reg_reg[6]  <= \prog_5_7.data [22];
  assign \cell_5_7.program_down_reg [6] = \cell_5_7.program_down_reg_reg[6] ;
  reg \cell_5_7.program_down_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_down_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_down_reg_reg[7]  <= \prog_5_7.data [23];
  assign \cell_5_7.program_down_reg [7] = \cell_5_7.program_down_reg_reg[7] ;
  reg \cell_5_7.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_up_reg_reg[0]  <= \prog_5_7.data [0];
  assign \cell_5_7.program_up_reg [0] = \cell_5_7.program_up_reg_reg[0] ;
  reg \cell_5_7.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_up_reg_reg[1]  <= \prog_5_7.data [1];
  assign \cell_5_7.program_up_reg [1] = \cell_5_7.program_up_reg_reg[1] ;
  reg \cell_5_7.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_up_reg_reg[2]  <= \prog_5_7.data [2];
  assign \cell_5_7.program_up_reg [2] = \cell_5_7.program_up_reg_reg[2] ;
  reg \cell_5_7.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_up_reg_reg[3]  <= \prog_5_7.data [3];
  assign \cell_5_7.program_up_reg [3] = \cell_5_7.program_up_reg_reg[3] ;
  reg \cell_5_7.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_up_reg_reg[4]  <= \prog_5_7.data [4];
  assign \cell_5_7.program_up_reg [4] = \cell_5_7.program_up_reg_reg[4] ;
  reg \cell_5_7.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_up_reg_reg[5]  <= \prog_5_7.data [5];
  assign \cell_5_7.program_up_reg [5] = \cell_5_7.program_up_reg_reg[5] ;
  reg \cell_5_7.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_up_reg_reg[6]  <= \prog_5_7.data [6];
  assign \cell_5_7.program_up_reg [6] = \cell_5_7.program_up_reg_reg[6] ;
  reg \cell_5_7.program_up_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_5_7.program_up_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_5_7.program_up_reg_reg[7]  <= \prog_5_7.data [7];
  assign \cell_5_7.program_up_reg [7] = \cell_5_7.program_up_reg_reg[7] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_0.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_6_0.out_reg [0] <= \cell_6_0.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_0.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_6_0.out_reg [1] <= \cell_6_0.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_0.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_6_0.out_reg [2] <= \cell_6_0.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_0.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_6_0.out_reg [3] <= \cell_6_0.f_right ;
  reg \cell_6_0.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_right_reg_reg[0]  <= \prog_6_0.data [48];
  assign \cell_6_0.program_right_reg [0] = \cell_6_0.program_right_reg_reg[0] ;
  reg \cell_6_0.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_right_reg_reg[1]  <= \prog_6_0.data [49];
  assign \cell_6_0.program_right_reg [1] = \cell_6_0.program_right_reg_reg[1] ;
  reg \cell_6_0.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_right_reg_reg[2]  <= \prog_6_0.data [50];
  assign \cell_6_0.program_right_reg [2] = \cell_6_0.program_right_reg_reg[2] ;
  reg \cell_6_0.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_right_reg_reg[3]  <= \prog_6_0.data [51];
  assign \cell_6_0.program_right_reg [3] = \cell_6_0.program_right_reg_reg[3] ;
  reg \cell_6_0.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_right_reg_reg[8]  <= \prog_6_0.data [56];
  assign \cell_6_0.program_right_reg [8] = \cell_6_0.program_right_reg_reg[8] ;
  reg \cell_6_0.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_right_reg_reg[9]  <= \prog_6_0.data [57];
  assign \cell_6_0.program_right_reg [9] = \cell_6_0.program_right_reg_reg[9] ;
  reg \cell_6_0.program_right_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_right_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_right_reg_reg[10]  <= \prog_6_0.data [58];
  assign \cell_6_0.program_right_reg [10] = \cell_6_0.program_right_reg_reg[10] ;
  reg \cell_6_0.program_right_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_right_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_right_reg_reg[11]  <= \prog_6_0.data [59];
  assign \cell_6_0.program_right_reg [11] = \cell_6_0.program_right_reg_reg[11] ;
  reg \cell_6_0.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_left_reg_reg[0]  <= \prog_6_0.data [32];
  assign \cell_6_0.program_left_reg [0] = \cell_6_0.program_left_reg_reg[0] ;
  reg \cell_6_0.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_left_reg_reg[1]  <= \prog_6_0.data [33];
  assign \cell_6_0.program_left_reg [1] = \cell_6_0.program_left_reg_reg[1] ;
  reg \cell_6_0.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_left_reg_reg[2]  <= \prog_6_0.data [34];
  assign \cell_6_0.program_left_reg [2] = \cell_6_0.program_left_reg_reg[2] ;
  reg \cell_6_0.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_left_reg_reg[3]  <= \prog_6_0.data [35];
  assign \cell_6_0.program_left_reg [3] = \cell_6_0.program_left_reg_reg[3] ;
  reg \cell_6_0.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_left_reg_reg[8]  <= \prog_6_0.data [40];
  assign \cell_6_0.program_left_reg [8] = \cell_6_0.program_left_reg_reg[8] ;
  reg \cell_6_0.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_left_reg_reg[9]  <= \prog_6_0.data [41];
  assign \cell_6_0.program_left_reg [9] = \cell_6_0.program_left_reg_reg[9] ;
  reg \cell_6_0.program_left_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_left_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_left_reg_reg[10]  <= \prog_6_0.data [42];
  assign \cell_6_0.program_left_reg [10] = \cell_6_0.program_left_reg_reg[10] ;
  reg \cell_6_0.program_left_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_left_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_left_reg_reg[11]  <= \prog_6_0.data [43];
  assign \cell_6_0.program_left_reg [11] = \cell_6_0.program_left_reg_reg[11] ;
  reg \cell_6_0.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_down_reg_reg[0]  <= \prog_6_0.data [16];
  assign \cell_6_0.program_down_reg [0] = \cell_6_0.program_down_reg_reg[0] ;
  reg \cell_6_0.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_down_reg_reg[1]  <= \prog_6_0.data [17];
  assign \cell_6_0.program_down_reg [1] = \cell_6_0.program_down_reg_reg[1] ;
  reg \cell_6_0.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_down_reg_reg[2]  <= \prog_6_0.data [18];
  assign \cell_6_0.program_down_reg [2] = \cell_6_0.program_down_reg_reg[2] ;
  reg \cell_6_0.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_down_reg_reg[3]  <= \prog_6_0.data [19];
  assign \cell_6_0.program_down_reg [3] = \cell_6_0.program_down_reg_reg[3] ;
  reg \cell_6_0.program_down_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_down_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_down_reg_reg[8]  <= \prog_6_0.data [24];
  assign \cell_6_0.program_down_reg [8] = \cell_6_0.program_down_reg_reg[8] ;
  reg \cell_6_0.program_down_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_down_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_down_reg_reg[9]  <= \prog_6_0.data [25];
  assign \cell_6_0.program_down_reg [9] = \cell_6_0.program_down_reg_reg[9] ;
  reg \cell_6_0.program_down_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_down_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_down_reg_reg[10]  <= \prog_6_0.data [26];
  assign \cell_6_0.program_down_reg [10] = \cell_6_0.program_down_reg_reg[10] ;
  reg \cell_6_0.program_down_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_down_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_down_reg_reg[11]  <= \prog_6_0.data [27];
  assign \cell_6_0.program_down_reg [11] = \cell_6_0.program_down_reg_reg[11] ;
  reg \cell_6_0.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_up_reg_reg[0]  <= \prog_6_0.data [0];
  assign \cell_6_0.program_up_reg [0] = \cell_6_0.program_up_reg_reg[0] ;
  reg \cell_6_0.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_up_reg_reg[1]  <= \prog_6_0.data [1];
  assign \cell_6_0.program_up_reg [1] = \cell_6_0.program_up_reg_reg[1] ;
  reg \cell_6_0.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_up_reg_reg[2]  <= \prog_6_0.data [2];
  assign \cell_6_0.program_up_reg [2] = \cell_6_0.program_up_reg_reg[2] ;
  reg \cell_6_0.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_up_reg_reg[3]  <= \prog_6_0.data [3];
  assign \cell_6_0.program_up_reg [3] = \cell_6_0.program_up_reg_reg[3] ;
  reg \cell_6_0.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_up_reg_reg[8]  <= \prog_6_0.data [8];
  assign \cell_6_0.program_up_reg [8] = \cell_6_0.program_up_reg_reg[8] ;
  reg \cell_6_0.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_up_reg_reg[9]  <= \prog_6_0.data [9];
  assign \cell_6_0.program_up_reg [9] = \cell_6_0.program_up_reg_reg[9] ;
  reg \cell_6_0.program_up_reg_reg[10]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_up_reg_reg[10]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_up_reg_reg[10]  <= \prog_6_0.data [10];
  assign \cell_6_0.program_up_reg [10] = \cell_6_0.program_up_reg_reg[10] ;
  reg \cell_6_0.program_up_reg_reg[11]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_0.program_up_reg_reg[11]  <= 1'h0;
    else if (global_program_enable) \cell_6_0.program_up_reg_reg[11]  <= \prog_6_0.data [11];
  assign \cell_6_0.program_up_reg [11] = \cell_6_0.program_up_reg_reg[11] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [0] <= \prog_2_7.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [1] <= \prog_2_7.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [2] <= \prog_2_7.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [3] <= \prog_2_7.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [4] <= \prog_2_7.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [5] <= \prog_2_7.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [6] <= \prog_2_7.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [7] <= \prog_2_7.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [8] <= \prog_2_7.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [9] <= \prog_2_7.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [10] <= \prog_2_7.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [11] <= \prog_2_7.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [12] <= \prog_2_7.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [13] <= \prog_2_7.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [14] <= \prog_2_7.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [15] <= \prog_2_7.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [16] <= \prog_2_7.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [17] <= \prog_2_7.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [18] <= \prog_2_7.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [19] <= \prog_2_7.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [20] <= \prog_2_7.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [21] <= \prog_2_7.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [22] <= \prog_2_7.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [23] <= \prog_2_7.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [24] <= \prog_2_7.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [25] <= \prog_2_7.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [26] <= \prog_2_7.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [27] <= \prog_2_7.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [28] <= \prog_2_7.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [29] <= \prog_2_7.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [30] <= \prog_2_7.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [31] <= \prog_2_7.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [32] <= \prog_2_7.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [33] <= \prog_2_7.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [34] <= \prog_2_7.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [35] <= \prog_2_7.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [36] <= \prog_2_7.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [37] <= \prog_2_7.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [38] <= \prog_2_7.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [39] <= \prog_2_7.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [40] <= \prog_2_7.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [41] <= \prog_2_7.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [42] <= \prog_2_7.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [43] <= \prog_2_7.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [44] <= \prog_2_7.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [45] <= \prog_2_7.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [46] <= \prog_2_7.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [47] <= \prog_2_7.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [48] <= \prog_2_7.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [49] <= \prog_2_7.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [50] <= \prog_2_7.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [51] <= \prog_2_7.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [52] <= \prog_2_7.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [53] <= \prog_2_7.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [54] <= \prog_2_7.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [55] <= \prog_2_7.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [56] <= \prog_2_7.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [57] <= \prog_2_7.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [58] <= \prog_2_7.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [59] <= \prog_2_7.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [60] <= \prog_2_7.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [61] <= \prog_2_7.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [62] <= \prog_2_7.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_7.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_7.data [63] <= \prog_2_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_1.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_6_1.out_reg [0] <= \cell_6_1.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_1.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_6_1.out_reg [1] <= \cell_6_1.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_1.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_6_1.out_reg [2] <= \cell_6_1.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_1.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_6_1.out_reg [3] <= \cell_6_1.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [0] <= \prog_6_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [1] <= \prog_6_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [2] <= \prog_6_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [3] <= \prog_6_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [4] <= \prog_6_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [5] <= \prog_6_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [6] <= \prog_6_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [7] <= \prog_6_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [8] <= \prog_6_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [9] <= \prog_6_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [10] <= \prog_6_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [11] <= \prog_6_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [12] <= \prog_6_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [13] <= \prog_6_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [14] <= \prog_6_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_right_reg [15] <= \prog_6_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [0] <= \prog_6_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [1] <= \prog_6_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [2] <= \prog_6_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [3] <= \prog_6_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [4] <= \prog_6_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [5] <= \prog_6_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [6] <= \prog_6_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [7] <= \prog_6_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [8] <= \prog_6_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [9] <= \prog_6_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [10] <= \prog_6_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [11] <= \prog_6_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [12] <= \prog_6_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [13] <= \prog_6_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [14] <= \prog_6_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_left_reg [15] <= \prog_6_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [0] <= \prog_6_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [1] <= \prog_6_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [2] <= \prog_6_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [3] <= \prog_6_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [4] <= \prog_6_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [5] <= \prog_6_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [6] <= \prog_6_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [7] <= \prog_6_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [8] <= \prog_6_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [9] <= \prog_6_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [10] <= \prog_6_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [11] <= \prog_6_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [12] <= \prog_6_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [13] <= \prog_6_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [14] <= \prog_6_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_down_reg [15] <= \prog_6_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [0] <= \prog_6_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [1] <= \prog_6_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [2] <= \prog_6_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [3] <= \prog_6_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [4] <= \prog_6_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [5] <= \prog_6_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [6] <= \prog_6_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [7] <= \prog_6_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [8] <= \prog_6_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [9] <= \prog_6_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [10] <= \prog_6_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [11] <= \prog_6_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [12] <= \prog_6_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [13] <= \prog_6_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [14] <= \prog_6_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_1.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_1.program_up_reg [15] <= \prog_6_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [0] <= \prog_2_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [1] <= \prog_2_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [2] <= \prog_2_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [3] <= \prog_2_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [4] <= \prog_2_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [5] <= \prog_2_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [6] <= \prog_2_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [7] <= \prog_2_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [8] <= \prog_2_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [9] <= \prog_2_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [10] <= \prog_2_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [11] <= \prog_2_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [12] <= \prog_2_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [13] <= \prog_2_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [14] <= \prog_2_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [15] <= \prog_2_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [16] <= \prog_2_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [17] <= \prog_2_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [18] <= \prog_2_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [19] <= \prog_2_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [20] <= \prog_2_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [21] <= \prog_2_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [22] <= \prog_2_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [23] <= \prog_2_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [24] <= \prog_2_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [25] <= \prog_2_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [26] <= \prog_2_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [27] <= \prog_2_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [28] <= \prog_2_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [29] <= \prog_2_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [30] <= \prog_2_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [31] <= \prog_2_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [32] <= \prog_2_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [33] <= \prog_2_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [34] <= \prog_2_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [35] <= \prog_2_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [36] <= \prog_2_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [37] <= \prog_2_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [38] <= \prog_2_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [39] <= \prog_2_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [40] <= \prog_2_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [41] <= \prog_2_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [42] <= \prog_2_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [43] <= \prog_2_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [44] <= \prog_2_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [45] <= \prog_2_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [46] <= \prog_2_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [47] <= \prog_2_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [48] <= \prog_2_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [49] <= \prog_2_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [50] <= \prog_2_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [51] <= \prog_2_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [52] <= \prog_2_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [53] <= \prog_2_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [54] <= \prog_2_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [55] <= \prog_2_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [56] <= \prog_2_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [57] <= \prog_2_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [58] <= \prog_2_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [59] <= \prog_2_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [60] <= \prog_2_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [61] <= \prog_2_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [62] <= \prog_2_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_5.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_5.data [63] <= \prog_2_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [0] <= \prog_2_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [1] <= \prog_2_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [2] <= \prog_2_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [3] <= \prog_2_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [4] <= \prog_2_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [5] <= \prog_2_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [6] <= \prog_2_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [7] <= \prog_2_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [8] <= \prog_2_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [9] <= \prog_2_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [10] <= \prog_2_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [11] <= \prog_2_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [12] <= \prog_2_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [13] <= \prog_2_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [14] <= \prog_2_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [15] <= \prog_2_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [16] <= \prog_2_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [17] <= \prog_2_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [18] <= \prog_2_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [19] <= \prog_2_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [20] <= \prog_2_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [21] <= \prog_2_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [22] <= \prog_2_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [23] <= \prog_2_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [24] <= \prog_2_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [25] <= \prog_2_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [26] <= \prog_2_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [27] <= \prog_2_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [28] <= \prog_2_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [29] <= \prog_2_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [30] <= \prog_2_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [31] <= \prog_2_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [32] <= \prog_2_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [33] <= \prog_2_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [34] <= \prog_2_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [35] <= \prog_2_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [36] <= \prog_2_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [37] <= \prog_2_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [38] <= \prog_2_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [39] <= \prog_2_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [40] <= \prog_2_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [41] <= \prog_2_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [42] <= \prog_2_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [43] <= \prog_2_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [44] <= \prog_2_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [45] <= \prog_2_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [46] <= \prog_2_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [47] <= \prog_2_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [48] <= \prog_2_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [49] <= \prog_2_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [50] <= \prog_2_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [51] <= \prog_2_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [52] <= \prog_2_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [53] <= \prog_2_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [54] <= \prog_2_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [55] <= \prog_2_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [56] <= \prog_2_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [57] <= \prog_2_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [58] <= \prog_2_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [59] <= \prog_2_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [60] <= \prog_2_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [61] <= \prog_2_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [62] <= \prog_2_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_3.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_3.data [63] <= \prog_2_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_3.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_6_3.out_reg [0] <= \cell_6_3.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_3.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_6_3.out_reg [1] <= \cell_6_3.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_3.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_6_3.out_reg [2] <= \cell_6_3.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_3.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_6_3.out_reg [3] <= \cell_6_3.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [0] <= \prog_6_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [1] <= \prog_6_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [2] <= \prog_6_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [3] <= \prog_6_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [4] <= \prog_6_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [5] <= \prog_6_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [6] <= \prog_6_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [7] <= \prog_6_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [8] <= \prog_6_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [9] <= \prog_6_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [10] <= \prog_6_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [11] <= \prog_6_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [12] <= \prog_6_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [13] <= \prog_6_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [14] <= \prog_6_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_right_reg [15] <= \prog_6_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [0] <= \prog_6_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [1] <= \prog_6_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [2] <= \prog_6_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [3] <= \prog_6_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [4] <= \prog_6_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [5] <= \prog_6_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [6] <= \prog_6_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [7] <= \prog_6_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [8] <= \prog_6_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [9] <= \prog_6_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [10] <= \prog_6_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [11] <= \prog_6_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [12] <= \prog_6_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [13] <= \prog_6_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [14] <= \prog_6_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_left_reg [15] <= \prog_6_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [0] <= \prog_6_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [1] <= \prog_6_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [2] <= \prog_6_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [3] <= \prog_6_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [4] <= \prog_6_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [5] <= \prog_6_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [6] <= \prog_6_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [7] <= \prog_6_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [8] <= \prog_6_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [9] <= \prog_6_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [10] <= \prog_6_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [11] <= \prog_6_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [12] <= \prog_6_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [13] <= \prog_6_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [14] <= \prog_6_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_down_reg [15] <= \prog_6_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [0] <= \prog_6_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [1] <= \prog_6_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [2] <= \prog_6_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [3] <= \prog_6_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [4] <= \prog_6_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [5] <= \prog_6_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [6] <= \prog_6_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [7] <= \prog_6_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [8] <= \prog_6_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [9] <= \prog_6_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [10] <= \prog_6_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [11] <= \prog_6_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [12] <= \prog_6_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [13] <= \prog_6_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [14] <= \prog_6_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_3.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_3.program_up_reg [15] <= \prog_6_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_4.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_6_4.out_reg [0] <= \cell_6_4.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_4.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_6_4.out_reg [1] <= \cell_6_4.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_4.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_6_4.out_reg [2] <= \cell_6_4.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_4.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_6_4.out_reg [3] <= \cell_6_4.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [0] <= \prog_6_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [1] <= \prog_6_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [2] <= \prog_6_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [3] <= \prog_6_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [4] <= \prog_6_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [5] <= \prog_6_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [6] <= \prog_6_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [7] <= \prog_6_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [8] <= \prog_6_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [9] <= \prog_6_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [10] <= \prog_6_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [11] <= \prog_6_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [12] <= \prog_6_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [13] <= \prog_6_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [14] <= \prog_6_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_right_reg [15] <= \prog_6_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [0] <= \prog_6_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [1] <= \prog_6_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [2] <= \prog_6_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [3] <= \prog_6_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [4] <= \prog_6_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [5] <= \prog_6_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [6] <= \prog_6_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [7] <= \prog_6_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [8] <= \prog_6_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [9] <= \prog_6_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [10] <= \prog_6_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [11] <= \prog_6_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [12] <= \prog_6_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [13] <= \prog_6_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [14] <= \prog_6_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_left_reg [15] <= \prog_6_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [0] <= \prog_6_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [1] <= \prog_6_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [2] <= \prog_6_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [3] <= \prog_6_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [4] <= \prog_6_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [5] <= \prog_6_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [6] <= \prog_6_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [7] <= \prog_6_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [8] <= \prog_6_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [9] <= \prog_6_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [10] <= \prog_6_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [11] <= \prog_6_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [12] <= \prog_6_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [13] <= \prog_6_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [14] <= \prog_6_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_down_reg [15] <= \prog_6_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [0] <= \prog_6_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [1] <= \prog_6_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [2] <= \prog_6_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [3] <= \prog_6_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [4] <= \prog_6_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [5] <= \prog_6_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [6] <= \prog_6_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [7] <= \prog_6_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [8] <= \prog_6_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [9] <= \prog_6_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [10] <= \prog_6_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [11] <= \prog_6_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [12] <= \prog_6_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [13] <= \prog_6_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [14] <= \prog_6_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_4.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_4.program_up_reg [15] <= \prog_6_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [0] <= \prog_2_2.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [1] <= \prog_2_2.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [2] <= \prog_2_2.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [3] <= \prog_2_2.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [4] <= \prog_2_2.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [5] <= \prog_2_2.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [6] <= \prog_2_2.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [7] <= \prog_2_2.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [8] <= \prog_2_2.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [9] <= \prog_2_2.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [10] <= \prog_2_2.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [11] <= \prog_2_2.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [12] <= \prog_2_2.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [13] <= \prog_2_2.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [14] <= \prog_2_2.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [15] <= \prog_2_2.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [16] <= \prog_2_2.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [17] <= \prog_2_2.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [18] <= \prog_2_2.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [19] <= \prog_2_2.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [20] <= \prog_2_2.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [21] <= \prog_2_2.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [22] <= \prog_2_2.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [23] <= \prog_2_2.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [24] <= \prog_2_2.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [25] <= \prog_2_2.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [26] <= \prog_2_2.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [27] <= \prog_2_2.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [28] <= \prog_2_2.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [29] <= \prog_2_2.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [30] <= \prog_2_2.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [31] <= \prog_2_2.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [32] <= \prog_2_2.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [33] <= \prog_2_2.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [34] <= \prog_2_2.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [35] <= \prog_2_2.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [36] <= \prog_2_2.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [37] <= \prog_2_2.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [38] <= \prog_2_2.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [39] <= \prog_2_2.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [40] <= \prog_2_2.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [41] <= \prog_2_2.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [42] <= \prog_2_2.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [43] <= \prog_2_2.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [44] <= \prog_2_2.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [45] <= \prog_2_2.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [46] <= \prog_2_2.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [47] <= \prog_2_2.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [48] <= \prog_2_2.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [49] <= \prog_2_2.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [50] <= \prog_2_2.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [51] <= \prog_2_2.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [52] <= \prog_2_2.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [53] <= \prog_2_2.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [54] <= \prog_2_2.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [55] <= \prog_2_2.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [56] <= \prog_2_2.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [57] <= \prog_2_2.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [58] <= \prog_2_2.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [59] <= \prog_2_2.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [60] <= \prog_2_2.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [61] <= \prog_2_2.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [62] <= \prog_2_2.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_2.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_2.data [63] <= \prog_2_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_5.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_6_5.out_reg [0] <= \cell_6_5.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_5.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_6_5.out_reg [1] <= \cell_6_5.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_5.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_6_5.out_reg [2] <= \cell_6_5.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_5.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_6_5.out_reg [3] <= \cell_6_5.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [0] <= \prog_6_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [1] <= \prog_6_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [2] <= \prog_6_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [3] <= \prog_6_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [4] <= \prog_6_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [5] <= \prog_6_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [6] <= \prog_6_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [7] <= \prog_6_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [8] <= \prog_6_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [9] <= \prog_6_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [10] <= \prog_6_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [11] <= \prog_6_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [12] <= \prog_6_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [13] <= \prog_6_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [14] <= \prog_6_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_right_reg [15] <= \prog_6_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [0] <= \prog_6_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [1] <= \prog_6_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [2] <= \prog_6_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [3] <= \prog_6_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [4] <= \prog_6_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [5] <= \prog_6_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [6] <= \prog_6_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [7] <= \prog_6_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [8] <= \prog_6_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [9] <= \prog_6_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [10] <= \prog_6_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [11] <= \prog_6_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [12] <= \prog_6_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [13] <= \prog_6_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [14] <= \prog_6_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_left_reg [15] <= \prog_6_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [0] <= \prog_2_0.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [1] <= \prog_2_0.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [2] <= \prog_2_0.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [3] <= \prog_2_0.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [4] <= \prog_2_0.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [5] <= \prog_2_0.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [6] <= \prog_2_0.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [7] <= \prog_2_0.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [8] <= \prog_2_0.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [9] <= \prog_2_0.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [10] <= \prog_2_0.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [11] <= \prog_2_0.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [12] <= \prog_2_0.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [13] <= \prog_2_0.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [14] <= \prog_2_0.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [15] <= \prog_2_0.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [16] <= \prog_2_0.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [17] <= \prog_2_0.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [18] <= \prog_2_0.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [19] <= \prog_2_0.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [20] <= \prog_2_0.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [21] <= \prog_2_0.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [22] <= \prog_2_0.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [23] <= \prog_2_0.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [24] <= \prog_2_0.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [25] <= \prog_2_0.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [26] <= \prog_2_0.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [27] <= \prog_2_0.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [28] <= \prog_2_0.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [29] <= \prog_2_0.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [30] <= \prog_2_0.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [31] <= \prog_2_0.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [32] <= \prog_2_0.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [33] <= \prog_2_0.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [34] <= \prog_2_0.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [35] <= \prog_2_0.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [36] <= \prog_2_0.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [37] <= \prog_2_0.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [38] <= \prog_2_0.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [39] <= \prog_2_0.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [40] <= \prog_2_0.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [41] <= \prog_2_0.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [42] <= \prog_2_0.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [43] <= \prog_2_0.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [44] <= \prog_2_0.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [45] <= \prog_2_0.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [46] <= \prog_2_0.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [47] <= \prog_2_0.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [48] <= \prog_2_0.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [49] <= \prog_2_0.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [50] <= \prog_2_0.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [51] <= \prog_2_0.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [52] <= \prog_2_0.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [53] <= \prog_2_0.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [54] <= \prog_2_0.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [55] <= \prog_2_0.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [56] <= \prog_2_0.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [57] <= \prog_2_0.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [58] <= \prog_2_0.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [59] <= \prog_2_0.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [60] <= \prog_2_0.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [61] <= \prog_2_0.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [62] <= \prog_2_0.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_2_0.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_2_0.data [63] <= \prog_1_0.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [0] <= \prog_6_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [1] <= \prog_6_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [2] <= \prog_6_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [3] <= \prog_6_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [4] <= \prog_6_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [5] <= \prog_6_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [6] <= \prog_6_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [7] <= \prog_6_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [8] <= \prog_6_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [9] <= \prog_6_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [10] <= \prog_6_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [11] <= \prog_6_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [12] <= \prog_6_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [13] <= \prog_6_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [14] <= \prog_6_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_down_reg [15] <= \prog_6_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [0] <= \prog_6_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [1] <= \prog_6_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [2] <= \prog_6_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [3] <= \prog_6_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [4] <= \prog_6_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [5] <= \prog_6_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [6] <= \prog_6_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [7] <= \prog_6_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [8] <= \prog_6_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [9] <= \prog_6_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [10] <= \prog_6_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [11] <= \prog_6_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [12] <= \prog_6_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [13] <= \prog_6_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [14] <= \prog_6_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_5.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_5.program_up_reg [15] <= \prog_6_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [0] <= \prog_1_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [1] <= \prog_1_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [2] <= \prog_1_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [3] <= \prog_1_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [4] <= \prog_1_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [5] <= \prog_1_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [6] <= \prog_1_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [7] <= \prog_1_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [8] <= \prog_1_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [9] <= \prog_1_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [10] <= \prog_1_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [11] <= \prog_1_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [12] <= \prog_1_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [13] <= \prog_1_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [14] <= \prog_1_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [15] <= \prog_1_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [16] <= \prog_1_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [17] <= \prog_1_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [18] <= \prog_1_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [19] <= \prog_1_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [20] <= \prog_1_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [21] <= \prog_1_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [22] <= \prog_1_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [23] <= \prog_1_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [24] <= \prog_1_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [25] <= \prog_1_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [26] <= \prog_1_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [27] <= \prog_1_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [28] <= \prog_1_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [29] <= \prog_1_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [30] <= \prog_1_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [31] <= \prog_1_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [32] <= \prog_1_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [33] <= \prog_1_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [34] <= \prog_1_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [35] <= \prog_1_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [36] <= \prog_1_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [37] <= \prog_1_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [38] <= \prog_1_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [39] <= \prog_1_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [40] <= \prog_1_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [41] <= \prog_1_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [42] <= \prog_1_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [43] <= \prog_1_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [44] <= \prog_1_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [45] <= \prog_1_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [46] <= \prog_1_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [47] <= \prog_1_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [48] <= \prog_1_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [49] <= \prog_1_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [50] <= \prog_1_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [51] <= \prog_1_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [52] <= \prog_1_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [53] <= \prog_1_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [54] <= \prog_1_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [55] <= \prog_1_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [56] <= \prog_1_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [57] <= \prog_1_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [58] <= \prog_1_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [59] <= \prog_1_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [60] <= \prog_1_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [61] <= \prog_1_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [62] <= \prog_1_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_6.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_6.data [63] <= \prog_1_7.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_6.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_6_6.out_reg [0] <= \cell_6_6.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_6.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_6_6.out_reg [1] <= \cell_6_6.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_6.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_6_6.out_reg [2] <= \cell_6_6.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_6.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_6_6.out_reg [3] <= \cell_6_6.f_right ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [0] <= \prog_6_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [1] <= \prog_6_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [2] <= \prog_6_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [3] <= \prog_6_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [4] <= \prog_6_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [5] <= \prog_6_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [6] <= \prog_6_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [7] <= \prog_6_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [8] <= \prog_6_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [9] <= \prog_6_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [10] <= \prog_6_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [11] <= \prog_6_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [12] <= \prog_6_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [13] <= \prog_6_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [14] <= \prog_6_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_right_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_right_reg [15] <= \prog_6_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [0] <= \prog_6_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [1] <= \prog_6_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [2] <= \prog_6_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [3] <= \prog_6_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [4] <= \prog_6_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [5] <= \prog_6_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [6] <= \prog_6_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [7] <= \prog_6_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [8] <= \prog_6_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [9] <= \prog_6_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [10] <= \prog_6_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [11] <= \prog_6_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [12] <= \prog_6_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [13] <= \prog_6_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [14] <= \prog_6_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_left_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_left_reg [15] <= \prog_6_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [0] <= \prog_6_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [1] <= \prog_6_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [2] <= \prog_6_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [3] <= \prog_6_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [4] <= \prog_6_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [5] <= \prog_6_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [6] <= \prog_6_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [7] <= \prog_6_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [8] <= \prog_6_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [9] <= \prog_6_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [10] <= \prog_6_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [11] <= \prog_6_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [12] <= \prog_6_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [13] <= \prog_6_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [14] <= \prog_6_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_down_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_down_reg [15] <= \prog_6_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [0] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [0] <= \prog_6_6.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [1] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [1] <= \prog_6_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [2] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [2] <= \prog_6_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [3] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [3] <= \prog_6_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [4] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [4] <= \prog_6_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [5] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [5] <= \prog_6_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [6] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [6] <= \prog_6_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [7] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [7] <= \prog_6_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [8] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [8] <= \prog_6_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [9] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [9] <= \prog_6_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [10] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [10] <= \prog_6_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [11] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [11] <= \prog_6_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [12] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [12] <= \prog_6_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [13] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [13] <= \prog_6_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [14] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [14] <= \prog_6_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_6.program_up_reg [15] <= 1'h0;
    else if (global_program_enable) \cell_6_6.program_up_reg [15] <= \prog_6_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_7.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_6_7.out_reg [0] <= \cell_6_7.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_7.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_6_7.out_reg [1] <= \cell_6_7.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_7.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_6_7.out_reg [2] <= \cell_6_7.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_6_7.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_6_7.out_reg [3] <= \cell_6_7.f_right ;
  reg \cell_6_7.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_right_reg_reg[0]  <= \prog_6_7.data [48];
  assign \cell_6_7.program_right_reg [0] = \cell_6_7.program_right_reg_reg[0] ;
  reg \cell_6_7.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_right_reg_reg[1]  <= \prog_6_7.data [49];
  assign \cell_6_7.program_right_reg [1] = \cell_6_7.program_right_reg_reg[1] ;
  reg \cell_6_7.program_right_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_right_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_right_reg_reg[2]  <= \prog_6_7.data [50];
  assign \cell_6_7.program_right_reg [2] = \cell_6_7.program_right_reg_reg[2] ;
  reg \cell_6_7.program_right_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_right_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_right_reg_reg[3]  <= \prog_6_7.data [51];
  assign \cell_6_7.program_right_reg [3] = \cell_6_7.program_right_reg_reg[3] ;
  reg \cell_6_7.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_right_reg_reg[4]  <= \prog_6_7.data [52];
  assign \cell_6_7.program_right_reg [4] = \cell_6_7.program_right_reg_reg[4] ;
  reg \cell_6_7.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_right_reg_reg[5]  <= \prog_6_7.data [53];
  assign \cell_6_7.program_right_reg [5] = \cell_6_7.program_right_reg_reg[5] ;
  reg \cell_6_7.program_right_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_right_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_right_reg_reg[6]  <= \prog_6_7.data [54];
  assign \cell_6_7.program_right_reg [6] = \cell_6_7.program_right_reg_reg[6] ;
  reg \cell_6_7.program_right_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_right_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_right_reg_reg[7]  <= \prog_6_7.data [55];
  assign \cell_6_7.program_right_reg [7] = \cell_6_7.program_right_reg_reg[7] ;
  reg \cell_6_7.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_left_reg_reg[0]  <= \prog_6_7.data [32];
  assign \cell_6_7.program_left_reg [0] = \cell_6_7.program_left_reg_reg[0] ;
  reg \cell_6_7.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_left_reg_reg[1]  <= \prog_6_7.data [33];
  assign \cell_6_7.program_left_reg [1] = \cell_6_7.program_left_reg_reg[1] ;
  reg \cell_6_7.program_left_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_left_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_left_reg_reg[2]  <= \prog_6_7.data [34];
  assign \cell_6_7.program_left_reg [2] = \cell_6_7.program_left_reg_reg[2] ;
  reg \cell_6_7.program_left_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_left_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_left_reg_reg[3]  <= \prog_6_7.data [35];
  assign \cell_6_7.program_left_reg [3] = \cell_6_7.program_left_reg_reg[3] ;
  reg \cell_6_7.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_left_reg_reg[4]  <= \prog_6_7.data [36];
  assign \cell_6_7.program_left_reg [4] = \cell_6_7.program_left_reg_reg[4] ;
  reg \cell_6_7.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_left_reg_reg[5]  <= \prog_6_7.data [37];
  assign \cell_6_7.program_left_reg [5] = \cell_6_7.program_left_reg_reg[5] ;
  reg \cell_6_7.program_left_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_left_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_left_reg_reg[6]  <= \prog_6_7.data [38];
  assign \cell_6_7.program_left_reg [6] = \cell_6_7.program_left_reg_reg[6] ;
  reg \cell_6_7.program_left_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_left_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_left_reg_reg[7]  <= \prog_6_7.data [39];
  assign \cell_6_7.program_left_reg [7] = \cell_6_7.program_left_reg_reg[7] ;
  reg \cell_6_7.program_down_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_down_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_down_reg_reg[0]  <= \prog_6_7.data [16];
  assign \cell_6_7.program_down_reg [0] = \cell_6_7.program_down_reg_reg[0] ;
  reg \cell_6_7.program_down_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_down_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_down_reg_reg[1]  <= \prog_6_7.data [17];
  assign \cell_6_7.program_down_reg [1] = \cell_6_7.program_down_reg_reg[1] ;
  reg \cell_6_7.program_down_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_down_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_down_reg_reg[2]  <= \prog_6_7.data [18];
  assign \cell_6_7.program_down_reg [2] = \cell_6_7.program_down_reg_reg[2] ;
  reg \cell_6_7.program_down_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_down_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_down_reg_reg[3]  <= \prog_6_7.data [19];
  assign \cell_6_7.program_down_reg [3] = \cell_6_7.program_down_reg_reg[3] ;
  reg \cell_6_7.program_down_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_down_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_down_reg_reg[4]  <= \prog_6_7.data [20];
  assign \cell_6_7.program_down_reg [4] = \cell_6_7.program_down_reg_reg[4] ;
  reg \cell_6_7.program_down_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_down_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_down_reg_reg[5]  <= \prog_6_7.data [21];
  assign \cell_6_7.program_down_reg [5] = \cell_6_7.program_down_reg_reg[5] ;
  reg \cell_6_7.program_down_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_down_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_down_reg_reg[6]  <= \prog_6_7.data [22];
  assign \cell_6_7.program_down_reg [6] = \cell_6_7.program_down_reg_reg[6] ;
  reg \cell_6_7.program_down_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:50" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_down_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_down_reg_reg[7]  <= \prog_6_7.data [23];
  assign \cell_6_7.program_down_reg [7] = \cell_6_7.program_down_reg_reg[7] ;
  reg \cell_6_7.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_up_reg_reg[0]  <= \prog_6_7.data [0];
  assign \cell_6_7.program_up_reg [0] = \cell_6_7.program_up_reg_reg[0] ;
  reg \cell_6_7.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_up_reg_reg[1]  <= \prog_6_7.data [1];
  assign \cell_6_7.program_up_reg [1] = \cell_6_7.program_up_reg_reg[1] ;
  reg \cell_6_7.program_up_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_up_reg_reg[2]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_up_reg_reg[2]  <= \prog_6_7.data [2];
  assign \cell_6_7.program_up_reg [2] = \cell_6_7.program_up_reg_reg[2] ;
  reg \cell_6_7.program_up_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_up_reg_reg[3]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_up_reg_reg[3]  <= \prog_6_7.data [3];
  assign \cell_6_7.program_up_reg [3] = \cell_6_7.program_up_reg_reg[3] ;
  reg \cell_6_7.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_up_reg_reg[4]  <= \prog_6_7.data [4];
  assign \cell_6_7.program_up_reg [4] = \cell_6_7.program_up_reg_reg[4] ;
  reg \cell_6_7.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_up_reg_reg[5]  <= \prog_6_7.data [5];
  assign \cell_6_7.program_up_reg [5] = \cell_6_7.program_up_reg_reg[5] ;
  reg \cell_6_7.program_up_reg_reg[6]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_up_reg_reg[6]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_up_reg_reg[6]  <= \prog_6_7.data [6];
  assign \cell_6_7.program_up_reg [6] = \cell_6_7.program_up_reg_reg[6] ;
  reg \cell_6_7.program_up_reg_reg[7]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_6_7.program_up_reg_reg[7]  <= 1'h0;
    else if (global_program_enable) \cell_6_7.program_up_reg_reg[7]  <= \prog_6_7.data [7];
  assign \cell_6_7.program_up_reg [7] = \cell_6_7.program_up_reg_reg[7] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [0] <= \prog_1_5.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [1] <= \prog_1_5.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [2] <= \prog_1_5.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [3] <= \prog_1_5.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [4] <= \prog_1_5.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [5] <= \prog_1_5.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [6] <= \prog_1_5.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [7] <= \prog_1_5.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [8] <= \prog_1_5.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [9] <= \prog_1_5.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [10] <= \prog_1_5.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [11] <= \prog_1_5.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [12] <= \prog_1_5.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [13] <= \prog_1_5.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [14] <= \prog_1_5.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [15] <= \prog_1_5.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [16] <= \prog_1_5.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [17] <= \prog_1_5.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [18] <= \prog_1_5.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [19] <= \prog_1_5.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [20] <= \prog_1_5.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [21] <= \prog_1_5.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [22] <= \prog_1_5.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [23] <= \prog_1_5.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [24] <= \prog_1_5.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [25] <= \prog_1_5.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [26] <= \prog_1_5.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [27] <= \prog_1_5.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [28] <= \prog_1_5.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [29] <= \prog_1_5.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [30] <= \prog_1_5.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [31] <= \prog_1_5.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [32] <= \prog_1_5.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [33] <= \prog_1_5.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [34] <= \prog_1_5.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [35] <= \prog_1_5.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [36] <= \prog_1_5.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [37] <= \prog_1_5.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [38] <= \prog_1_5.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [39] <= \prog_1_5.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [40] <= \prog_1_5.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [41] <= \prog_1_5.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [42] <= \prog_1_5.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [43] <= \prog_1_5.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [44] <= \prog_1_5.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [45] <= \prog_1_5.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [46] <= \prog_1_5.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [47] <= \prog_1_5.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [48] <= \prog_1_5.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [49] <= \prog_1_5.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [50] <= \prog_1_5.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [51] <= \prog_1_5.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [52] <= \prog_1_5.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [53] <= \prog_1_5.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [54] <= \prog_1_5.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [55] <= \prog_1_5.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [56] <= \prog_1_5.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [57] <= \prog_1_5.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [58] <= \prog_1_5.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [59] <= \prog_1_5.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [60] <= \prog_1_5.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [61] <= \prog_1_5.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [62] <= \prog_1_5.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_5.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_5.data [63] <= \prog_1_6.data [0];
  reg \cell_7_0.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_0.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_0.program_up_reg_reg[0]  <= \prog_7_0.data [0];
  assign \cell_7_0.program_up_reg [0] = \cell_7_0.program_up_reg_reg[0] ;
  reg \cell_7_0.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_0.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_0.program_up_reg_reg[1]  <= \prog_7_0.data [1];
  assign \cell_7_0.program_up_reg [1] = \cell_7_0.program_up_reg_reg[1] ;
  reg \cell_7_0.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_0.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_0.program_up_reg_reg[8]  <= \prog_7_0.data [8];
  assign \cell_7_0.program_up_reg [8] = \cell_7_0.program_up_reg_reg[8] ;
  reg \cell_7_0.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_0.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_0.program_up_reg_reg[9]  <= \prog_7_0.data [9];
  assign \cell_7_0.program_up_reg [9] = \cell_7_0.program_up_reg_reg[9] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [0] <= \prog_1_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [1] <= \prog_1_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [2] <= \prog_1_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [3] <= \prog_1_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [4] <= \prog_1_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [5] <= \prog_1_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [6] <= \prog_1_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [7] <= \prog_1_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [8] <= \prog_1_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [9] <= \prog_1_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [10] <= \prog_1_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [11] <= \prog_1_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [12] <= \prog_1_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [13] <= \prog_1_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [14] <= \prog_1_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [15] <= \prog_1_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [16] <= \prog_1_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [17] <= \prog_1_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [18] <= \prog_1_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [19] <= \prog_1_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [20] <= \prog_1_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [21] <= \prog_1_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [22] <= \prog_1_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [23] <= \prog_1_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [24] <= \prog_1_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [25] <= \prog_1_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [26] <= \prog_1_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [27] <= \prog_1_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [28] <= \prog_1_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [29] <= \prog_1_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [30] <= \prog_1_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [31] <= \prog_1_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [32] <= \prog_1_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [33] <= \prog_1_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [34] <= \prog_1_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [35] <= \prog_1_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [36] <= \prog_1_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [37] <= \prog_1_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [38] <= \prog_1_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [39] <= \prog_1_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [40] <= \prog_1_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [41] <= \prog_1_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [42] <= \prog_1_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [43] <= \prog_1_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [44] <= \prog_1_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [45] <= \prog_1_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [46] <= \prog_1_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [47] <= \prog_1_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [48] <= \prog_1_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [49] <= \prog_1_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [50] <= \prog_1_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [51] <= \prog_1_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [52] <= \prog_1_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [53] <= \prog_1_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [54] <= \prog_1_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [55] <= \prog_1_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [56] <= \prog_1_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [57] <= \prog_1_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [58] <= \prog_1_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [59] <= \prog_1_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [60] <= \prog_1_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [61] <= \prog_1_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [62] <= \prog_1_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_3.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_3.data [63] <= \prog_1_4.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [0] <= \prog_1_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [1] <= \prog_1_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [2] <= \prog_1_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [3] <= \prog_1_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [4] <= \prog_1_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [5] <= \prog_1_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [6] <= \prog_1_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [7] <= \prog_1_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [8] <= \prog_1_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [9] <= \prog_1_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [10] <= \prog_1_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [11] <= \prog_1_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [12] <= \prog_1_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [13] <= \prog_1_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [14] <= \prog_1_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [15] <= \prog_1_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [16] <= \prog_1_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [17] <= \prog_1_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [18] <= \prog_1_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [19] <= \prog_1_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [20] <= \prog_1_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [21] <= \prog_1_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [22] <= \prog_1_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [23] <= \prog_1_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [24] <= \prog_1_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [25] <= \prog_1_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [26] <= \prog_1_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [27] <= \prog_1_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [28] <= \prog_1_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [29] <= \prog_1_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [30] <= \prog_1_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [31] <= \prog_1_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [32] <= \prog_1_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [33] <= \prog_1_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [34] <= \prog_1_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [35] <= \prog_1_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [36] <= \prog_1_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [37] <= \prog_1_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [38] <= \prog_1_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [39] <= \prog_1_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [40] <= \prog_1_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [41] <= \prog_1_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [42] <= \prog_1_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [43] <= \prog_1_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [44] <= \prog_1_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [45] <= \prog_1_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [46] <= \prog_1_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [47] <= \prog_1_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [48] <= \prog_1_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [49] <= \prog_1_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [50] <= \prog_1_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [51] <= \prog_1_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [52] <= \prog_1_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [53] <= \prog_1_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [54] <= \prog_1_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [55] <= \prog_1_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [56] <= \prog_1_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [57] <= \prog_1_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [58] <= \prog_1_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [59] <= \prog_1_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [60] <= \prog_1_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [61] <= \prog_1_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [62] <= \prog_1_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_1.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_1.data [63] <= \prog_1_2.data [0];
  reg \cell_7_1.out_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_1.out_reg_reg[0]  <= 1'h0;
    else if (global_run_enable) \cell_7_1.out_reg_reg[0]  <= \cell_7_1.f_up ;
  assign \cell_7_1.out_reg [0] = \cell_7_1.out_reg_reg[0] ;
  reg \cell_7_1.out_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_1.out_reg_reg[2]  <= 1'h0;
    else if (global_run_enable) \cell_7_1.out_reg_reg[2]  <= \cell_7_1.f_left ;
  assign \cell_7_1.out_reg [2] = \cell_7_1.out_reg_reg[2] ;
  reg \cell_7_1.out_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_1.out_reg_reg[3]  <= 1'h0;
    else if (global_run_enable) \cell_7_1.out_reg_reg[3]  <= \cell_7_1.f_right ;
  assign \cell_7_1.out_reg [3] = \cell_7_1.out_reg_reg[3] ;
  reg \cell_7_1.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_right_reg_reg[0]  <= \prog_7_1.data [48];
  assign \cell_7_1.program_right_reg [0] = \cell_7_1.program_right_reg_reg[0] ;
  reg \cell_7_1.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_right_reg_reg[1]  <= \prog_7_1.data [49];
  assign \cell_7_1.program_right_reg [1] = \cell_7_1.program_right_reg_reg[1] ;
  reg \cell_7_1.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_right_reg_reg[4]  <= \prog_7_1.data [52];
  assign \cell_7_1.program_right_reg [4] = \cell_7_1.program_right_reg_reg[4] ;
  reg \cell_7_1.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_right_reg_reg[5]  <= \prog_7_1.data [53];
  assign \cell_7_1.program_right_reg [5] = \cell_7_1.program_right_reg_reg[5] ;
  reg \cell_7_1.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_right_reg_reg[8]  <= \prog_7_1.data [56];
  assign \cell_7_1.program_right_reg [8] = \cell_7_1.program_right_reg_reg[8] ;
  reg \cell_7_1.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_right_reg_reg[9]  <= \prog_7_1.data [57];
  assign \cell_7_1.program_right_reg [9] = \cell_7_1.program_right_reg_reg[9] ;
  reg \cell_7_1.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_right_reg_reg[12]  <= \prog_7_1.data [60];
  assign \cell_7_1.program_right_reg [12] = \cell_7_1.program_right_reg_reg[12] ;
  reg \cell_7_1.program_right_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_right_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_right_reg_reg[13]  <= \prog_7_1.data [61];
  assign \cell_7_1.program_right_reg [13] = \cell_7_1.program_right_reg_reg[13] ;
  reg \cell_7_2.out_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_2.out_reg_reg[0]  <= 1'h0;
    else if (global_run_enable) \cell_7_2.out_reg_reg[0]  <= \cell_7_2.f_up ;
  assign \cell_7_2.out_reg [0] = \cell_7_2.out_reg_reg[0] ;
  reg \cell_7_2.out_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_2.out_reg_reg[2]  <= 1'h0;
    else if (global_run_enable) \cell_7_2.out_reg_reg[2]  <= \cell_7_2.f_left ;
  assign \cell_7_2.out_reg [2] = \cell_7_2.out_reg_reg[2] ;
  reg \cell_7_2.out_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_2.out_reg_reg[3]  <= 1'h0;
    else if (global_run_enable) \cell_7_2.out_reg_reg[3]  <= \cell_7_2.f_right ;
  assign \cell_7_2.out_reg [3] = \cell_7_2.out_reg_reg[3] ;
  reg \cell_7_1.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_left_reg_reg[0]  <= \prog_7_1.data [32];
  assign \cell_7_1.program_left_reg [0] = \cell_7_1.program_left_reg_reg[0] ;
  reg \cell_7_1.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_left_reg_reg[1]  <= \prog_7_1.data [33];
  assign \cell_7_1.program_left_reg [1] = \cell_7_1.program_left_reg_reg[1] ;
  reg \cell_7_1.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_left_reg_reg[4]  <= \prog_7_1.data [36];
  assign \cell_7_1.program_left_reg [4] = \cell_7_1.program_left_reg_reg[4] ;
  reg \cell_7_1.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_left_reg_reg[5]  <= \prog_7_1.data [37];
  assign \cell_7_1.program_left_reg [5] = \cell_7_1.program_left_reg_reg[5] ;
  reg \cell_7_1.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_left_reg_reg[8]  <= \prog_7_1.data [40];
  assign \cell_7_1.program_left_reg [8] = \cell_7_1.program_left_reg_reg[8] ;
  reg \cell_7_1.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_left_reg_reg[9]  <= \prog_7_1.data [41];
  assign \cell_7_1.program_left_reg [9] = \cell_7_1.program_left_reg_reg[9] ;
  reg \cell_7_1.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_left_reg_reg[12]  <= \prog_7_1.data [44];
  assign \cell_7_1.program_left_reg [12] = \cell_7_1.program_left_reg_reg[12] ;
  reg \cell_7_1.program_left_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_1.program_left_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_1.program_left_reg_reg[13]  <= \prog_7_1.data [45];
  assign \cell_7_1.program_left_reg [13] = \cell_7_1.program_left_reg_reg[13] ;
  reg \cell_7_2.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_right_reg_reg[0]  <= \prog_7_2.data [48];
  assign \cell_7_2.program_right_reg [0] = \cell_7_2.program_right_reg_reg[0] ;
  reg \cell_7_2.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_right_reg_reg[1]  <= \prog_7_2.data [49];
  assign \cell_7_2.program_right_reg [1] = \cell_7_2.program_right_reg_reg[1] ;
  reg \cell_7_2.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_right_reg_reg[4]  <= \prog_7_2.data [52];
  assign \cell_7_2.program_right_reg [4] = \cell_7_2.program_right_reg_reg[4] ;
  reg \cell_7_2.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_right_reg_reg[5]  <= \prog_7_2.data [53];
  assign \cell_7_2.program_right_reg [5] = \cell_7_2.program_right_reg_reg[5] ;
  reg \cell_7_2.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_right_reg_reg[8]  <= \prog_7_2.data [56];
  assign \cell_7_2.program_right_reg [8] = \cell_7_2.program_right_reg_reg[8] ;
  reg \cell_7_2.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_right_reg_reg[9]  <= \prog_7_2.data [57];
  assign \cell_7_2.program_right_reg [9] = \cell_7_2.program_right_reg_reg[9] ;
  reg \cell_7_2.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_right_reg_reg[12]  <= \prog_7_2.data [60];
  assign \cell_7_2.program_right_reg [12] = \cell_7_2.program_right_reg_reg[12] ;
  reg \cell_7_2.program_right_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_right_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_right_reg_reg[13]  <= \prog_7_2.data [61];
  assign \cell_7_2.program_right_reg [13] = \cell_7_2.program_right_reg_reg[13] ;
  reg \cell_7_2.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_left_reg_reg[0]  <= \prog_7_2.data [32];
  assign \cell_7_2.program_left_reg [0] = \cell_7_2.program_left_reg_reg[0] ;
  reg \cell_7_2.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_left_reg_reg[1]  <= \prog_7_2.data [33];
  assign \cell_7_2.program_left_reg [1] = \cell_7_2.program_left_reg_reg[1] ;
  reg \cell_7_2.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_left_reg_reg[4]  <= \prog_7_2.data [36];
  assign \cell_7_2.program_left_reg [4] = \cell_7_2.program_left_reg_reg[4] ;
  reg \cell_7_2.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_left_reg_reg[5]  <= \prog_7_2.data [37];
  assign \cell_7_2.program_left_reg [5] = \cell_7_2.program_left_reg_reg[5] ;
  reg \cell_7_2.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_left_reg_reg[8]  <= \prog_7_2.data [40];
  assign \cell_7_2.program_left_reg [8] = \cell_7_2.program_left_reg_reg[8] ;
  reg \cell_7_2.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_left_reg_reg[9]  <= \prog_7_2.data [41];
  assign \cell_7_2.program_left_reg [9] = \cell_7_2.program_left_reg_reg[9] ;
  reg \cell_7_2.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_left_reg_reg[12]  <= \prog_7_2.data [44];
  assign \cell_7_2.program_left_reg [12] = \cell_7_2.program_left_reg_reg[12] ;
  reg \cell_7_2.program_left_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_left_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_left_reg_reg[13]  <= \prog_7_2.data [45];
  assign \cell_7_2.program_left_reg [13] = \cell_7_2.program_left_reg_reg[13] ;
  reg \cell_7_2.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_up_reg_reg[0]  <= \prog_7_2.data [0];
  assign \cell_7_2.program_up_reg [0] = \cell_7_2.program_up_reg_reg[0] ;
  reg \cell_7_2.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_up_reg_reg[1]  <= \prog_7_2.data [1];
  assign \cell_7_2.program_up_reg [1] = \cell_7_2.program_up_reg_reg[1] ;
  reg \cell_7_2.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_up_reg_reg[4]  <= \prog_7_2.data [4];
  assign \cell_7_2.program_up_reg [4] = \cell_7_2.program_up_reg_reg[4] ;
  reg \cell_7_2.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_up_reg_reg[5]  <= \prog_7_2.data [5];
  assign \cell_7_2.program_up_reg [5] = \cell_7_2.program_up_reg_reg[5] ;
  reg \cell_7_2.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_up_reg_reg[8]  <= \prog_7_2.data [8];
  assign \cell_7_2.program_up_reg [8] = \cell_7_2.program_up_reg_reg[8] ;
  reg \cell_7_2.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_up_reg_reg[9]  <= \prog_7_2.data [9];
  assign \cell_7_2.program_up_reg [9] = \cell_7_2.program_up_reg_reg[9] ;
  reg \cell_7_2.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_up_reg_reg[12]  <= \prog_7_2.data [12];
  assign \cell_7_2.program_up_reg [12] = \cell_7_2.program_up_reg_reg[12] ;
  reg \cell_7_2.program_up_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_2.program_up_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_2.program_up_reg_reg[13]  <= \prog_7_2.data [13];
  assign \cell_7_2.program_up_reg [13] = \cell_7_2.program_up_reg_reg[13] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_7.data [0] <= 1'h0;
    else if (_00007_) \state_6_7.data [0] <= _00225_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_7.data [1] <= 1'h0;
    else if (_00007_) \state_6_7.data [1] <= _00226_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_7.data [2] <= 1'h0;
    else if (_00007_) \state_6_7.data [2] <= _00227_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_7.data [3] <= 1'h0;
    else if (_00007_) \state_6_7.data [3] <= _00228_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [0] <= \prog_1_0.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [1] <= \prog_1_0.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [2] <= \prog_1_0.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [3] <= \prog_1_0.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [4] <= \prog_1_0.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [5] <= \prog_1_0.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [6] <= \prog_1_0.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [7] <= \prog_1_0.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [8] <= \prog_1_0.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [9] <= \prog_1_0.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [10] <= \prog_1_0.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [11] <= \prog_1_0.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [12] <= \prog_1_0.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [13] <= \prog_1_0.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [14] <= \prog_1_0.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [15] <= \prog_1_0.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [16] <= \prog_1_0.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [17] <= \prog_1_0.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [18] <= \prog_1_0.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [19] <= \prog_1_0.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [20] <= \prog_1_0.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [21] <= \prog_1_0.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [22] <= \prog_1_0.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [23] <= \prog_1_0.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [24] <= \prog_1_0.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [25] <= \prog_1_0.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [26] <= \prog_1_0.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [27] <= \prog_1_0.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [28] <= \prog_1_0.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [29] <= \prog_1_0.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [30] <= \prog_1_0.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [31] <= \prog_1_0.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [32] <= \prog_1_0.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [33] <= \prog_1_0.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [34] <= \prog_1_0.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [35] <= \prog_1_0.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [36] <= \prog_1_0.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [37] <= \prog_1_0.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [38] <= \prog_1_0.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [39] <= \prog_1_0.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [40] <= \prog_1_0.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [41] <= \prog_1_0.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [42] <= \prog_1_0.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [43] <= \prog_1_0.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [44] <= \prog_1_0.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [45] <= \prog_1_0.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [46] <= \prog_1_0.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [47] <= \prog_1_0.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [48] <= \prog_1_0.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [49] <= \prog_1_0.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [50] <= \prog_1_0.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [51] <= \prog_1_0.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [52] <= \prog_1_0.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [53] <= \prog_1_0.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [54] <= \prog_1_0.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [55] <= \prog_1_0.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [56] <= \prog_1_0.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [57] <= \prog_1_0.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [58] <= \prog_1_0.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [59] <= \prog_1_0.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [60] <= \prog_1_0.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [61] <= \prog_1_0.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [62] <= \prog_1_0.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_1_0.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_1_0.data [63] <= \prog_1_1.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [0] <= \prog_0_6.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [1] <= \prog_0_6.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [2] <= \prog_0_6.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [3] <= \prog_0_6.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [4] <= \prog_0_6.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [5] <= \prog_0_6.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [6] <= \prog_0_6.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [7] <= \prog_0_6.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [8] <= \prog_0_6.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [9] <= \prog_0_6.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [10] <= \prog_0_6.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [11] <= \prog_0_6.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [12] <= \prog_0_6.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [13] <= \prog_0_6.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [14] <= \prog_0_6.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [15] <= \prog_0_6.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [16] <= \prog_0_6.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [17] <= \prog_0_6.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [18] <= \prog_0_6.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [19] <= \prog_0_6.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [20] <= \prog_0_6.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [21] <= \prog_0_6.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [22] <= \prog_0_6.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [23] <= \prog_0_6.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [24] <= \prog_0_6.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [25] <= \prog_0_6.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [26] <= \prog_0_6.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [27] <= \prog_0_6.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [28] <= \prog_0_6.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [29] <= \prog_0_6.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [30] <= \prog_0_6.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [31] <= \prog_0_6.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [32] <= \prog_0_6.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [33] <= \prog_0_6.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [34] <= \prog_0_6.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [35] <= \prog_0_6.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [36] <= \prog_0_6.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [37] <= \prog_0_6.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [38] <= \prog_0_6.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [39] <= \prog_0_6.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [40] <= \prog_0_6.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [41] <= \prog_0_6.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [42] <= \prog_0_6.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [43] <= \prog_0_6.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [44] <= \prog_0_6.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [45] <= \prog_0_6.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [46] <= \prog_0_6.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [47] <= \prog_0_6.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [48] <= \prog_0_6.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [49] <= \prog_0_6.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [50] <= \prog_0_6.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [51] <= \prog_0_6.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [52] <= \prog_0_6.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [53] <= \prog_0_6.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [54] <= \prog_0_6.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [55] <= \prog_0_6.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [56] <= \prog_0_6.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [57] <= \prog_0_6.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [58] <= \prog_0_6.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [59] <= \prog_0_6.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [60] <= \prog_0_6.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [61] <= \prog_0_6.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [62] <= \prog_0_6.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_6.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_6.data [63] <= \prog_0_5.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [0] <= \prog_0_4.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [1] <= \prog_0_4.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [2] <= \prog_0_4.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [3] <= \prog_0_4.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [4] <= \prog_0_4.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [5] <= \prog_0_4.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [6] <= \prog_0_4.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [7] <= \prog_0_4.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [8] <= \prog_0_4.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [9] <= \prog_0_4.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [10] <= \prog_0_4.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [11] <= \prog_0_4.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [12] <= \prog_0_4.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [13] <= \prog_0_4.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [14] <= \prog_0_4.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [15] <= \prog_0_4.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [16] <= \prog_0_4.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [17] <= \prog_0_4.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [18] <= \prog_0_4.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [19] <= \prog_0_4.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [20] <= \prog_0_4.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [21] <= \prog_0_4.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [22] <= \prog_0_4.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [23] <= \prog_0_4.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [24] <= \prog_0_4.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [25] <= \prog_0_4.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [26] <= \prog_0_4.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [27] <= \prog_0_4.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [28] <= \prog_0_4.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [29] <= \prog_0_4.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [30] <= \prog_0_4.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [31] <= \prog_0_4.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [32] <= \prog_0_4.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [33] <= \prog_0_4.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [34] <= \prog_0_4.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [35] <= \prog_0_4.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [36] <= \prog_0_4.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [37] <= \prog_0_4.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [38] <= \prog_0_4.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [39] <= \prog_0_4.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [40] <= \prog_0_4.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [41] <= \prog_0_4.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [42] <= \prog_0_4.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [43] <= \prog_0_4.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [44] <= \prog_0_4.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [45] <= \prog_0_4.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [46] <= \prog_0_4.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [47] <= \prog_0_4.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [48] <= \prog_0_4.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [49] <= \prog_0_4.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [50] <= \prog_0_4.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [51] <= \prog_0_4.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [52] <= \prog_0_4.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [53] <= \prog_0_4.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [54] <= \prog_0_4.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [55] <= \prog_0_4.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [56] <= \prog_0_4.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [57] <= \prog_0_4.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [58] <= \prog_0_4.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [59] <= \prog_0_4.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [60] <= \prog_0_4.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [61] <= \prog_0_4.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [62] <= \prog_0_4.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_4.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_4.data [63] <= \prog_0_3.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [0] <= \prog_0_3.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [1] <= \prog_0_3.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [2] <= \prog_0_3.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [3] <= \prog_0_3.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [4] <= \prog_0_3.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [5] <= \prog_0_3.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [6] <= \prog_0_3.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [7] <= \prog_0_3.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [8] <= \prog_0_3.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [9] <= \prog_0_3.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [10] <= \prog_0_3.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [11] <= \prog_0_3.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [12] <= \prog_0_3.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [13] <= \prog_0_3.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [14] <= \prog_0_3.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [15] <= \prog_0_3.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [16] <= \prog_0_3.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [17] <= \prog_0_3.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [18] <= \prog_0_3.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [19] <= \prog_0_3.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [20] <= \prog_0_3.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [21] <= \prog_0_3.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [22] <= \prog_0_3.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [23] <= \prog_0_3.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [24] <= \prog_0_3.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [25] <= \prog_0_3.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [26] <= \prog_0_3.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [27] <= \prog_0_3.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [28] <= \prog_0_3.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [29] <= \prog_0_3.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [30] <= \prog_0_3.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [31] <= \prog_0_3.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [32] <= \prog_0_3.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [33] <= \prog_0_3.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [34] <= \prog_0_3.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [35] <= \prog_0_3.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [36] <= \prog_0_3.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [37] <= \prog_0_3.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [38] <= \prog_0_3.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [39] <= \prog_0_3.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [40] <= \prog_0_3.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [41] <= \prog_0_3.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [42] <= \prog_0_3.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [43] <= \prog_0_3.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [44] <= \prog_0_3.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [45] <= \prog_0_3.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [46] <= \prog_0_3.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [47] <= \prog_0_3.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [48] <= \prog_0_3.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [49] <= \prog_0_3.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [50] <= \prog_0_3.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [51] <= \prog_0_3.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [52] <= \prog_0_3.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [53] <= \prog_0_3.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [54] <= \prog_0_3.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [55] <= \prog_0_3.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [56] <= \prog_0_3.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [57] <= \prog_0_3.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [58] <= \prog_0_3.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [59] <= \prog_0_3.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [60] <= \prog_0_3.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [61] <= \prog_0_3.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [62] <= \prog_0_3.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_3.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_3.data [63] <= \prog_0_2.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [0] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [0] <= \prog_0_1.data [1];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [1] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [1] <= \prog_0_1.data [2];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [2] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [2] <= \prog_0_1.data [3];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [3] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [3] <= \prog_0_1.data [4];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [4] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [4] <= \prog_0_1.data [5];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [5] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [5] <= \prog_0_1.data [6];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [6] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [6] <= \prog_0_1.data [7];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [7] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [7] <= \prog_0_1.data [8];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [8] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [8] <= \prog_0_1.data [9];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [9] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [9] <= \prog_0_1.data [10];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [10] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [10] <= \prog_0_1.data [11];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [11] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [11] <= \prog_0_1.data [12];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [12] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [12] <= \prog_0_1.data [13];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [13] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [13] <= \prog_0_1.data [14];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [14] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [14] <= \prog_0_1.data [15];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [15] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [15] <= \prog_0_1.data [16];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [16] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [16] <= \prog_0_1.data [17];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [17] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [17] <= \prog_0_1.data [18];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [18] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [18] <= \prog_0_1.data [19];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [19] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [19] <= \prog_0_1.data [20];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [20] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [20] <= \prog_0_1.data [21];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [21] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [21] <= \prog_0_1.data [22];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [22] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [22] <= \prog_0_1.data [23];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [23] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [23] <= \prog_0_1.data [24];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [24] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [24] <= \prog_0_1.data [25];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [25] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [25] <= \prog_0_1.data [26];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [26] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [26] <= \prog_0_1.data [27];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [27] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [27] <= \prog_0_1.data [28];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [28] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [28] <= \prog_0_1.data [29];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [29] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [29] <= \prog_0_1.data [30];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [30] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [30] <= \prog_0_1.data [31];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [31] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [31] <= \prog_0_1.data [32];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [32] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [32] <= \prog_0_1.data [33];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [33] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [33] <= \prog_0_1.data [34];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [34] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [34] <= \prog_0_1.data [35];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [35] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [35] <= \prog_0_1.data [36];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [36] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [36] <= \prog_0_1.data [37];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [37] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [37] <= \prog_0_1.data [38];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [38] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [38] <= \prog_0_1.data [39];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [39] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [39] <= \prog_0_1.data [40];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [40] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [40] <= \prog_0_1.data [41];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [41] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [41] <= \prog_0_1.data [42];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [42] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [42] <= \prog_0_1.data [43];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [43] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [43] <= \prog_0_1.data [44];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [44] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [44] <= \prog_0_1.data [45];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [45] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [45] <= \prog_0_1.data [46];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [46] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [46] <= \prog_0_1.data [47];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [47] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [47] <= \prog_0_1.data [48];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [48] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [48] <= \prog_0_1.data [49];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [49] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [49] <= \prog_0_1.data [50];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [50] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [50] <= \prog_0_1.data [51];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [51] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [51] <= \prog_0_1.data [52];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [52] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [52] <= \prog_0_1.data [53];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [53] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [53] <= \prog_0_1.data [54];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [54] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [54] <= \prog_0_1.data [55];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [55] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [55] <= \prog_0_1.data [56];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [56] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [56] <= \prog_0_1.data [57];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [57] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [57] <= \prog_0_1.data [58];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [58] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [58] <= \prog_0_1.data [59];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [59] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [59] <= \prog_0_1.data [60];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [60] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [60] <= \prog_0_1.data [61];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [61] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [61] <= \prog_0_1.data [62];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [62] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [62] <= \prog_0_1.data [63];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:103" *)
  always @(posedge clk)
    if (_00002_) \prog_0_1.data [63] <= 1'h0;
    else if (global_program_mem_enable) \prog_0_1.data [63] <= \prog_0_0.data [0];
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_3.data [0] <= 1'h0;
    else if (_00007_) \state_5_3.data [0] <= _00177_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_3.data [1] <= 1'h0;
    else if (_00007_) \state_5_3.data [1] <= _00178_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_3.data [2] <= 1'h0;
    else if (_00007_) \state_5_3.data [2] <= _00179_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_3.data [3] <= 1'h0;
    else if (_00007_) \state_5_3.data [3] <= _00180_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_7.out_reg [0] <= 1'h0;
    else if (global_run_enable) \cell_7_7.out_reg [0] <= \cell_7_7.f_up ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_7.out_reg [1] <= 1'h0;
    else if (global_run_enable) \cell_7_7.out_reg [1] <= \cell_7_7.f_down ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_7.out_reg [2] <= 1'h0;
    else if (global_run_enable) \cell_7_7.out_reg [2] <= \cell_7_7.f_left ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_7.out_reg [3] <= 1'h0;
    else if (global_run_enable) \cell_7_7.out_reg [3] <= \cell_7_7.f_right ;
  reg \cell_7_7.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_right_reg_reg[0]  <= \prog_7_7.data [48];
  assign \cell_7_7.program_right_reg [0] = \cell_7_7.program_right_reg_reg[0] ;
  reg \cell_7_7.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_right_reg_reg[1]  <= \prog_7_7.data [49];
  assign \cell_7_7.program_right_reg [1] = \cell_7_7.program_right_reg_reg[1] ;
  reg \cell_7_7.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_right_reg_reg[4]  <= \prog_7_7.data [52];
  assign \cell_7_7.program_right_reg [4] = \cell_7_7.program_right_reg_reg[4] ;
  reg \cell_7_7.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_right_reg_reg[5]  <= \prog_7_7.data [53];
  assign \cell_7_7.program_right_reg [5] = \cell_7_7.program_right_reg_reg[5] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_5.data [0] <= 1'h0;
    else if (_00007_) \state_6_5.data [0] <= _00217_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_5.data [1] <= 1'h0;
    else if (_00007_) \state_6_5.data [1] <= _00218_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_5.data [2] <= 1'h0;
    else if (_00007_) \state_6_5.data [2] <= _00219_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_5.data [3] <= 1'h0;
    else if (_00007_) \state_6_5.data [3] <= _00220_;
  reg \cell_7_7.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_left_reg_reg[0]  <= \prog_7_7.data [32];
  assign \cell_7_7.program_left_reg [0] = \cell_7_7.program_left_reg_reg[0] ;
  reg \cell_7_7.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_left_reg_reg[1]  <= \prog_7_7.data [33];
  assign \cell_7_7.program_left_reg [1] = \cell_7_7.program_left_reg_reg[1] ;
  reg \cell_7_7.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_left_reg_reg[4]  <= \prog_7_7.data [36];
  assign \cell_7_7.program_left_reg [4] = \cell_7_7.program_left_reg_reg[4] ;
  reg \cell_7_7.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_7.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_7.program_left_reg_reg[5]  <= \prog_7_7.data [37];
  assign \cell_7_7.program_left_reg [5] = \cell_7_7.program_left_reg_reg[5] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_2.data [0] <= 1'h0;
    else if (_00007_) \state_5_2.data [0] <= _00173_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_2.data [1] <= 1'h0;
    else if (_00007_) \state_5_2.data [1] <= _00174_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_2.data [2] <= 1'h0;
    else if (_00007_) \state_5_2.data [2] <= _00175_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_2.data [3] <= 1'h0;
    else if (_00007_) \state_5_2.data [3] <= _00176_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_4.data [0] <= 1'h0;
    else if (_00007_) \state_6_4.data [0] <= _00213_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_4.data [1] <= 1'h0;
    else if (_00007_) \state_6_4.data [1] <= _00214_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_4.data [2] <= 1'h0;
    else if (_00007_) \state_6_4.data [2] <= _00215_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_4.data [3] <= 1'h0;
    else if (_00007_) \state_6_4.data [3] <= _00216_;
  reg \cell_7_6.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_right_reg_reg[0]  <= \prog_7_6.data [48];
  assign \cell_7_6.program_right_reg [0] = \cell_7_6.program_right_reg_reg[0] ;
  reg \cell_7_6.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_right_reg_reg[1]  <= \prog_7_6.data [49];
  assign \cell_7_6.program_right_reg [1] = \cell_7_6.program_right_reg_reg[1] ;
  reg \cell_7_6.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_right_reg_reg[4]  <= \prog_7_6.data [52];
  assign \cell_7_6.program_right_reg [4] = \cell_7_6.program_right_reg_reg[4] ;
  reg \cell_7_6.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_right_reg_reg[5]  <= \prog_7_6.data [53];
  assign \cell_7_6.program_right_reg [5] = \cell_7_6.program_right_reg_reg[5] ;
  reg \cell_7_6.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_right_reg_reg[8]  <= \prog_7_6.data [56];
  assign \cell_7_6.program_right_reg [8] = \cell_7_6.program_right_reg_reg[8] ;
  reg \cell_7_6.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_right_reg_reg[9]  <= \prog_7_6.data [57];
  assign \cell_7_6.program_right_reg [9] = \cell_7_6.program_right_reg_reg[9] ;
  reg \cell_7_6.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_right_reg_reg[12]  <= \prog_7_6.data [60];
  assign \cell_7_6.program_right_reg [12] = \cell_7_6.program_right_reg_reg[12] ;
  reg \cell_7_6.program_right_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_right_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_right_reg_reg[13]  <= \prog_7_6.data [61];
  assign \cell_7_6.program_right_reg [13] = \cell_7_6.program_right_reg_reg[13] ;
  reg \cell_7_6.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_left_reg_reg[0]  <= \prog_7_6.data [32];
  assign \cell_7_6.program_left_reg [0] = \cell_7_6.program_left_reg_reg[0] ;
  reg \cell_7_6.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_left_reg_reg[1]  <= \prog_7_6.data [33];
  assign \cell_7_6.program_left_reg [1] = \cell_7_6.program_left_reg_reg[1] ;
  reg \cell_7_6.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_left_reg_reg[4]  <= \prog_7_6.data [36];
  assign \cell_7_6.program_left_reg [4] = \cell_7_6.program_left_reg_reg[4] ;
  reg \cell_7_6.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_left_reg_reg[5]  <= \prog_7_6.data [37];
  assign \cell_7_6.program_left_reg [5] = \cell_7_6.program_left_reg_reg[5] ;
  reg \cell_7_6.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_left_reg_reg[8]  <= \prog_7_6.data [40];
  assign \cell_7_6.program_left_reg [8] = \cell_7_6.program_left_reg_reg[8] ;
  reg \cell_7_6.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_left_reg_reg[9]  <= \prog_7_6.data [41];
  assign \cell_7_6.program_left_reg [9] = \cell_7_6.program_left_reg_reg[9] ;
  reg \cell_7_6.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_left_reg_reg[12]  <= \prog_7_6.data [44];
  assign \cell_7_6.program_left_reg [12] = \cell_7_6.program_left_reg_reg[12] ;
  reg \cell_7_6.program_left_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_left_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_left_reg_reg[13]  <= \prog_7_6.data [45];
  assign \cell_7_6.program_left_reg [13] = \cell_7_6.program_left_reg_reg[13] ;
  reg \cell_7_6.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_up_reg_reg[0]  <= \prog_7_6.data [0];
  assign \cell_7_6.program_up_reg [0] = \cell_7_6.program_up_reg_reg[0] ;
  reg \cell_7_6.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_up_reg_reg[1]  <= \prog_7_6.data [1];
  assign \cell_7_6.program_up_reg [1] = \cell_7_6.program_up_reg_reg[1] ;
  reg \cell_7_6.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_up_reg_reg[4]  <= \prog_7_6.data [4];
  assign \cell_7_6.program_up_reg [4] = \cell_7_6.program_up_reg_reg[4] ;
  reg \cell_7_6.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_up_reg_reg[5]  <= \prog_7_6.data [5];
  assign \cell_7_6.program_up_reg [5] = \cell_7_6.program_up_reg_reg[5] ;
  reg \cell_7_6.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_up_reg_reg[8]  <= \prog_7_6.data [8];
  assign \cell_7_6.program_up_reg [8] = \cell_7_6.program_up_reg_reg[8] ;
  reg \cell_7_6.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_up_reg_reg[9]  <= \prog_7_6.data [9];
  assign \cell_7_6.program_up_reg [9] = \cell_7_6.program_up_reg_reg[9] ;
  reg \cell_7_6.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_up_reg_reg[12]  <= \prog_7_6.data [12];
  assign \cell_7_6.program_up_reg [12] = \cell_7_6.program_up_reg_reg[12] ;
  reg \cell_7_6.program_up_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_6.program_up_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_6.program_up_reg_reg[13]  <= \prog_7_6.data [13];
  assign \cell_7_6.program_up_reg [13] = \cell_7_6.program_up_reg_reg[13] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_3.data [0] <= 1'h0;
    else if (_00007_) \state_6_3.data [0] <= _00209_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_3.data [1] <= 1'h0;
    else if (_00007_) \state_6_3.data [1] <= _00210_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_3.data [2] <= 1'h0;
    else if (_00007_) \state_6_3.data [2] <= _00211_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_3.data [3] <= 1'h0;
    else if (_00007_) \state_6_3.data [3] <= _00212_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_1.data [0] <= 1'h0;
    else if (_00007_) \state_5_1.data [0] <= _00169_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_1.data [1] <= 1'h0;
    else if (_00007_) \state_5_1.data [1] <= _00170_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_1.data [2] <= 1'h0;
    else if (_00007_) \state_5_1.data [2] <= _00171_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_1.data [3] <= 1'h0;
    else if (_00007_) \state_5_1.data [3] <= _00172_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_2.data [0] <= 1'h0;
    else if (_00007_) \state_6_2.data [0] <= _00205_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_2.data [1] <= 1'h0;
    else if (_00007_) \state_6_2.data [1] <= _00206_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_2.data [2] <= 1'h0;
    else if (_00007_) \state_6_2.data [2] <= _00207_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_2.data [3] <= 1'h0;
    else if (_00007_) \state_6_2.data [3] <= _00208_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_7.data [0] <= 1'h0;
    else if (_00007_) \state_4_7.data [0] <= _00161_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_7.data [1] <= 1'h0;
    else if (_00007_) \state_4_7.data [1] <= _00162_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_7.data [2] <= 1'h0;
    else if (_00007_) \state_4_7.data [2] <= _00163_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_7.data [3] <= 1'h0;
    else if (_00007_) \state_4_7.data [3] <= _00164_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_1.data [0] <= 1'h0;
    else if (_00007_) \state_6_1.data [0] <= _00201_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_1.data [1] <= 1'h0;
    else if (_00007_) \state_6_1.data [1] <= _00202_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_1.data [2] <= 1'h0;
    else if (_00007_) \state_6_1.data [2] <= _00203_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_1.data [3] <= 1'h0;
    else if (_00007_) \state_6_1.data [3] <= _00204_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_6.data [0] <= 1'h0;
    else if (_00007_) \state_4_6.data [0] <= _00157_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_6.data [1] <= 1'h0;
    else if (_00007_) \state_4_6.data [1] <= _00158_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_6.data [2] <= 1'h0;
    else if (_00007_) \state_4_6.data [2] <= _00159_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_6.data [3] <= 1'h0;
    else if (_00007_) \state_4_6.data [3] <= _00160_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_0.data [0] <= 1'h0;
    else if (_00007_) \state_6_0.data [0] <= _00197_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_0.data [1] <= 1'h0;
    else if (_00007_) \state_6_0.data [1] <= _00198_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_0.data [2] <= 1'h0;
    else if (_00007_) \state_6_0.data [2] <= _00199_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_6_0.data [3] <= 1'h0;
    else if (_00007_) \state_6_0.data [3] <= _00200_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_5.data [0] <= 1'h0;
    else if (_00007_) \state_4_5.data [0] <= _00153_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_5.data [1] <= 1'h0;
    else if (_00007_) \state_4_5.data [1] <= _00154_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_5.data [2] <= 1'h0;
    else if (_00007_) \state_4_5.data [2] <= _00155_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_5.data [3] <= 1'h0;
    else if (_00007_) \state_4_5.data [3] <= _00156_;
  reg \cell_7_4.out_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_4.out_reg_reg[0]  <= 1'h0;
    else if (global_run_enable) \cell_7_4.out_reg_reg[0]  <= \cell_7_4.f_up ;
  assign \cell_7_4.out_reg [0] = \cell_7_4.out_reg_reg[0] ;
  reg \cell_7_4.out_reg_reg[2]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_4.out_reg_reg[2]  <= 1'h0;
    else if (global_run_enable) \cell_7_4.out_reg_reg[2]  <= \cell_7_4.f_left ;
  assign \cell_7_4.out_reg [2] = \cell_7_4.out_reg_reg[2] ;
  reg \cell_7_4.out_reg_reg[3]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:41" *)
  always @(posedge clk)
    if (_00001_) \cell_7_4.out_reg_reg[3]  <= 1'h0;
    else if (global_run_enable) \cell_7_4.out_reg_reg[3]  <= \cell_7_4.f_right ;
  assign \cell_7_4.out_reg [3] = \cell_7_4.out_reg_reg[3] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_7.data [0] <= 1'h0;
    else if (_00007_) \state_5_7.data [0] <= _00193_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_7.data [1] <= 1'h0;
    else if (_00007_) \state_5_7.data [1] <= _00194_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_7.data [2] <= 1'h0;
    else if (_00007_) \state_5_7.data [2] <= _00195_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_7.data [3] <= 1'h0;
    else if (_00007_) \state_5_7.data [3] <= _00196_;
  reg \cell_7_4.program_right_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_right_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_right_reg_reg[0]  <= \prog_7_4.data [48];
  assign \cell_7_4.program_right_reg [0] = \cell_7_4.program_right_reg_reg[0] ;
  reg \cell_7_4.program_right_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_right_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_right_reg_reg[1]  <= \prog_7_4.data [49];
  assign \cell_7_4.program_right_reg [1] = \cell_7_4.program_right_reg_reg[1] ;
  reg \cell_7_4.program_right_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_right_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_right_reg_reg[4]  <= \prog_7_4.data [52];
  assign \cell_7_4.program_right_reg [4] = \cell_7_4.program_right_reg_reg[4] ;
  reg \cell_7_4.program_right_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_right_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_right_reg_reg[5]  <= \prog_7_4.data [53];
  assign \cell_7_4.program_right_reg [5] = \cell_7_4.program_right_reg_reg[5] ;
  reg \cell_7_4.program_right_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_right_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_right_reg_reg[8]  <= \prog_7_4.data [56];
  assign \cell_7_4.program_right_reg [8] = \cell_7_4.program_right_reg_reg[8] ;
  reg \cell_7_4.program_right_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_right_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_right_reg_reg[9]  <= \prog_7_4.data [57];
  assign \cell_7_4.program_right_reg [9] = \cell_7_4.program_right_reg_reg[9] ;
  reg \cell_7_4.program_right_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_right_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_right_reg_reg[12]  <= \prog_7_4.data [60];
  assign \cell_7_4.program_right_reg [12] = \cell_7_4.program_right_reg_reg[12] ;
  reg \cell_7_4.program_right_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:52" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_right_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_right_reg_reg[13]  <= \prog_7_4.data [61];
  assign \cell_7_4.program_right_reg [13] = \cell_7_4.program_right_reg_reg[13] ;
  reg \cell_7_4.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_left_reg_reg[0]  <= \prog_7_4.data [32];
  assign \cell_7_4.program_left_reg [0] = \cell_7_4.program_left_reg_reg[0] ;
  reg \cell_7_4.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_left_reg_reg[1]  <= \prog_7_4.data [33];
  assign \cell_7_4.program_left_reg [1] = \cell_7_4.program_left_reg_reg[1] ;
  reg \cell_7_4.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_left_reg_reg[4]  <= \prog_7_4.data [36];
  assign \cell_7_4.program_left_reg [4] = \cell_7_4.program_left_reg_reg[4] ;
  reg \cell_7_4.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_left_reg_reg[5]  <= \prog_7_4.data [37];
  assign \cell_7_4.program_left_reg [5] = \cell_7_4.program_left_reg_reg[5] ;
  reg \cell_7_4.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_left_reg_reg[8]  <= \prog_7_4.data [40];
  assign \cell_7_4.program_left_reg [8] = \cell_7_4.program_left_reg_reg[8] ;
  reg \cell_7_4.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_left_reg_reg[9]  <= \prog_7_4.data [41];
  assign \cell_7_4.program_left_reg [9] = \cell_7_4.program_left_reg_reg[9] ;
  reg \cell_7_4.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_left_reg_reg[12]  <= \prog_7_4.data [44];
  assign \cell_7_4.program_left_reg [12] = \cell_7_4.program_left_reg_reg[12] ;
  reg \cell_7_4.program_left_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_left_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_left_reg_reg[13]  <= \prog_7_4.data [45];
  assign \cell_7_4.program_left_reg [13] = \cell_7_4.program_left_reg_reg[13] ;
  reg \cell_7_4.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_up_reg_reg[0]  <= \prog_7_4.data [0];
  assign \cell_7_4.program_up_reg [0] = \cell_7_4.program_up_reg_reg[0] ;
  reg \cell_7_4.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_up_reg_reg[1]  <= \prog_7_4.data [1];
  assign \cell_7_4.program_up_reg [1] = \cell_7_4.program_up_reg_reg[1] ;
  reg \cell_7_4.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_up_reg_reg[4]  <= \prog_7_4.data [4];
  assign \cell_7_4.program_up_reg [4] = \cell_7_4.program_up_reg_reg[4] ;
  reg \cell_7_4.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_up_reg_reg[5]  <= \prog_7_4.data [5];
  assign \cell_7_4.program_up_reg [5] = \cell_7_4.program_up_reg_reg[5] ;
  reg \cell_7_4.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_up_reg_reg[8]  <= \prog_7_4.data [8];
  assign \cell_7_4.program_up_reg [8] = \cell_7_4.program_up_reg_reg[8] ;
  reg \cell_7_4.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_up_reg_reg[9]  <= \prog_7_4.data [9];
  assign \cell_7_4.program_up_reg [9] = \cell_7_4.program_up_reg_reg[9] ;
  reg \cell_7_4.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_up_reg_reg[12]  <= \prog_7_4.data [12];
  assign \cell_7_4.program_up_reg [12] = \cell_7_4.program_up_reg_reg[12] ;
  reg \cell_7_4.program_up_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_4.program_up_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_4.program_up_reg_reg[13]  <= \prog_7_4.data [13];
  assign \cell_7_4.program_up_reg [13] = \cell_7_4.program_up_reg_reg[13] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_4.data [0] <= 1'h0;
    else if (_00007_) \state_4_4.data [0] <= _00149_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_4.data [1] <= 1'h0;
    else if (_00007_) \state_4_4.data [1] <= _00150_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_4.data [2] <= 1'h0;
    else if (_00007_) \state_4_4.data [2] <= _00151_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_4.data [3] <= 1'h0;
    else if (_00007_) \state_4_4.data [3] <= _00152_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_6.data [0] <= 1'h0;
    else if (_00007_) \state_5_6.data [0] <= _00189_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_6.data [1] <= 1'h0;
    else if (_00007_) \state_5_6.data [1] <= _00190_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_6.data [2] <= 1'h0;
    else if (_00007_) \state_5_6.data [2] <= _00191_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_6.data [3] <= 1'h0;
    else if (_00007_) \state_5_6.data [3] <= _00192_;
  reg \cell_7_3.program_left_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_left_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_left_reg_reg[0]  <= \prog_7_3.data [32];
  assign \cell_7_3.program_left_reg [0] = \cell_7_3.program_left_reg_reg[0] ;
  reg \cell_7_3.program_left_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_left_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_left_reg_reg[1]  <= \prog_7_3.data [33];
  assign \cell_7_3.program_left_reg [1] = \cell_7_3.program_left_reg_reg[1] ;
  reg \cell_7_3.program_left_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_left_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_left_reg_reg[4]  <= \prog_7_3.data [36];
  assign \cell_7_3.program_left_reg [4] = \cell_7_3.program_left_reg_reg[4] ;
  reg \cell_7_3.program_left_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_left_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_left_reg_reg[5]  <= \prog_7_3.data [37];
  assign \cell_7_3.program_left_reg [5] = \cell_7_3.program_left_reg_reg[5] ;
  reg \cell_7_3.program_left_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_left_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_left_reg_reg[8]  <= \prog_7_3.data [40];
  assign \cell_7_3.program_left_reg [8] = \cell_7_3.program_left_reg_reg[8] ;
  reg \cell_7_3.program_left_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_left_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_left_reg_reg[9]  <= \prog_7_3.data [41];
  assign \cell_7_3.program_left_reg [9] = \cell_7_3.program_left_reg_reg[9] ;
  reg \cell_7_3.program_left_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_left_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_left_reg_reg[12]  <= \prog_7_3.data [44];
  assign \cell_7_3.program_left_reg [12] = \cell_7_3.program_left_reg_reg[12] ;
  reg \cell_7_3.program_left_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:51" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_left_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_left_reg_reg[13]  <= \prog_7_3.data [45];
  assign \cell_7_3.program_left_reg [13] = \cell_7_3.program_left_reg_reg[13] ;
  reg \cell_7_3.program_up_reg_reg[0]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_up_reg_reg[0]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_up_reg_reg[0]  <= \prog_7_3.data [0];
  assign \cell_7_3.program_up_reg [0] = \cell_7_3.program_up_reg_reg[0] ;
  reg \cell_7_3.program_up_reg_reg[1]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_up_reg_reg[1]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_up_reg_reg[1]  <= \prog_7_3.data [1];
  assign \cell_7_3.program_up_reg [1] = \cell_7_3.program_up_reg_reg[1] ;
  reg \cell_7_3.program_up_reg_reg[4]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_up_reg_reg[4]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_up_reg_reg[4]  <= \prog_7_3.data [4];
  assign \cell_7_3.program_up_reg [4] = \cell_7_3.program_up_reg_reg[4] ;
  reg \cell_7_3.program_up_reg_reg[5]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_up_reg_reg[5]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_up_reg_reg[5]  <= \prog_7_3.data [5];
  assign \cell_7_3.program_up_reg [5] = \cell_7_3.program_up_reg_reg[5] ;
  reg \cell_7_3.program_up_reg_reg[8]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_up_reg_reg[8]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_up_reg_reg[8]  <= \prog_7_3.data [8];
  assign \cell_7_3.program_up_reg [8] = \cell_7_3.program_up_reg_reg[8] ;
  reg \cell_7_3.program_up_reg_reg[9]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_up_reg_reg[9]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_up_reg_reg[9]  <= \prog_7_3.data [9];
  assign \cell_7_3.program_up_reg [9] = \cell_7_3.program_up_reg_reg[9] ;
  reg \cell_7_3.program_up_reg_reg[12]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_up_reg_reg[12]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_up_reg_reg[12]  <= \prog_7_3.data [12];
  assign \cell_7_3.program_up_reg [12] = \cell_7_3.program_up_reg_reg[12] ;
  reg \cell_7_3.program_up_reg_reg[13]  = 1'h0;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:49" *)
  always @(posedge clk)
    if (_00000_) \cell_7_3.program_up_reg_reg[13]  <= 1'h0;
    else if (global_program_enable) \cell_7_3.program_up_reg_reg[13]  <= \prog_7_3.data [13];
  assign \cell_7_3.program_up_reg [13] = \cell_7_3.program_up_reg_reg[13] ;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_3.data [0] <= 1'h0;
    else if (_00007_) \state_4_3.data [0] <= _00145_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_3.data [1] <= 1'h0;
    else if (_00007_) \state_4_3.data [1] <= _00146_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_3.data [2] <= 1'h0;
    else if (_00007_) \state_4_3.data [2] <= _00147_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_3.data [3] <= 1'h0;
    else if (_00007_) \state_4_3.data [3] <= _00148_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_2.data [0] <= 1'h0;
    else if (_00007_) \state_4_2.data [0] <= _00141_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_2.data [1] <= 1'h0;
    else if (_00007_) \state_4_2.data [1] <= _00142_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_2.data [2] <= 1'h0;
    else if (_00007_) \state_4_2.data [2] <= _00143_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_4_2.data [3] <= 1'h0;
    else if (_00007_) \state_4_2.data [3] <= _00144_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_4.data [0] <= 1'h0;
    else if (_00007_) \state_5_4.data [0] <= _00181_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_4.data [1] <= 1'h0;
    else if (_00007_) \state_5_4.data [1] <= _00182_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_4.data [2] <= 1'h0;
    else if (_00007_) \state_5_4.data [2] <= _00183_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_4.data [3] <= 1'h0;
    else if (_00007_) \state_5_4.data [3] <= _00184_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_5.data [0] <= 1'h0;
    else if (_00007_) \state_5_5.data [0] <= _00185_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_5.data [1] <= 1'h0;
    else if (_00007_) \state_5_5.data [1] <= _00186_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_5.data [2] <= 1'h0;
    else if (_00007_) \state_5_5.data [2] <= _00187_;
  (* src = "/Users/stefan/Projects/bitgrid-ideas/./hw.py:133" *)
  always @(posedge clk)
    if (_00008_) \state_5_5.data [3] <= 1'h0;
    else if (_00007_) \state_5_5.data [3] <= _00188_;
  assign \cell_0_0.clk  = clk;
  assign \cell_0_0.in_concat  = { \cell_0_1.out_reg [2], 1'h0, \cell_1_0.out_reg [0], 1'h0 };
  assign \cell_0_0.in_down  = \cell_1_0.out_reg [0];
  assign \cell_0_0.in_left  = 1'h0;
  assign \cell_0_0.in_right  = \cell_0_1.out_reg [2];
  assign \cell_0_0.in_up  = 1'h0;
  assign \cell_0_0.out_down  = \cell_0_0.out_reg [1];
  assign \cell_0_0.out_left  = \cell_0_0.out_reg [2];
  assign \cell_0_0.out_right  = \cell_0_0.out_reg [3];
  assign \cell_0_0.out_up  = \cell_0_0.out_reg [0];
  assign \cell_0_0.port$1104$0  = \prog_0_0.data ;
  assign \cell_0_0.program_down  = \prog_0_0.data [31:16];
  assign \cell_0_0.program_enable  = global_program_enable;
  assign \cell_0_0.program_left  = \prog_0_0.data [47:32];
  assign \cell_0_0.program_right  = \prog_0_0.data [63:48];
  assign \cell_0_0.program_rst  = global_program_rst;
  assign \cell_0_0.program_up  = \prog_0_0.data [15:0];
  assign \cell_0_0.rst  = rst;
  assign \cell_0_0.run_enable  = global_run_enable;
  assign \cell_0_0.run_rst  = global_run_rst;
  assign \cell_0_1.clk  = clk;
  assign \cell_0_1.in_concat  = { \cell_0_2.out_reg [2], \cell_0_0.out_reg [3], \cell_1_1.out_reg [0], 1'h0 };
  assign \cell_0_1.in_down  = \cell_1_1.out_reg [0];
  assign \cell_0_1.in_left  = \cell_0_0.out_reg [3];
  assign \cell_0_1.in_right  = \cell_0_2.out_reg [2];
  assign \cell_0_1.in_up  = 1'h0;
  assign \cell_0_1.out_down  = \cell_0_1.out_reg [1];
  assign \cell_0_1.out_left  = \cell_0_1.out_reg [2];
  assign \cell_0_1.out_right  = \cell_0_1.out_reg [3];
  assign \cell_0_1.out_up  = \cell_0_1.out_reg [0];
  assign \cell_0_1.port$1124$0  = \prog_0_1.data ;
  assign \cell_0_1.program_down  = \prog_0_1.data [31:16];
  assign \cell_0_1.program_enable  = global_program_enable;
  assign \cell_0_1.program_left  = \prog_0_1.data [47:32];
  assign \cell_0_1.program_right  = \prog_0_1.data [63:48];
  assign \cell_0_1.program_rst  = global_program_rst;
  assign \cell_0_1.program_up  = \prog_0_1.data [15:0];
  assign \cell_0_1.rst  = rst;
  assign \cell_0_1.run_enable  = global_run_enable;
  assign \cell_0_1.run_rst  = global_run_rst;
  assign \cell_0_2.clk  = clk;
  assign \cell_0_2.in_concat  = { \cell_0_3.out_reg [2], \cell_0_1.out_reg [3], \cell_1_2.out_reg [0], 1'h0 };
  assign \cell_0_2.in_down  = \cell_1_2.out_reg [0];
  assign \cell_0_2.in_left  = \cell_0_1.out_reg [3];
  assign \cell_0_2.in_right  = \cell_0_3.out_reg [2];
  assign \cell_0_2.in_up  = 1'h0;
  assign \cell_0_2.out_down  = \cell_0_2.out_reg [1];
  assign \cell_0_2.out_left  = \cell_0_2.out_reg [2];
  assign \cell_0_2.out_right  = \cell_0_2.out_reg [3];
  assign \cell_0_2.out_up  = \cell_0_2.out_reg [0];
  assign \cell_0_2.port$1144$0  = \prog_0_2.data ;
  assign \cell_0_2.program_down  = \prog_0_2.data [31:16];
  assign \cell_0_2.program_enable  = global_program_enable;
  assign \cell_0_2.program_left  = \prog_0_2.data [47:32];
  assign \cell_0_2.program_right  = \prog_0_2.data [63:48];
  assign \cell_0_2.program_rst  = global_program_rst;
  assign \cell_0_2.program_up  = \prog_0_2.data [15:0];
  assign \cell_0_2.rst  = rst;
  assign \cell_0_2.run_enable  = global_run_enable;
  assign \cell_0_2.run_rst  = global_run_rst;
  assign \cell_0_3.clk  = clk;
  assign \cell_0_3.in_concat  = { \cell_0_4.out_reg [2], \cell_0_2.out_reg [3], \cell_1_3.out_reg [0], 1'h0 };
  assign \cell_0_3.in_down  = \cell_1_3.out_reg [0];
  assign \cell_0_3.in_left  = \cell_0_2.out_reg [3];
  assign \cell_0_3.in_right  = \cell_0_4.out_reg [2];
  assign \cell_0_3.in_up  = 1'h0;
  assign \cell_0_3.out_down  = \cell_0_3.out_reg [1];
  assign \cell_0_3.out_left  = \cell_0_3.out_reg [2];
  assign \cell_0_3.out_right  = \cell_0_3.out_reg [3];
  assign \cell_0_3.out_up  = \cell_0_3.out_reg [0];
  assign \cell_0_3.port$1164$0  = \prog_0_3.data ;
  assign \cell_0_3.program_down  = \prog_0_3.data [31:16];
  assign \cell_0_3.program_enable  = global_program_enable;
  assign \cell_0_3.program_left  = \prog_0_3.data [47:32];
  assign \cell_0_3.program_right  = \prog_0_3.data [63:48];
  assign \cell_0_3.program_rst  = global_program_rst;
  assign \cell_0_3.program_up  = \prog_0_3.data [15:0];
  assign \cell_0_3.rst  = rst;
  assign \cell_0_3.run_enable  = global_run_enable;
  assign \cell_0_3.run_rst  = global_run_rst;
  assign \cell_0_4.clk  = clk;
  assign \cell_0_4.in_concat  = { \cell_0_5.out_reg [2], \cell_0_3.out_reg [3], \cell_1_4.out_reg [0], 1'h0 };
  assign \cell_0_4.in_down  = \cell_1_4.out_reg [0];
  assign \cell_0_4.in_left  = \cell_0_3.out_reg [3];
  assign \cell_0_4.in_right  = \cell_0_5.out_reg [2];
  assign \cell_0_4.in_up  = 1'h0;
  assign \cell_0_4.out_down  = \cell_0_4.out_reg [1];
  assign \cell_0_4.out_left  = \cell_0_4.out_reg [2];
  assign \cell_0_4.out_right  = \cell_0_4.out_reg [3];
  assign \cell_0_4.out_up  = \cell_0_4.out_reg [0];
  assign \cell_0_4.port$1184$0  = \prog_0_4.data ;
  assign \cell_0_4.program_down  = \prog_0_4.data [31:16];
  assign \cell_0_4.program_enable  = global_program_enable;
  assign \cell_0_4.program_left  = \prog_0_4.data [47:32];
  assign \cell_0_4.program_right  = \prog_0_4.data [63:48];
  assign \cell_0_4.program_rst  = global_program_rst;
  assign \cell_0_4.program_up  = \prog_0_4.data [15:0];
  assign \cell_0_4.rst  = rst;
  assign \cell_0_4.run_enable  = global_run_enable;
  assign \cell_0_4.run_rst  = global_run_rst;
  assign \cell_0_5.clk  = clk;
  assign \cell_0_5.in_concat  = { \cell_0_6.out_reg [2], \cell_0_4.out_reg [3], \cell_1_5.out_reg [0], 1'h0 };
  assign \cell_0_5.in_down  = \cell_1_5.out_reg [0];
  assign \cell_0_5.in_left  = \cell_0_4.out_reg [3];
  assign \cell_0_5.in_right  = \cell_0_6.out_reg [2];
  assign \cell_0_5.in_up  = 1'h0;
  assign \cell_0_5.out_down  = \cell_0_5.out_reg [1];
  assign \cell_0_5.out_left  = \cell_0_5.out_reg [2];
  assign \cell_0_5.out_right  = \cell_0_5.out_reg [3];
  assign \cell_0_5.out_up  = \cell_0_5.out_reg [0];
  assign \cell_0_5.port$1204$0  = \prog_0_5.data ;
  assign \cell_0_5.program_down  = \prog_0_5.data [31:16];
  assign \cell_0_5.program_enable  = global_program_enable;
  assign \cell_0_5.program_left  = \prog_0_5.data [47:32];
  assign \cell_0_5.program_right  = \prog_0_5.data [63:48];
  assign \cell_0_5.program_rst  = global_program_rst;
  assign \cell_0_5.program_up  = \prog_0_5.data [15:0];
  assign \cell_0_5.rst  = rst;
  assign \cell_0_5.run_enable  = global_run_enable;
  assign \cell_0_5.run_rst  = global_run_rst;
  assign \cell_0_6.clk  = clk;
  assign \cell_0_6.in_concat  = { \cell_0_7.out_reg [2], \cell_0_5.out_reg [3], \cell_1_6.out_reg [0], 1'h0 };
  assign \cell_0_6.in_down  = \cell_1_6.out_reg [0];
  assign \cell_0_6.in_left  = \cell_0_5.out_reg [3];
  assign \cell_0_6.in_right  = \cell_0_7.out_reg [2];
  assign \cell_0_6.in_up  = 1'h0;
  assign \cell_0_6.out_down  = \cell_0_6.out_reg [1];
  assign \cell_0_6.out_left  = \cell_0_6.out_reg [2];
  assign \cell_0_6.out_right  = \cell_0_6.out_reg [3];
  assign \cell_0_6.out_up  = \cell_0_6.out_reg [0];
  assign \cell_0_6.port$1224$0  = \prog_0_6.data ;
  assign \cell_0_6.program_down  = \prog_0_6.data [31:16];
  assign \cell_0_6.program_enable  = global_program_enable;
  assign \cell_0_6.program_left  = \prog_0_6.data [47:32];
  assign \cell_0_6.program_right  = \prog_0_6.data [63:48];
  assign \cell_0_6.program_rst  = global_program_rst;
  assign \cell_0_6.program_up  = \prog_0_6.data [15:0];
  assign \cell_0_6.rst  = rst;
  assign \cell_0_6.run_enable  = global_run_enable;
  assign \cell_0_6.run_rst  = global_run_rst;
  assign \cell_0_7.clk  = clk;
  assign \cell_0_7.in_concat  = { 1'h0, \cell_0_6.out_reg [3], \cell_1_7.out_reg [0], 1'h0 };
  assign \cell_0_7.in_down  = \cell_1_7.out_reg [0];
  assign \cell_0_7.in_left  = \cell_0_6.out_reg [3];
  assign \cell_0_7.in_right  = 1'h0;
  assign \cell_0_7.in_up  = 1'h0;
  assign \cell_0_7.out_down  = \cell_0_7.out_reg [1];
  assign \cell_0_7.out_left  = \cell_0_7.out_reg [2];
  assign \cell_0_7.out_right  = \cell_0_7.out_reg [3];
  assign \cell_0_7.out_up  = \cell_0_7.out_reg [0];
  assign \cell_0_7.port$1244$0  = \prog_0_7.data ;
  assign \cell_0_7.program_down  = \prog_0_7.data [31:16];
  assign \cell_0_7.program_enable  = global_program_enable;
  assign \cell_0_7.program_left  = \prog_0_7.data [47:32];
  assign \cell_0_7.program_right  = \prog_0_7.data [63:48];
  assign \cell_0_7.program_rst  = global_program_rst;
  assign \cell_0_7.program_up  = \prog_0_7.data [15:0];
  assign \cell_0_7.rst  = rst;
  assign \cell_0_7.run_enable  = global_run_enable;
  assign \cell_0_7.run_rst  = global_run_rst;
  assign \cell_1_0.clk  = clk;
  assign \cell_1_0.in_concat  = { \cell_1_1.out_reg [2], 1'h0, \cell_2_0.out_reg [0], \cell_0_0.out_reg [1] };
  assign \cell_1_0.in_down  = \cell_2_0.out_reg [0];
  assign \cell_1_0.in_left  = 1'h0;
  assign \cell_1_0.in_right  = \cell_1_1.out_reg [2];
  assign \cell_1_0.in_up  = \cell_0_0.out_reg [1];
  assign \cell_1_0.out_down  = \cell_1_0.out_reg [1];
  assign \cell_1_0.out_left  = \cell_1_0.out_reg [2];
  assign \cell_1_0.out_right  = \cell_1_0.out_reg [3];
  assign \cell_1_0.out_up  = \cell_1_0.out_reg [0];
  assign \cell_1_0.port$1264$0  = \prog_1_0.data ;
  assign \cell_1_0.program_down  = \prog_1_0.data [31:16];
  assign \cell_1_0.program_enable  = global_program_enable;
  assign \cell_1_0.program_left  = \prog_1_0.data [47:32];
  assign \cell_1_0.program_right  = \prog_1_0.data [63:48];
  assign \cell_1_0.program_rst  = global_program_rst;
  assign \cell_1_0.program_up  = \prog_1_0.data [15:0];
  assign \cell_1_0.rst  = rst;
  assign \cell_1_0.run_enable  = global_run_enable;
  assign \cell_1_0.run_rst  = global_run_rst;
  assign \cell_1_1.clk  = clk;
  assign \cell_1_1.in_concat  = { \cell_1_2.out_reg [2], \cell_1_0.out_reg [3], \cell_2_1.out_reg [0], \cell_0_1.out_reg [1] };
  assign \cell_1_1.in_down  = \cell_2_1.out_reg [0];
  assign \cell_1_1.in_left  = \cell_1_0.out_reg [3];
  assign \cell_1_1.in_right  = \cell_1_2.out_reg [2];
  assign \cell_1_1.in_up  = \cell_0_1.out_reg [1];
  assign \cell_1_1.out_down  = \cell_1_1.out_reg [1];
  assign \cell_1_1.out_left  = \cell_1_1.out_reg [2];
  assign \cell_1_1.out_right  = \cell_1_1.out_reg [3];
  assign \cell_1_1.out_up  = \cell_1_1.out_reg [0];
  assign \cell_1_1.port$1284$0  = \prog_1_1.data ;
  assign \cell_1_1.program_down  = \prog_1_1.data [31:16];
  assign \cell_1_1.program_enable  = global_program_enable;
  assign \cell_1_1.program_left  = \prog_1_1.data [47:32];
  assign \cell_1_1.program_right  = \prog_1_1.data [63:48];
  assign \cell_1_1.program_rst  = global_program_rst;
  assign \cell_1_1.program_up  = \prog_1_1.data [15:0];
  assign \cell_1_1.rst  = rst;
  assign \cell_1_1.run_enable  = global_run_enable;
  assign \cell_1_1.run_rst  = global_run_rst;
  assign \cell_1_2.clk  = clk;
  assign \cell_1_2.in_concat  = { \cell_1_3.out_reg [2], \cell_1_1.out_reg [3], \cell_2_2.out_reg [0], \cell_0_2.out_reg [1] };
  assign \cell_1_2.in_down  = \cell_2_2.out_reg [0];
  assign \cell_1_2.in_left  = \cell_1_1.out_reg [3];
  assign \cell_1_2.in_right  = \cell_1_3.out_reg [2];
  assign \cell_1_2.in_up  = \cell_0_2.out_reg [1];
  assign \cell_1_2.out_down  = \cell_1_2.out_reg [1];
  assign \cell_1_2.out_left  = \cell_1_2.out_reg [2];
  assign \cell_1_2.out_right  = \cell_1_2.out_reg [3];
  assign \cell_1_2.out_up  = \cell_1_2.out_reg [0];
  assign \cell_1_2.port$1304$0  = \prog_1_2.data ;
  assign \cell_1_2.program_down  = \prog_1_2.data [31:16];
  assign \cell_1_2.program_enable  = global_program_enable;
  assign \cell_1_2.program_left  = \prog_1_2.data [47:32];
  assign \cell_1_2.program_right  = \prog_1_2.data [63:48];
  assign \cell_1_2.program_rst  = global_program_rst;
  assign \cell_1_2.program_up  = \prog_1_2.data [15:0];
  assign \cell_1_2.rst  = rst;
  assign \cell_1_2.run_enable  = global_run_enable;
  assign \cell_1_2.run_rst  = global_run_rst;
  assign \cell_1_3.clk  = clk;
  assign \cell_1_3.in_concat  = { \cell_1_4.out_reg [2], \cell_1_2.out_reg [3], \cell_2_3.out_reg [0], \cell_0_3.out_reg [1] };
  assign \cell_1_3.in_down  = \cell_2_3.out_reg [0];
  assign \cell_1_3.in_left  = \cell_1_2.out_reg [3];
  assign \cell_1_3.in_right  = \cell_1_4.out_reg [2];
  assign \cell_1_3.in_up  = \cell_0_3.out_reg [1];
  assign \cell_1_3.out_down  = \cell_1_3.out_reg [1];
  assign \cell_1_3.out_left  = \cell_1_3.out_reg [2];
  assign \cell_1_3.out_right  = \cell_1_3.out_reg [3];
  assign \cell_1_3.out_up  = \cell_1_3.out_reg [0];
  assign \cell_1_3.port$1324$0  = \prog_1_3.data ;
  assign \cell_1_3.program_down  = \prog_1_3.data [31:16];
  assign \cell_1_3.program_enable  = global_program_enable;
  assign \cell_1_3.program_left  = \prog_1_3.data [47:32];
  assign \cell_1_3.program_right  = \prog_1_3.data [63:48];
  assign \cell_1_3.program_rst  = global_program_rst;
  assign \cell_1_3.program_up  = \prog_1_3.data [15:0];
  assign \cell_1_3.rst  = rst;
  assign \cell_1_3.run_enable  = global_run_enable;
  assign \cell_1_3.run_rst  = global_run_rst;
  assign \cell_1_4.clk  = clk;
  assign \cell_1_4.in_concat  = { \cell_1_5.out_reg [2], \cell_1_3.out_reg [3], \cell_2_4.out_reg [0], \cell_0_4.out_reg [1] };
  assign \cell_1_4.in_down  = \cell_2_4.out_reg [0];
  assign \cell_1_4.in_left  = \cell_1_3.out_reg [3];
  assign \cell_1_4.in_right  = \cell_1_5.out_reg [2];
  assign \cell_1_4.in_up  = \cell_0_4.out_reg [1];
  assign \cell_1_4.out_down  = \cell_1_4.out_reg [1];
  assign \cell_1_4.out_left  = \cell_1_4.out_reg [2];
  assign \cell_1_4.out_right  = \cell_1_4.out_reg [3];
  assign \cell_1_4.out_up  = \cell_1_4.out_reg [0];
  assign \cell_1_4.port$1344$0  = \prog_1_4.data ;
  assign \cell_1_4.program_down  = \prog_1_4.data [31:16];
  assign \cell_1_4.program_enable  = global_program_enable;
  assign \cell_1_4.program_left  = \prog_1_4.data [47:32];
  assign \cell_1_4.program_right  = \prog_1_4.data [63:48];
  assign \cell_1_4.program_rst  = global_program_rst;
  assign \cell_1_4.program_up  = \prog_1_4.data [15:0];
  assign \cell_1_4.rst  = rst;
  assign \cell_1_4.run_enable  = global_run_enable;
  assign \cell_1_4.run_rst  = global_run_rst;
  assign \cell_1_5.clk  = clk;
  assign \cell_1_5.in_concat  = { \cell_1_6.out_reg [2], \cell_1_4.out_reg [3], \cell_2_5.out_reg [0], \cell_0_5.out_reg [1] };
  assign \cell_1_5.in_down  = \cell_2_5.out_reg [0];
  assign \cell_1_5.in_left  = \cell_1_4.out_reg [3];
  assign \cell_1_5.in_right  = \cell_1_6.out_reg [2];
  assign \cell_1_5.in_up  = \cell_0_5.out_reg [1];
  assign \cell_1_5.out_down  = \cell_1_5.out_reg [1];
  assign \cell_1_5.out_left  = \cell_1_5.out_reg [2];
  assign \cell_1_5.out_right  = \cell_1_5.out_reg [3];
  assign \cell_1_5.out_up  = \cell_1_5.out_reg [0];
  assign \cell_1_5.port$1364$0  = \prog_1_5.data ;
  assign \cell_1_5.program_down  = \prog_1_5.data [31:16];
  assign \cell_1_5.program_enable  = global_program_enable;
  assign \cell_1_5.program_left  = \prog_1_5.data [47:32];
  assign \cell_1_5.program_right  = \prog_1_5.data [63:48];
  assign \cell_1_5.program_rst  = global_program_rst;
  assign \cell_1_5.program_up  = \prog_1_5.data [15:0];
  assign \cell_1_5.rst  = rst;
  assign \cell_1_5.run_enable  = global_run_enable;
  assign \cell_1_5.run_rst  = global_run_rst;
  assign \cell_1_6.clk  = clk;
  assign \cell_1_6.in_concat  = { \cell_1_7.out_reg [2], \cell_1_5.out_reg [3], \cell_2_6.out_reg [0], \cell_0_6.out_reg [1] };
  assign \cell_1_6.in_down  = \cell_2_6.out_reg [0];
  assign \cell_1_6.in_left  = \cell_1_5.out_reg [3];
  assign \cell_1_6.in_right  = \cell_1_7.out_reg [2];
  assign \cell_1_6.in_up  = \cell_0_6.out_reg [1];
  assign \cell_1_6.out_down  = \cell_1_6.out_reg [1];
  assign \cell_1_6.out_left  = \cell_1_6.out_reg [2];
  assign \cell_1_6.out_right  = \cell_1_6.out_reg [3];
  assign \cell_1_6.out_up  = \cell_1_6.out_reg [0];
  assign \cell_1_6.port$1384$0  = \prog_1_6.data ;
  assign \cell_1_6.program_down  = \prog_1_6.data [31:16];
  assign \cell_1_6.program_enable  = global_program_enable;
  assign \cell_1_6.program_left  = \prog_1_6.data [47:32];
  assign \cell_1_6.program_right  = \prog_1_6.data [63:48];
  assign \cell_1_6.program_rst  = global_program_rst;
  assign \cell_1_6.program_up  = \prog_1_6.data [15:0];
  assign \cell_1_6.rst  = rst;
  assign \cell_1_6.run_enable  = global_run_enable;
  assign \cell_1_6.run_rst  = global_run_rst;
  assign \cell_1_7.clk  = clk;
  assign \cell_1_7.in_concat  = { 1'h0, \cell_1_6.out_reg [3], \cell_2_7.out_reg [0], \cell_0_7.out_reg [1] };
  assign \cell_1_7.in_down  = \cell_2_7.out_reg [0];
  assign \cell_1_7.in_left  = \cell_1_6.out_reg [3];
  assign \cell_1_7.in_right  = 1'h0;
  assign \cell_1_7.in_up  = \cell_0_7.out_reg [1];
  assign \cell_1_7.out_down  = \cell_1_7.out_reg [1];
  assign \cell_1_7.out_left  = \cell_1_7.out_reg [2];
  assign \cell_1_7.out_right  = \cell_1_7.out_reg [3];
  assign \cell_1_7.out_up  = \cell_1_7.out_reg [0];
  assign \cell_1_7.port$1404$0  = \prog_1_7.data ;
  assign \cell_1_7.program_down  = \prog_1_7.data [31:16];
  assign \cell_1_7.program_enable  = global_program_enable;
  assign \cell_1_7.program_left  = \prog_1_7.data [47:32];
  assign \cell_1_7.program_right  = \prog_1_7.data [63:48];
  assign \cell_1_7.program_rst  = global_program_rst;
  assign \cell_1_7.program_up  = \prog_1_7.data [15:0];
  assign \cell_1_7.rst  = rst;
  assign \cell_1_7.run_enable  = global_run_enable;
  assign \cell_1_7.run_rst  = global_run_rst;
  assign \cell_2_0.clk  = clk;
  assign \cell_2_0.in_concat  = { \cell_2_1.out_reg [2], 1'h0, \cell_3_0.out_reg [0], \cell_1_0.out_reg [1] };
  assign \cell_2_0.in_down  = \cell_3_0.out_reg [0];
  assign \cell_2_0.in_left  = 1'h0;
  assign \cell_2_0.in_right  = \cell_2_1.out_reg [2];
  assign \cell_2_0.in_up  = \cell_1_0.out_reg [1];
  assign \cell_2_0.out_down  = \cell_2_0.out_reg [1];
  assign \cell_2_0.out_left  = \cell_2_0.out_reg [2];
  assign \cell_2_0.out_right  = \cell_2_0.out_reg [3];
  assign \cell_2_0.out_up  = \cell_2_0.out_reg [0];
  assign \cell_2_0.port$1424$0  = \prog_2_0.data ;
  assign \cell_2_0.program_down  = \prog_2_0.data [31:16];
  assign \cell_2_0.program_enable  = global_program_enable;
  assign \cell_2_0.program_left  = \prog_2_0.data [47:32];
  assign \cell_2_0.program_right  = \prog_2_0.data [63:48];
  assign \cell_2_0.program_rst  = global_program_rst;
  assign \cell_2_0.program_up  = \prog_2_0.data [15:0];
  assign \cell_2_0.rst  = rst;
  assign \cell_2_0.run_enable  = global_run_enable;
  assign \cell_2_0.run_rst  = global_run_rst;
  assign \cell_2_1.clk  = clk;
  assign \cell_2_1.in_concat  = { \cell_2_2.out_reg [2], \cell_2_0.out_reg [3], \cell_3_1.out_reg [0], \cell_1_1.out_reg [1] };
  assign \cell_2_1.in_down  = \cell_3_1.out_reg [0];
  assign \cell_2_1.in_left  = \cell_2_0.out_reg [3];
  assign \cell_2_1.in_right  = \cell_2_2.out_reg [2];
  assign \cell_2_1.in_up  = \cell_1_1.out_reg [1];
  assign \cell_2_1.out_down  = \cell_2_1.out_reg [1];
  assign \cell_2_1.out_left  = \cell_2_1.out_reg [2];
  assign \cell_2_1.out_right  = \cell_2_1.out_reg [3];
  assign \cell_2_1.out_up  = \cell_2_1.out_reg [0];
  assign \cell_2_1.port$1444$0  = \prog_2_1.data ;
  assign \cell_2_1.program_down  = \prog_2_1.data [31:16];
  assign \cell_2_1.program_enable  = global_program_enable;
  assign \cell_2_1.program_left  = \prog_2_1.data [47:32];
  assign \cell_2_1.program_right  = \prog_2_1.data [63:48];
  assign \cell_2_1.program_rst  = global_program_rst;
  assign \cell_2_1.program_up  = \prog_2_1.data [15:0];
  assign \cell_2_1.rst  = rst;
  assign \cell_2_1.run_enable  = global_run_enable;
  assign \cell_2_1.run_rst  = global_run_rst;
  assign \cell_2_2.clk  = clk;
  assign \cell_2_2.in_concat  = { \cell_2_3.out_reg [2], \cell_2_1.out_reg [3], \cell_3_2.out_reg [0], \cell_1_2.out_reg [1] };
  assign \cell_2_2.in_down  = \cell_3_2.out_reg [0];
  assign \cell_2_2.in_left  = \cell_2_1.out_reg [3];
  assign \cell_2_2.in_right  = \cell_2_3.out_reg [2];
  assign \cell_2_2.in_up  = \cell_1_2.out_reg [1];
  assign \cell_2_2.out_down  = \cell_2_2.out_reg [1];
  assign \cell_2_2.out_left  = \cell_2_2.out_reg [2];
  assign \cell_2_2.out_right  = \cell_2_2.out_reg [3];
  assign \cell_2_2.out_up  = \cell_2_2.out_reg [0];
  assign \cell_2_2.port$1464$0  = \prog_2_2.data ;
  assign \cell_2_2.program_down  = \prog_2_2.data [31:16];
  assign \cell_2_2.program_enable  = global_program_enable;
  assign \cell_2_2.program_left  = \prog_2_2.data [47:32];
  assign \cell_2_2.program_right  = \prog_2_2.data [63:48];
  assign \cell_2_2.program_rst  = global_program_rst;
  assign \cell_2_2.program_up  = \prog_2_2.data [15:0];
  assign \cell_2_2.rst  = rst;
  assign \cell_2_2.run_enable  = global_run_enable;
  assign \cell_2_2.run_rst  = global_run_rst;
  assign \cell_2_3.clk  = clk;
  assign \cell_2_3.in_concat  = { \cell_2_4.out_reg [2], \cell_2_2.out_reg [3], \cell_3_3.out_reg [0], \cell_1_3.out_reg [1] };
  assign \cell_2_3.in_down  = \cell_3_3.out_reg [0];
  assign \cell_2_3.in_left  = \cell_2_2.out_reg [3];
  assign \cell_2_3.in_right  = \cell_2_4.out_reg [2];
  assign \cell_2_3.in_up  = \cell_1_3.out_reg [1];
  assign \cell_2_3.out_down  = \cell_2_3.out_reg [1];
  assign \cell_2_3.out_left  = \cell_2_3.out_reg [2];
  assign \cell_2_3.out_right  = \cell_2_3.out_reg [3];
  assign \cell_2_3.out_up  = \cell_2_3.out_reg [0];
  assign \cell_2_3.port$1484$0  = \prog_2_3.data ;
  assign \cell_2_3.program_down  = \prog_2_3.data [31:16];
  assign \cell_2_3.program_enable  = global_program_enable;
  assign \cell_2_3.program_left  = \prog_2_3.data [47:32];
  assign \cell_2_3.program_right  = \prog_2_3.data [63:48];
  assign \cell_2_3.program_rst  = global_program_rst;
  assign \cell_2_3.program_up  = \prog_2_3.data [15:0];
  assign \cell_2_3.rst  = rst;
  assign \cell_2_3.run_enable  = global_run_enable;
  assign \cell_2_3.run_rst  = global_run_rst;
  assign \cell_2_4.clk  = clk;
  assign \cell_2_4.in_concat  = { \cell_2_5.out_reg [2], \cell_2_3.out_reg [3], \cell_3_4.out_reg [0], \cell_1_4.out_reg [1] };
  assign \cell_2_4.in_down  = \cell_3_4.out_reg [0];
  assign \cell_2_4.in_left  = \cell_2_3.out_reg [3];
  assign \cell_2_4.in_right  = \cell_2_5.out_reg [2];
  assign \cell_2_4.in_up  = \cell_1_4.out_reg [1];
  assign \cell_2_4.out_down  = \cell_2_4.out_reg [1];
  assign \cell_2_4.out_left  = \cell_2_4.out_reg [2];
  assign \cell_2_4.out_right  = \cell_2_4.out_reg [3];
  assign \cell_2_4.out_up  = \cell_2_4.out_reg [0];
  assign \cell_2_4.port$1504$0  = \prog_2_4.data ;
  assign \cell_2_4.program_down  = \prog_2_4.data [31:16];
  assign \cell_2_4.program_enable  = global_program_enable;
  assign \cell_2_4.program_left  = \prog_2_4.data [47:32];
  assign \cell_2_4.program_right  = \prog_2_4.data [63:48];
  assign \cell_2_4.program_rst  = global_program_rst;
  assign \cell_2_4.program_up  = \prog_2_4.data [15:0];
  assign \cell_2_4.rst  = rst;
  assign \cell_2_4.run_enable  = global_run_enable;
  assign \cell_2_4.run_rst  = global_run_rst;
  assign \cell_2_5.clk  = clk;
  assign \cell_2_5.in_concat  = { \cell_2_6.out_reg [2], \cell_2_4.out_reg [3], \cell_3_5.out_reg [0], \cell_1_5.out_reg [1] };
  assign \cell_2_5.in_down  = \cell_3_5.out_reg [0];
  assign \cell_2_5.in_left  = \cell_2_4.out_reg [3];
  assign \cell_2_5.in_right  = \cell_2_6.out_reg [2];
  assign \cell_2_5.in_up  = \cell_1_5.out_reg [1];
  assign \cell_2_5.out_down  = \cell_2_5.out_reg [1];
  assign \cell_2_5.out_left  = \cell_2_5.out_reg [2];
  assign \cell_2_5.out_right  = \cell_2_5.out_reg [3];
  assign \cell_2_5.out_up  = \cell_2_5.out_reg [0];
  assign \cell_2_5.port$1524$0  = \prog_2_5.data ;
  assign \cell_2_5.program_down  = \prog_2_5.data [31:16];
  assign \cell_2_5.program_enable  = global_program_enable;
  assign \cell_2_5.program_left  = \prog_2_5.data [47:32];
  assign \cell_2_5.program_right  = \prog_2_5.data [63:48];
  assign \cell_2_5.program_rst  = global_program_rst;
  assign \cell_2_5.program_up  = \prog_2_5.data [15:0];
  assign \cell_2_5.rst  = rst;
  assign \cell_2_5.run_enable  = global_run_enable;
  assign \cell_2_5.run_rst  = global_run_rst;
  assign \cell_2_6.clk  = clk;
  assign \cell_2_6.in_concat  = { \cell_2_7.out_reg [2], \cell_2_5.out_reg [3], \cell_3_6.out_reg [0], \cell_1_6.out_reg [1] };
  assign \cell_2_6.in_down  = \cell_3_6.out_reg [0];
  assign \cell_2_6.in_left  = \cell_2_5.out_reg [3];
  assign \cell_2_6.in_right  = \cell_2_7.out_reg [2];
  assign \cell_2_6.in_up  = \cell_1_6.out_reg [1];
  assign \cell_2_6.out_down  = \cell_2_6.out_reg [1];
  assign \cell_2_6.out_left  = \cell_2_6.out_reg [2];
  assign \cell_2_6.out_right  = \cell_2_6.out_reg [3];
  assign \cell_2_6.out_up  = \cell_2_6.out_reg [0];
  assign \cell_2_6.port$1544$0  = \prog_2_6.data ;
  assign \cell_2_6.program_down  = \prog_2_6.data [31:16];
  assign \cell_2_6.program_enable  = global_program_enable;
  assign \cell_2_6.program_left  = \prog_2_6.data [47:32];
  assign \cell_2_6.program_right  = \prog_2_6.data [63:48];
  assign \cell_2_6.program_rst  = global_program_rst;
  assign \cell_2_6.program_up  = \prog_2_6.data [15:0];
  assign \cell_2_6.rst  = rst;
  assign \cell_2_6.run_enable  = global_run_enable;
  assign \cell_2_6.run_rst  = global_run_rst;
  assign \cell_2_7.clk  = clk;
  assign \cell_2_7.in_concat  = { 1'h0, \cell_2_6.out_reg [3], \cell_3_7.out_reg [0], \cell_1_7.out_reg [1] };
  assign \cell_2_7.in_down  = \cell_3_7.out_reg [0];
  assign \cell_2_7.in_left  = \cell_2_6.out_reg [3];
  assign \cell_2_7.in_right  = 1'h0;
  assign \cell_2_7.in_up  = \cell_1_7.out_reg [1];
  assign \cell_2_7.out_down  = \cell_2_7.out_reg [1];
  assign \cell_2_7.out_left  = \cell_2_7.out_reg [2];
  assign \cell_2_7.out_right  = \cell_2_7.out_reg [3];
  assign \cell_2_7.out_up  = \cell_2_7.out_reg [0];
  assign \cell_2_7.port$1564$0  = \prog_2_7.data ;
  assign \cell_2_7.program_down  = \prog_2_7.data [31:16];
  assign \cell_2_7.program_enable  = global_program_enable;
  assign \cell_2_7.program_left  = \prog_2_7.data [47:32];
  assign \cell_2_7.program_right  = \prog_2_7.data [63:48];
  assign \cell_2_7.program_rst  = global_program_rst;
  assign \cell_2_7.program_up  = \prog_2_7.data [15:0];
  assign \cell_2_7.rst  = rst;
  assign \cell_2_7.run_enable  = global_run_enable;
  assign \cell_2_7.run_rst  = global_run_rst;
  assign \cell_3_0.clk  = clk;
  assign \cell_3_0.in_concat  = { \cell_3_1.out_reg [2], 1'h0, \cell_4_0.out_reg [0], \cell_2_0.out_reg [1] };
  assign \cell_3_0.in_down  = \cell_4_0.out_reg [0];
  assign \cell_3_0.in_left  = 1'h0;
  assign \cell_3_0.in_right  = \cell_3_1.out_reg [2];
  assign \cell_3_0.in_up  = \cell_2_0.out_reg [1];
  assign \cell_3_0.out_down  = \cell_3_0.out_reg [1];
  assign \cell_3_0.out_left  = \cell_3_0.out_reg [2];
  assign \cell_3_0.out_right  = \cell_3_0.out_reg [3];
  assign \cell_3_0.out_up  = \cell_3_0.out_reg [0];
  assign \cell_3_0.port$1584$0  = \prog_3_0.data ;
  assign \cell_3_0.program_down  = \prog_3_0.data [31:16];
  assign \cell_3_0.program_enable  = global_program_enable;
  assign \cell_3_0.program_left  = \prog_3_0.data [47:32];
  assign \cell_3_0.program_right  = \prog_3_0.data [63:48];
  assign \cell_3_0.program_rst  = global_program_rst;
  assign \cell_3_0.program_up  = \prog_3_0.data [15:0];
  assign \cell_3_0.rst  = rst;
  assign \cell_3_0.run_enable  = global_run_enable;
  assign \cell_3_0.run_rst  = global_run_rst;
  assign \cell_3_1.clk  = clk;
  assign \cell_3_1.in_concat  = { \cell_3_2.out_reg [2], \cell_3_0.out_reg [3], \cell_4_1.out_reg [0], \cell_2_1.out_reg [1] };
  assign \cell_3_1.in_down  = \cell_4_1.out_reg [0];
  assign \cell_3_1.in_left  = \cell_3_0.out_reg [3];
  assign \cell_3_1.in_right  = \cell_3_2.out_reg [2];
  assign \cell_3_1.in_up  = \cell_2_1.out_reg [1];
  assign \cell_3_1.out_down  = \cell_3_1.out_reg [1];
  assign \cell_3_1.out_left  = \cell_3_1.out_reg [2];
  assign \cell_3_1.out_right  = \cell_3_1.out_reg [3];
  assign \cell_3_1.out_up  = \cell_3_1.out_reg [0];
  assign \cell_3_1.port$1604$0  = \prog_3_1.data ;
  assign \cell_3_1.program_down  = \prog_3_1.data [31:16];
  assign \cell_3_1.program_enable  = global_program_enable;
  assign \cell_3_1.program_left  = \prog_3_1.data [47:32];
  assign \cell_3_1.program_right  = \prog_3_1.data [63:48];
  assign \cell_3_1.program_rst  = global_program_rst;
  assign \cell_3_1.program_up  = \prog_3_1.data [15:0];
  assign \cell_3_1.rst  = rst;
  assign \cell_3_1.run_enable  = global_run_enable;
  assign \cell_3_1.run_rst  = global_run_rst;
  assign \cell_3_2.clk  = clk;
  assign \cell_3_2.in_concat  = { \cell_3_3.out_reg [2], \cell_3_1.out_reg [3], \cell_4_2.out_reg [0], \cell_2_2.out_reg [1] };
  assign \cell_3_2.in_down  = \cell_4_2.out_reg [0];
  assign \cell_3_2.in_left  = \cell_3_1.out_reg [3];
  assign \cell_3_2.in_right  = \cell_3_3.out_reg [2];
  assign \cell_3_2.in_up  = \cell_2_2.out_reg [1];
  assign \cell_3_2.out_down  = \cell_3_2.out_reg [1];
  assign \cell_3_2.out_left  = \cell_3_2.out_reg [2];
  assign \cell_3_2.out_right  = \cell_3_2.out_reg [3];
  assign \cell_3_2.out_up  = \cell_3_2.out_reg [0];
  assign \cell_3_2.port$1624$0  = \prog_3_2.data ;
  assign \cell_3_2.program_down  = \prog_3_2.data [31:16];
  assign \cell_3_2.program_enable  = global_program_enable;
  assign \cell_3_2.program_left  = \prog_3_2.data [47:32];
  assign \cell_3_2.program_right  = \prog_3_2.data [63:48];
  assign \cell_3_2.program_rst  = global_program_rst;
  assign \cell_3_2.program_up  = \prog_3_2.data [15:0];
  assign \cell_3_2.rst  = rst;
  assign \cell_3_2.run_enable  = global_run_enable;
  assign \cell_3_2.run_rst  = global_run_rst;
  assign \cell_3_3.clk  = clk;
  assign \cell_3_3.in_concat  = { \cell_3_4.out_reg [2], \cell_3_2.out_reg [3], \cell_4_3.out_reg [0], \cell_2_3.out_reg [1] };
  assign \cell_3_3.in_down  = \cell_4_3.out_reg [0];
  assign \cell_3_3.in_left  = \cell_3_2.out_reg [3];
  assign \cell_3_3.in_right  = \cell_3_4.out_reg [2];
  assign \cell_3_3.in_up  = \cell_2_3.out_reg [1];
  assign \cell_3_3.out_down  = \cell_3_3.out_reg [1];
  assign \cell_3_3.out_left  = \cell_3_3.out_reg [2];
  assign \cell_3_3.out_right  = \cell_3_3.out_reg [3];
  assign \cell_3_3.out_up  = \cell_3_3.out_reg [0];
  assign \cell_3_3.port$1644$0  = \prog_3_3.data ;
  assign \cell_3_3.program_down  = \prog_3_3.data [31:16];
  assign \cell_3_3.program_enable  = global_program_enable;
  assign \cell_3_3.program_left  = \prog_3_3.data [47:32];
  assign \cell_3_3.program_right  = \prog_3_3.data [63:48];
  assign \cell_3_3.program_rst  = global_program_rst;
  assign \cell_3_3.program_up  = \prog_3_3.data [15:0];
  assign \cell_3_3.rst  = rst;
  assign \cell_3_3.run_enable  = global_run_enable;
  assign \cell_3_3.run_rst  = global_run_rst;
  assign \cell_3_4.clk  = clk;
  assign \cell_3_4.in_concat  = { \cell_3_5.out_reg [2], \cell_3_3.out_reg [3], \cell_4_4.out_reg [0], \cell_2_4.out_reg [1] };
  assign \cell_3_4.in_down  = \cell_4_4.out_reg [0];
  assign \cell_3_4.in_left  = \cell_3_3.out_reg [3];
  assign \cell_3_4.in_right  = \cell_3_5.out_reg [2];
  assign \cell_3_4.in_up  = \cell_2_4.out_reg [1];
  assign \cell_3_4.out_down  = \cell_3_4.out_reg [1];
  assign \cell_3_4.out_left  = \cell_3_4.out_reg [2];
  assign \cell_3_4.out_right  = \cell_3_4.out_reg [3];
  assign \cell_3_4.out_up  = \cell_3_4.out_reg [0];
  assign \cell_3_4.port$1664$0  = \prog_3_4.data ;
  assign \cell_3_4.program_down  = \prog_3_4.data [31:16];
  assign \cell_3_4.program_enable  = global_program_enable;
  assign \cell_3_4.program_left  = \prog_3_4.data [47:32];
  assign \cell_3_4.program_right  = \prog_3_4.data [63:48];
  assign \cell_3_4.program_rst  = global_program_rst;
  assign \cell_3_4.program_up  = \prog_3_4.data [15:0];
  assign \cell_3_4.rst  = rst;
  assign \cell_3_4.run_enable  = global_run_enable;
  assign \cell_3_4.run_rst  = global_run_rst;
  assign \cell_3_5.clk  = clk;
  assign \cell_3_5.in_concat  = { \cell_3_6.out_reg [2], \cell_3_4.out_reg [3], \cell_4_5.out_reg [0], \cell_2_5.out_reg [1] };
  assign \cell_3_5.in_down  = \cell_4_5.out_reg [0];
  assign \cell_3_5.in_left  = \cell_3_4.out_reg [3];
  assign \cell_3_5.in_right  = \cell_3_6.out_reg [2];
  assign \cell_3_5.in_up  = \cell_2_5.out_reg [1];
  assign \cell_3_5.out_down  = \cell_3_5.out_reg [1];
  assign \cell_3_5.out_left  = \cell_3_5.out_reg [2];
  assign \cell_3_5.out_right  = \cell_3_5.out_reg [3];
  assign \cell_3_5.out_up  = \cell_3_5.out_reg [0];
  assign \cell_3_5.port$1684$0  = \prog_3_5.data ;
  assign \cell_3_5.program_down  = \prog_3_5.data [31:16];
  assign \cell_3_5.program_enable  = global_program_enable;
  assign \cell_3_5.program_left  = \prog_3_5.data [47:32];
  assign \cell_3_5.program_right  = \prog_3_5.data [63:48];
  assign \cell_3_5.program_rst  = global_program_rst;
  assign \cell_3_5.program_up  = \prog_3_5.data [15:0];
  assign \cell_3_5.rst  = rst;
  assign \cell_3_5.run_enable  = global_run_enable;
  assign \cell_3_5.run_rst  = global_run_rst;
  assign \cell_3_6.clk  = clk;
  assign \cell_3_6.in_concat  = { \cell_3_7.out_reg [2], \cell_3_5.out_reg [3], \cell_4_6.out_reg [0], \cell_2_6.out_reg [1] };
  assign \cell_3_6.in_down  = \cell_4_6.out_reg [0];
  assign \cell_3_6.in_left  = \cell_3_5.out_reg [3];
  assign \cell_3_6.in_right  = \cell_3_7.out_reg [2];
  assign \cell_3_6.in_up  = \cell_2_6.out_reg [1];
  assign \cell_3_6.out_down  = \cell_3_6.out_reg [1];
  assign \cell_3_6.out_left  = \cell_3_6.out_reg [2];
  assign \cell_3_6.out_right  = \cell_3_6.out_reg [3];
  assign \cell_3_6.out_up  = \cell_3_6.out_reg [0];
  assign \cell_3_6.port$1704$0  = \prog_3_6.data ;
  assign \cell_3_6.program_down  = \prog_3_6.data [31:16];
  assign \cell_3_6.program_enable  = global_program_enable;
  assign \cell_3_6.program_left  = \prog_3_6.data [47:32];
  assign \cell_3_6.program_right  = \prog_3_6.data [63:48];
  assign \cell_3_6.program_rst  = global_program_rst;
  assign \cell_3_6.program_up  = \prog_3_6.data [15:0];
  assign \cell_3_6.rst  = rst;
  assign \cell_3_6.run_enable  = global_run_enable;
  assign \cell_3_6.run_rst  = global_run_rst;
  assign \cell_3_7.clk  = clk;
  assign \cell_3_7.in_concat  = { 1'h0, \cell_3_6.out_reg [3], \cell_4_7.out_reg [0], \cell_2_7.out_reg [1] };
  assign \cell_3_7.in_down  = \cell_4_7.out_reg [0];
  assign \cell_3_7.in_left  = \cell_3_6.out_reg [3];
  assign \cell_3_7.in_right  = 1'h0;
  assign \cell_3_7.in_up  = \cell_2_7.out_reg [1];
  assign \cell_3_7.out_down  = \cell_3_7.out_reg [1];
  assign \cell_3_7.out_left  = \cell_3_7.out_reg [2];
  assign \cell_3_7.out_right  = \cell_3_7.out_reg [3];
  assign \cell_3_7.out_up  = \cell_3_7.out_reg [0];
  assign \cell_3_7.port$1724$0  = \prog_3_7.data ;
  assign \cell_3_7.program_down  = \prog_3_7.data [31:16];
  assign \cell_3_7.program_enable  = global_program_enable;
  assign \cell_3_7.program_left  = \prog_3_7.data [47:32];
  assign \cell_3_7.program_right  = \prog_3_7.data [63:48];
  assign \cell_3_7.program_rst  = global_program_rst;
  assign \cell_3_7.program_up  = \prog_3_7.data [15:0];
  assign \cell_3_7.rst  = rst;
  assign \cell_3_7.run_enable  = global_run_enable;
  assign \cell_3_7.run_rst  = global_run_rst;
  assign \cell_4_0.clk  = clk;
  assign \cell_4_0.in_concat  = { \cell_4_1.out_reg [2], 1'h0, \cell_5_0.out_reg [0], \cell_3_0.out_reg [1] };
  assign \cell_4_0.in_down  = \cell_5_0.out_reg [0];
  assign \cell_4_0.in_left  = 1'h0;
  assign \cell_4_0.in_right  = \cell_4_1.out_reg [2];
  assign \cell_4_0.in_up  = \cell_3_0.out_reg [1];
  assign \cell_4_0.out_down  = \cell_4_0.out_reg [1];
  assign \cell_4_0.out_left  = \cell_4_0.out_reg [2];
  assign \cell_4_0.out_right  = \cell_4_0.out_reg [3];
  assign \cell_4_0.out_up  = \cell_4_0.out_reg [0];
  assign \cell_4_0.port$1744$0  = \prog_4_0.data ;
  assign \cell_4_0.program_down  = \prog_4_0.data [31:16];
  assign \cell_4_0.program_enable  = global_program_enable;
  assign \cell_4_0.program_left  = \prog_4_0.data [47:32];
  assign \cell_4_0.program_right  = \prog_4_0.data [63:48];
  assign \cell_4_0.program_rst  = global_program_rst;
  assign \cell_4_0.program_up  = \prog_4_0.data [15:0];
  assign \cell_4_0.rst  = rst;
  assign \cell_4_0.run_enable  = global_run_enable;
  assign \cell_4_0.run_rst  = global_run_rst;
  assign \cell_4_1.clk  = clk;
  assign \cell_4_1.in_concat  = { \cell_4_2.out_reg [2], \cell_4_0.out_reg [3], \cell_5_1.out_reg [0], \cell_3_1.out_reg [1] };
  assign \cell_4_1.in_down  = \cell_5_1.out_reg [0];
  assign \cell_4_1.in_left  = \cell_4_0.out_reg [3];
  assign \cell_4_1.in_right  = \cell_4_2.out_reg [2];
  assign \cell_4_1.in_up  = \cell_3_1.out_reg [1];
  assign \cell_4_1.out_down  = \cell_4_1.out_reg [1];
  assign \cell_4_1.out_left  = \cell_4_1.out_reg [2];
  assign \cell_4_1.out_right  = \cell_4_1.out_reg [3];
  assign \cell_4_1.out_up  = \cell_4_1.out_reg [0];
  assign \cell_4_1.port$1764$0  = \prog_4_1.data ;
  assign \cell_4_1.program_down  = \prog_4_1.data [31:16];
  assign \cell_4_1.program_enable  = global_program_enable;
  assign \cell_4_1.program_left  = \prog_4_1.data [47:32];
  assign \cell_4_1.program_right  = \prog_4_1.data [63:48];
  assign \cell_4_1.program_rst  = global_program_rst;
  assign \cell_4_1.program_up  = \prog_4_1.data [15:0];
  assign \cell_4_1.rst  = rst;
  assign \cell_4_1.run_enable  = global_run_enable;
  assign \cell_4_1.run_rst  = global_run_rst;
  assign \cell_4_2.clk  = clk;
  assign \cell_4_2.in_concat  = { \cell_4_3.out_reg [2], \cell_4_1.out_reg [3], \cell_5_2.out_reg [0], \cell_3_2.out_reg [1] };
  assign \cell_4_2.in_down  = \cell_5_2.out_reg [0];
  assign \cell_4_2.in_left  = \cell_4_1.out_reg [3];
  assign \cell_4_2.in_right  = \cell_4_3.out_reg [2];
  assign \cell_4_2.in_up  = \cell_3_2.out_reg [1];
  assign \cell_4_2.out_down  = \cell_4_2.out_reg [1];
  assign \cell_4_2.out_left  = \cell_4_2.out_reg [2];
  assign \cell_4_2.out_right  = \cell_4_2.out_reg [3];
  assign \cell_4_2.out_up  = \cell_4_2.out_reg [0];
  assign \cell_4_2.port$1784$0  = \prog_4_2.data ;
  assign \cell_4_2.program_down  = \prog_4_2.data [31:16];
  assign \cell_4_2.program_enable  = global_program_enable;
  assign \cell_4_2.program_left  = \prog_4_2.data [47:32];
  assign \cell_4_2.program_right  = \prog_4_2.data [63:48];
  assign \cell_4_2.program_rst  = global_program_rst;
  assign \cell_4_2.program_up  = \prog_4_2.data [15:0];
  assign \cell_4_2.rst  = rst;
  assign \cell_4_2.run_enable  = global_run_enable;
  assign \cell_4_2.run_rst  = global_run_rst;
  assign \cell_4_3.clk  = clk;
  assign \cell_4_3.in_concat  = { \cell_4_4.out_reg [2], \cell_4_2.out_reg [3], \cell_5_3.out_reg [0], \cell_3_3.out_reg [1] };
  assign \cell_4_3.in_down  = \cell_5_3.out_reg [0];
  assign \cell_4_3.in_left  = \cell_4_2.out_reg [3];
  assign \cell_4_3.in_right  = \cell_4_4.out_reg [2];
  assign \cell_4_3.in_up  = \cell_3_3.out_reg [1];
  assign \cell_4_3.out_down  = \cell_4_3.out_reg [1];
  assign \cell_4_3.out_left  = \cell_4_3.out_reg [2];
  assign \cell_4_3.out_right  = \cell_4_3.out_reg [3];
  assign \cell_4_3.out_up  = \cell_4_3.out_reg [0];
  assign \cell_4_3.port$1804$0  = \prog_4_3.data ;
  assign \cell_4_3.program_down  = \prog_4_3.data [31:16];
  assign \cell_4_3.program_enable  = global_program_enable;
  assign \cell_4_3.program_left  = \prog_4_3.data [47:32];
  assign \cell_4_3.program_right  = \prog_4_3.data [63:48];
  assign \cell_4_3.program_rst  = global_program_rst;
  assign \cell_4_3.program_up  = \prog_4_3.data [15:0];
  assign \cell_4_3.rst  = rst;
  assign \cell_4_3.run_enable  = global_run_enable;
  assign \cell_4_3.run_rst  = global_run_rst;
  assign \cell_4_4.clk  = clk;
  assign \cell_4_4.in_concat  = { \cell_4_5.out_reg [2], \cell_4_3.out_reg [3], \cell_5_4.out_reg [0], \cell_3_4.out_reg [1] };
  assign \cell_4_4.in_down  = \cell_5_4.out_reg [0];
  assign \cell_4_4.in_left  = \cell_4_3.out_reg [3];
  assign \cell_4_4.in_right  = \cell_4_5.out_reg [2];
  assign \cell_4_4.in_up  = \cell_3_4.out_reg [1];
  assign \cell_4_4.out_down  = \cell_4_4.out_reg [1];
  assign \cell_4_4.out_left  = \cell_4_4.out_reg [2];
  assign \cell_4_4.out_right  = \cell_4_4.out_reg [3];
  assign \cell_4_4.out_up  = \cell_4_4.out_reg [0];
  assign \cell_4_4.port$1824$0  = \prog_4_4.data ;
  assign \cell_4_4.program_down  = \prog_4_4.data [31:16];
  assign \cell_4_4.program_enable  = global_program_enable;
  assign \cell_4_4.program_left  = \prog_4_4.data [47:32];
  assign \cell_4_4.program_right  = \prog_4_4.data [63:48];
  assign \cell_4_4.program_rst  = global_program_rst;
  assign \cell_4_4.program_up  = \prog_4_4.data [15:0];
  assign \cell_4_4.rst  = rst;
  assign \cell_4_4.run_enable  = global_run_enable;
  assign \cell_4_4.run_rst  = global_run_rst;
  assign \cell_4_5.clk  = clk;
  assign \cell_4_5.in_concat  = { \cell_4_6.out_reg [2], \cell_4_4.out_reg [3], \cell_5_5.out_reg [0], \cell_3_5.out_reg [1] };
  assign \cell_4_5.in_down  = \cell_5_5.out_reg [0];
  assign \cell_4_5.in_left  = \cell_4_4.out_reg [3];
  assign \cell_4_5.in_right  = \cell_4_6.out_reg [2];
  assign \cell_4_5.in_up  = \cell_3_5.out_reg [1];
  assign \cell_4_5.out_down  = \cell_4_5.out_reg [1];
  assign \cell_4_5.out_left  = \cell_4_5.out_reg [2];
  assign \cell_4_5.out_right  = \cell_4_5.out_reg [3];
  assign \cell_4_5.out_up  = \cell_4_5.out_reg [0];
  assign \cell_4_5.port$1844$0  = \prog_4_5.data ;
  assign \cell_4_5.program_down  = \prog_4_5.data [31:16];
  assign \cell_4_5.program_enable  = global_program_enable;
  assign \cell_4_5.program_left  = \prog_4_5.data [47:32];
  assign \cell_4_5.program_right  = \prog_4_5.data [63:48];
  assign \cell_4_5.program_rst  = global_program_rst;
  assign \cell_4_5.program_up  = \prog_4_5.data [15:0];
  assign \cell_4_5.rst  = rst;
  assign \cell_4_5.run_enable  = global_run_enable;
  assign \cell_4_5.run_rst  = global_run_rst;
  assign \cell_4_6.clk  = clk;
  assign \cell_4_6.in_concat  = { \cell_4_7.out_reg [2], \cell_4_5.out_reg [3], \cell_5_6.out_reg [0], \cell_3_6.out_reg [1] };
  assign \cell_4_6.in_down  = \cell_5_6.out_reg [0];
  assign \cell_4_6.in_left  = \cell_4_5.out_reg [3];
  assign \cell_4_6.in_right  = \cell_4_7.out_reg [2];
  assign \cell_4_6.in_up  = \cell_3_6.out_reg [1];
  assign \cell_4_6.out_down  = \cell_4_6.out_reg [1];
  assign \cell_4_6.out_left  = \cell_4_6.out_reg [2];
  assign \cell_4_6.out_right  = \cell_4_6.out_reg [3];
  assign \cell_4_6.out_up  = \cell_4_6.out_reg [0];
  assign \cell_4_6.port$1864$0  = \prog_4_6.data ;
  assign \cell_4_6.program_down  = \prog_4_6.data [31:16];
  assign \cell_4_6.program_enable  = global_program_enable;
  assign \cell_4_6.program_left  = \prog_4_6.data [47:32];
  assign \cell_4_6.program_right  = \prog_4_6.data [63:48];
  assign \cell_4_6.program_rst  = global_program_rst;
  assign \cell_4_6.program_up  = \prog_4_6.data [15:0];
  assign \cell_4_6.rst  = rst;
  assign \cell_4_6.run_enable  = global_run_enable;
  assign \cell_4_6.run_rst  = global_run_rst;
  assign \cell_4_7.clk  = clk;
  assign \cell_4_7.in_concat  = { 1'h0, \cell_4_6.out_reg [3], \cell_5_7.out_reg [0], \cell_3_7.out_reg [1] };
  assign \cell_4_7.in_down  = \cell_5_7.out_reg [0];
  assign \cell_4_7.in_left  = \cell_4_6.out_reg [3];
  assign \cell_4_7.in_right  = 1'h0;
  assign \cell_4_7.in_up  = \cell_3_7.out_reg [1];
  assign \cell_4_7.out_down  = \cell_4_7.out_reg [1];
  assign \cell_4_7.out_left  = \cell_4_7.out_reg [2];
  assign \cell_4_7.out_right  = \cell_4_7.out_reg [3];
  assign \cell_4_7.out_up  = \cell_4_7.out_reg [0];
  assign \cell_4_7.port$1884$0  = \prog_4_7.data ;
  assign \cell_4_7.program_down  = \prog_4_7.data [31:16];
  assign \cell_4_7.program_enable  = global_program_enable;
  assign \cell_4_7.program_left  = \prog_4_7.data [47:32];
  assign \cell_4_7.program_right  = \prog_4_7.data [63:48];
  assign \cell_4_7.program_rst  = global_program_rst;
  assign \cell_4_7.program_up  = \prog_4_7.data [15:0];
  assign \cell_4_7.rst  = rst;
  assign \cell_4_7.run_enable  = global_run_enable;
  assign \cell_4_7.run_rst  = global_run_rst;
  assign \cell_5_0.clk  = clk;
  assign \cell_5_0.in_concat  = { \cell_5_1.out_reg [2], 1'h0, \cell_6_0.out_reg [0], \cell_4_0.out_reg [1] };
  assign \cell_5_0.in_down  = \cell_6_0.out_reg [0];
  assign \cell_5_0.in_left  = 1'h0;
  assign \cell_5_0.in_right  = \cell_5_1.out_reg [2];
  assign \cell_5_0.in_up  = \cell_4_0.out_reg [1];
  assign \cell_5_0.out_down  = \cell_5_0.out_reg [1];
  assign \cell_5_0.out_left  = \cell_5_0.out_reg [2];
  assign \cell_5_0.out_right  = \cell_5_0.out_reg [3];
  assign \cell_5_0.out_up  = \cell_5_0.out_reg [0];
  assign \cell_5_0.port$1904$0  = \prog_5_0.data ;
  assign \cell_5_0.program_down  = \prog_5_0.data [31:16];
  assign \cell_5_0.program_enable  = global_program_enable;
  assign \cell_5_0.program_left  = \prog_5_0.data [47:32];
  assign \cell_5_0.program_right  = \prog_5_0.data [63:48];
  assign \cell_5_0.program_rst  = global_program_rst;
  assign \cell_5_0.program_up  = \prog_5_0.data [15:0];
  assign \cell_5_0.rst  = rst;
  assign \cell_5_0.run_enable  = global_run_enable;
  assign \cell_5_0.run_rst  = global_run_rst;
  assign \cell_5_1.clk  = clk;
  assign \cell_5_1.in_concat  = { \cell_5_2.out_reg [2], \cell_5_0.out_reg [3], \cell_6_1.out_reg [0], \cell_4_1.out_reg [1] };
  assign \cell_5_1.in_down  = \cell_6_1.out_reg [0];
  assign \cell_5_1.in_left  = \cell_5_0.out_reg [3];
  assign \cell_5_1.in_right  = \cell_5_2.out_reg [2];
  assign \cell_5_1.in_up  = \cell_4_1.out_reg [1];
  assign \cell_5_1.out_down  = \cell_5_1.out_reg [1];
  assign \cell_5_1.out_left  = \cell_5_1.out_reg [2];
  assign \cell_5_1.out_right  = \cell_5_1.out_reg [3];
  assign \cell_5_1.out_up  = \cell_5_1.out_reg [0];
  assign \cell_5_1.port$1924$0  = \prog_5_1.data ;
  assign \cell_5_1.program_down  = \prog_5_1.data [31:16];
  assign \cell_5_1.program_enable  = global_program_enable;
  assign \cell_5_1.program_left  = \prog_5_1.data [47:32];
  assign \cell_5_1.program_right  = \prog_5_1.data [63:48];
  assign \cell_5_1.program_rst  = global_program_rst;
  assign \cell_5_1.program_up  = \prog_5_1.data [15:0];
  assign \cell_5_1.rst  = rst;
  assign \cell_5_1.run_enable  = global_run_enable;
  assign \cell_5_1.run_rst  = global_run_rst;
  assign \cell_5_2.clk  = clk;
  assign \cell_5_2.in_concat  = { \cell_5_3.out_reg [2], \cell_5_1.out_reg [3], \cell_6_2.out_reg [0], \cell_4_2.out_reg [1] };
  assign \cell_5_2.in_down  = \cell_6_2.out_reg [0];
  assign \cell_5_2.in_left  = \cell_5_1.out_reg [3];
  assign \cell_5_2.in_right  = \cell_5_3.out_reg [2];
  assign \cell_5_2.in_up  = \cell_4_2.out_reg [1];
  assign \cell_5_2.out_down  = \cell_5_2.out_reg [1];
  assign \cell_5_2.out_left  = \cell_5_2.out_reg [2];
  assign \cell_5_2.out_right  = \cell_5_2.out_reg [3];
  assign \cell_5_2.out_up  = \cell_5_2.out_reg [0];
  assign \cell_5_2.port$1944$0  = \prog_5_2.data ;
  assign \cell_5_2.program_down  = \prog_5_2.data [31:16];
  assign \cell_5_2.program_enable  = global_program_enable;
  assign \cell_5_2.program_left  = \prog_5_2.data [47:32];
  assign \cell_5_2.program_right  = \prog_5_2.data [63:48];
  assign \cell_5_2.program_rst  = global_program_rst;
  assign \cell_5_2.program_up  = \prog_5_2.data [15:0];
  assign \cell_5_2.rst  = rst;
  assign \cell_5_2.run_enable  = global_run_enable;
  assign \cell_5_2.run_rst  = global_run_rst;
  assign \cell_5_3.clk  = clk;
  assign \cell_5_3.in_concat  = { \cell_5_4.out_reg [2], \cell_5_2.out_reg [3], \cell_6_3.out_reg [0], \cell_4_3.out_reg [1] };
  assign \cell_5_3.in_down  = \cell_6_3.out_reg [0];
  assign \cell_5_3.in_left  = \cell_5_2.out_reg [3];
  assign \cell_5_3.in_right  = \cell_5_4.out_reg [2];
  assign \cell_5_3.in_up  = \cell_4_3.out_reg [1];
  assign \cell_5_3.out_down  = \cell_5_3.out_reg [1];
  assign \cell_5_3.out_left  = \cell_5_3.out_reg [2];
  assign \cell_5_3.out_right  = \cell_5_3.out_reg [3];
  assign \cell_5_3.out_up  = \cell_5_3.out_reg [0];
  assign \cell_5_3.port$1964$0  = \prog_5_3.data ;
  assign \cell_5_3.program_down  = \prog_5_3.data [31:16];
  assign \cell_5_3.program_enable  = global_program_enable;
  assign \cell_5_3.program_left  = \prog_5_3.data [47:32];
  assign \cell_5_3.program_right  = \prog_5_3.data [63:48];
  assign \cell_5_3.program_rst  = global_program_rst;
  assign \cell_5_3.program_up  = \prog_5_3.data [15:0];
  assign \cell_5_3.rst  = rst;
  assign \cell_5_3.run_enable  = global_run_enable;
  assign \cell_5_3.run_rst  = global_run_rst;
  assign \cell_5_4.clk  = clk;
  assign \cell_5_4.in_concat  = { \cell_5_5.out_reg [2], \cell_5_3.out_reg [3], \cell_6_4.out_reg [0], \cell_4_4.out_reg [1] };
  assign \cell_5_4.in_down  = \cell_6_4.out_reg [0];
  assign \cell_5_4.in_left  = \cell_5_3.out_reg [3];
  assign \cell_5_4.in_right  = \cell_5_5.out_reg [2];
  assign \cell_5_4.in_up  = \cell_4_4.out_reg [1];
  assign \cell_5_4.out_down  = \cell_5_4.out_reg [1];
  assign \cell_5_4.out_left  = \cell_5_4.out_reg [2];
  assign \cell_5_4.out_right  = \cell_5_4.out_reg [3];
  assign \cell_5_4.out_up  = \cell_5_4.out_reg [0];
  assign \cell_5_4.port$1984$0  = \prog_5_4.data ;
  assign \cell_5_4.program_down  = \prog_5_4.data [31:16];
  assign \cell_5_4.program_enable  = global_program_enable;
  assign \cell_5_4.program_left  = \prog_5_4.data [47:32];
  assign \cell_5_4.program_right  = \prog_5_4.data [63:48];
  assign \cell_5_4.program_rst  = global_program_rst;
  assign \cell_5_4.program_up  = \prog_5_4.data [15:0];
  assign \cell_5_4.rst  = rst;
  assign \cell_5_4.run_enable  = global_run_enable;
  assign \cell_5_4.run_rst  = global_run_rst;
  assign \cell_5_5.clk  = clk;
  assign \cell_5_5.in_concat  = { \cell_5_6.out_reg [2], \cell_5_4.out_reg [3], \cell_6_5.out_reg [0], \cell_4_5.out_reg [1] };
  assign \cell_5_5.in_down  = \cell_6_5.out_reg [0];
  assign \cell_5_5.in_left  = \cell_5_4.out_reg [3];
  assign \cell_5_5.in_right  = \cell_5_6.out_reg [2];
  assign \cell_5_5.in_up  = \cell_4_5.out_reg [1];
  assign \cell_5_5.out_down  = \cell_5_5.out_reg [1];
  assign \cell_5_5.out_left  = \cell_5_5.out_reg [2];
  assign \cell_5_5.out_right  = \cell_5_5.out_reg [3];
  assign \cell_5_5.out_up  = \cell_5_5.out_reg [0];
  assign \cell_5_5.port$2004$0  = \prog_5_5.data ;
  assign \cell_5_5.program_down  = \prog_5_5.data [31:16];
  assign \cell_5_5.program_enable  = global_program_enable;
  assign \cell_5_5.program_left  = \prog_5_5.data [47:32];
  assign \cell_5_5.program_right  = \prog_5_5.data [63:48];
  assign \cell_5_5.program_rst  = global_program_rst;
  assign \cell_5_5.program_up  = \prog_5_5.data [15:0];
  assign \cell_5_5.rst  = rst;
  assign \cell_5_5.run_enable  = global_run_enable;
  assign \cell_5_5.run_rst  = global_run_rst;
  assign \cell_5_6.clk  = clk;
  assign \cell_5_6.in_concat  = { \cell_5_7.out_reg [2], \cell_5_5.out_reg [3], \cell_6_6.out_reg [0], \cell_4_6.out_reg [1] };
  assign \cell_5_6.in_down  = \cell_6_6.out_reg [0];
  assign \cell_5_6.in_left  = \cell_5_5.out_reg [3];
  assign \cell_5_6.in_right  = \cell_5_7.out_reg [2];
  assign \cell_5_6.in_up  = \cell_4_6.out_reg [1];
  assign \cell_5_6.out_down  = \cell_5_6.out_reg [1];
  assign \cell_5_6.out_left  = \cell_5_6.out_reg [2];
  assign \cell_5_6.out_right  = \cell_5_6.out_reg [3];
  assign \cell_5_6.out_up  = \cell_5_6.out_reg [0];
  assign \cell_5_6.port$2024$0  = \prog_5_6.data ;
  assign \cell_5_6.program_down  = \prog_5_6.data [31:16];
  assign \cell_5_6.program_enable  = global_program_enable;
  assign \cell_5_6.program_left  = \prog_5_6.data [47:32];
  assign \cell_5_6.program_right  = \prog_5_6.data [63:48];
  assign \cell_5_6.program_rst  = global_program_rst;
  assign \cell_5_6.program_up  = \prog_5_6.data [15:0];
  assign \cell_5_6.rst  = rst;
  assign \cell_5_6.run_enable  = global_run_enable;
  assign \cell_5_6.run_rst  = global_run_rst;
  assign \cell_5_7.clk  = clk;
  assign \cell_5_7.in_concat  = { 1'h0, \cell_5_6.out_reg [3], \cell_6_7.out_reg [0], \cell_4_7.out_reg [1] };
  assign \cell_5_7.in_down  = \cell_6_7.out_reg [0];
  assign \cell_5_7.in_left  = \cell_5_6.out_reg [3];
  assign \cell_5_7.in_right  = 1'h0;
  assign \cell_5_7.in_up  = \cell_4_7.out_reg [1];
  assign \cell_5_7.out_down  = \cell_5_7.out_reg [1];
  assign \cell_5_7.out_left  = \cell_5_7.out_reg [2];
  assign \cell_5_7.out_right  = \cell_5_7.out_reg [3];
  assign \cell_5_7.out_up  = \cell_5_7.out_reg [0];
  assign \cell_5_7.port$2044$0  = \prog_5_7.data ;
  assign \cell_5_7.program_down  = \prog_5_7.data [31:16];
  assign \cell_5_7.program_enable  = global_program_enable;
  assign \cell_5_7.program_left  = \prog_5_7.data [47:32];
  assign \cell_5_7.program_right  = \prog_5_7.data [63:48];
  assign \cell_5_7.program_rst  = global_program_rst;
  assign \cell_5_7.program_up  = \prog_5_7.data [15:0];
  assign \cell_5_7.rst  = rst;
  assign \cell_5_7.run_enable  = global_run_enable;
  assign \cell_5_7.run_rst  = global_run_rst;
  assign \cell_6_0.clk  = clk;
  assign \cell_6_0.in_concat  = { \cell_6_1.out_reg [2], 1'h0, \cell_7_0.out_reg [0], \cell_5_0.out_reg [1] };
  assign \cell_6_0.in_down  = \cell_7_0.out_reg [0];
  assign \cell_6_0.in_left  = 1'h0;
  assign \cell_6_0.in_right  = \cell_6_1.out_reg [2];
  assign \cell_6_0.in_up  = \cell_5_0.out_reg [1];
  assign \cell_6_0.out_down  = \cell_6_0.out_reg [1];
  assign \cell_6_0.out_left  = \cell_6_0.out_reg [2];
  assign \cell_6_0.out_right  = \cell_6_0.out_reg [3];
  assign \cell_6_0.out_up  = \cell_6_0.out_reg [0];
  assign \cell_6_0.port$2064$0  = \prog_6_0.data ;
  assign \cell_6_0.program_down  = \prog_6_0.data [31:16];
  assign \cell_6_0.program_enable  = global_program_enable;
  assign \cell_6_0.program_left  = \prog_6_0.data [47:32];
  assign \cell_6_0.program_right  = \prog_6_0.data [63:48];
  assign \cell_6_0.program_rst  = global_program_rst;
  assign \cell_6_0.program_up  = \prog_6_0.data [15:0];
  assign \cell_6_0.rst  = rst;
  assign \cell_6_0.run_enable  = global_run_enable;
  assign \cell_6_0.run_rst  = global_run_rst;
  assign \cell_6_1.clk  = clk;
  assign \cell_6_1.in_concat  = { \cell_6_2.out_reg [2], \cell_6_0.out_reg [3], \cell_7_1.out_reg [0], \cell_5_1.out_reg [1] };
  assign \cell_6_1.in_down  = \cell_7_1.out_reg [0];
  assign \cell_6_1.in_left  = \cell_6_0.out_reg [3];
  assign \cell_6_1.in_right  = \cell_6_2.out_reg [2];
  assign \cell_6_1.in_up  = \cell_5_1.out_reg [1];
  assign \cell_6_1.out_down  = \cell_6_1.out_reg [1];
  assign \cell_6_1.out_left  = \cell_6_1.out_reg [2];
  assign \cell_6_1.out_right  = \cell_6_1.out_reg [3];
  assign \cell_6_1.out_up  = \cell_6_1.out_reg [0];
  assign \cell_6_1.port$2084$0  = \prog_6_1.data ;
  assign \cell_6_1.program_down  = \prog_6_1.data [31:16];
  assign \cell_6_1.program_enable  = global_program_enable;
  assign \cell_6_1.program_left  = \prog_6_1.data [47:32];
  assign \cell_6_1.program_right  = \prog_6_1.data [63:48];
  assign \cell_6_1.program_rst  = global_program_rst;
  assign \cell_6_1.program_up  = \prog_6_1.data [15:0];
  assign \cell_6_1.rst  = rst;
  assign \cell_6_1.run_enable  = global_run_enable;
  assign \cell_6_1.run_rst  = global_run_rst;
  assign \cell_6_2.clk  = clk;
  assign \cell_6_2.in_concat  = { \cell_6_3.out_reg [2], \cell_6_1.out_reg [3], \cell_7_2.out_reg [0], \cell_5_2.out_reg [1] };
  assign \cell_6_2.in_down  = \cell_7_2.out_reg [0];
  assign \cell_6_2.in_left  = \cell_6_1.out_reg [3];
  assign \cell_6_2.in_right  = \cell_6_3.out_reg [2];
  assign \cell_6_2.in_up  = \cell_5_2.out_reg [1];
  assign \cell_6_2.out_down  = \cell_6_2.out_reg [1];
  assign \cell_6_2.out_left  = \cell_6_2.out_reg [2];
  assign \cell_6_2.out_right  = \cell_6_2.out_reg [3];
  assign \cell_6_2.out_up  = \cell_6_2.out_reg [0];
  assign \cell_6_2.port$2104$0  = \prog_6_2.data ;
  assign \cell_6_2.program_down  = \prog_6_2.data [31:16];
  assign \cell_6_2.program_enable  = global_program_enable;
  assign \cell_6_2.program_left  = \prog_6_2.data [47:32];
  assign \cell_6_2.program_right  = \prog_6_2.data [63:48];
  assign \cell_6_2.program_rst  = global_program_rst;
  assign \cell_6_2.program_up  = \prog_6_2.data [15:0];
  assign \cell_6_2.rst  = rst;
  assign \cell_6_2.run_enable  = global_run_enable;
  assign \cell_6_2.run_rst  = global_run_rst;
  assign \cell_6_3.clk  = clk;
  assign \cell_6_3.in_concat  = { \cell_6_4.out_reg [2], \cell_6_2.out_reg [3], \cell_7_3.out_reg [0], \cell_5_3.out_reg [1] };
  assign \cell_6_3.in_down  = \cell_7_3.out_reg [0];
  assign \cell_6_3.in_left  = \cell_6_2.out_reg [3];
  assign \cell_6_3.in_right  = \cell_6_4.out_reg [2];
  assign \cell_6_3.in_up  = \cell_5_3.out_reg [1];
  assign \cell_6_3.out_down  = \cell_6_3.out_reg [1];
  assign \cell_6_3.out_left  = \cell_6_3.out_reg [2];
  assign \cell_6_3.out_right  = \cell_6_3.out_reg [3];
  assign \cell_6_3.out_up  = \cell_6_3.out_reg [0];
  assign \cell_6_3.port$2124$0  = \prog_6_3.data ;
  assign \cell_6_3.program_down  = \prog_6_3.data [31:16];
  assign \cell_6_3.program_enable  = global_program_enable;
  assign \cell_6_3.program_left  = \prog_6_3.data [47:32];
  assign \cell_6_3.program_right  = \prog_6_3.data [63:48];
  assign \cell_6_3.program_rst  = global_program_rst;
  assign \cell_6_3.program_up  = \prog_6_3.data [15:0];
  assign \cell_6_3.rst  = rst;
  assign \cell_6_3.run_enable  = global_run_enable;
  assign \cell_6_3.run_rst  = global_run_rst;
  assign \cell_6_4.clk  = clk;
  assign \cell_6_4.in_concat  = { \cell_6_5.out_reg [2], \cell_6_3.out_reg [3], \cell_7_4.out_reg [0], \cell_5_4.out_reg [1] };
  assign \cell_6_4.in_down  = \cell_7_4.out_reg [0];
  assign \cell_6_4.in_left  = \cell_6_3.out_reg [3];
  assign \cell_6_4.in_right  = \cell_6_5.out_reg [2];
  assign \cell_6_4.in_up  = \cell_5_4.out_reg [1];
  assign \cell_6_4.out_down  = \cell_6_4.out_reg [1];
  assign \cell_6_4.out_left  = \cell_6_4.out_reg [2];
  assign \cell_6_4.out_right  = \cell_6_4.out_reg [3];
  assign \cell_6_4.out_up  = \cell_6_4.out_reg [0];
  assign \cell_6_4.port$2144$0  = \prog_6_4.data ;
  assign \cell_6_4.program_down  = \prog_6_4.data [31:16];
  assign \cell_6_4.program_enable  = global_program_enable;
  assign \cell_6_4.program_left  = \prog_6_4.data [47:32];
  assign \cell_6_4.program_right  = \prog_6_4.data [63:48];
  assign \cell_6_4.program_rst  = global_program_rst;
  assign \cell_6_4.program_up  = \prog_6_4.data [15:0];
  assign \cell_6_4.rst  = rst;
  assign \cell_6_4.run_enable  = global_run_enable;
  assign \cell_6_4.run_rst  = global_run_rst;
  assign \cell_6_5.clk  = clk;
  assign \cell_6_5.in_concat  = { \cell_6_6.out_reg [2], \cell_6_4.out_reg [3], \cell_7_5.out_reg [0], \cell_5_5.out_reg [1] };
  assign \cell_6_5.in_down  = \cell_7_5.out_reg [0];
  assign \cell_6_5.in_left  = \cell_6_4.out_reg [3];
  assign \cell_6_5.in_right  = \cell_6_6.out_reg [2];
  assign \cell_6_5.in_up  = \cell_5_5.out_reg [1];
  assign \cell_6_5.out_down  = \cell_6_5.out_reg [1];
  assign \cell_6_5.out_left  = \cell_6_5.out_reg [2];
  assign \cell_6_5.out_right  = \cell_6_5.out_reg [3];
  assign \cell_6_5.out_up  = \cell_6_5.out_reg [0];
  assign \cell_6_5.port$2164$0  = \prog_6_5.data ;
  assign \cell_6_5.program_down  = \prog_6_5.data [31:16];
  assign \cell_6_5.program_enable  = global_program_enable;
  assign \cell_6_5.program_left  = \prog_6_5.data [47:32];
  assign \cell_6_5.program_right  = \prog_6_5.data [63:48];
  assign \cell_6_5.program_rst  = global_program_rst;
  assign \cell_6_5.program_up  = \prog_6_5.data [15:0];
  assign \cell_6_5.rst  = rst;
  assign \cell_6_5.run_enable  = global_run_enable;
  assign \cell_6_5.run_rst  = global_run_rst;
  assign \cell_6_6.clk  = clk;
  assign \cell_6_6.in_concat  = { \cell_6_7.out_reg [2], \cell_6_5.out_reg [3], \cell_7_6.out_reg [0], \cell_5_6.out_reg [1] };
  assign \cell_6_6.in_down  = \cell_7_6.out_reg [0];
  assign \cell_6_6.in_left  = \cell_6_5.out_reg [3];
  assign \cell_6_6.in_right  = \cell_6_7.out_reg [2];
  assign \cell_6_6.in_up  = \cell_5_6.out_reg [1];
  assign \cell_6_6.out_down  = \cell_6_6.out_reg [1];
  assign \cell_6_6.out_left  = \cell_6_6.out_reg [2];
  assign \cell_6_6.out_right  = \cell_6_6.out_reg [3];
  assign \cell_6_6.out_up  = \cell_6_6.out_reg [0];
  assign \cell_6_6.port$2184$0  = \prog_6_6.data ;
  assign \cell_6_6.program_down  = \prog_6_6.data [31:16];
  assign \cell_6_6.program_enable  = global_program_enable;
  assign \cell_6_6.program_left  = \prog_6_6.data [47:32];
  assign \cell_6_6.program_right  = \prog_6_6.data [63:48];
  assign \cell_6_6.program_rst  = global_program_rst;
  assign \cell_6_6.program_up  = \prog_6_6.data [15:0];
  assign \cell_6_6.rst  = rst;
  assign \cell_6_6.run_enable  = global_run_enable;
  assign \cell_6_6.run_rst  = global_run_rst;
  assign \cell_6_7.clk  = clk;
  assign \cell_6_7.in_concat  = { 1'h0, \cell_6_6.out_reg [3], \cell_7_7.out_reg [0], \cell_5_7.out_reg [1] };
  assign \cell_6_7.in_down  = \cell_7_7.out_reg [0];
  assign \cell_6_7.in_left  = \cell_6_6.out_reg [3];
  assign \cell_6_7.in_right  = 1'h0;
  assign \cell_6_7.in_up  = \cell_5_7.out_reg [1];
  assign \cell_6_7.out_down  = \cell_6_7.out_reg [1];
  assign \cell_6_7.out_left  = \cell_6_7.out_reg [2];
  assign \cell_6_7.out_right  = \cell_6_7.out_reg [3];
  assign \cell_6_7.out_up  = \cell_6_7.out_reg [0];
  assign \cell_6_7.port$2204$0  = \prog_6_7.data ;
  assign \cell_6_7.program_down  = \prog_6_7.data [31:16];
  assign \cell_6_7.program_enable  = global_program_enable;
  assign \cell_6_7.program_left  = \prog_6_7.data [47:32];
  assign \cell_6_7.program_right  = \prog_6_7.data [63:48];
  assign \cell_6_7.program_rst  = global_program_rst;
  assign \cell_6_7.program_up  = \prog_6_7.data [15:0];
  assign \cell_6_7.rst  = rst;
  assign \cell_6_7.run_enable  = global_run_enable;
  assign \cell_6_7.run_rst  = global_run_rst;
  assign \cell_7_0.clk  = clk;
  assign \cell_7_0.in_concat  = { \cell_7_1.out_reg [2], 2'h0, \cell_6_0.out_reg [1] };
  assign \cell_7_0.in_down  = 1'h0;
  assign \cell_7_0.in_left  = 1'h0;
  assign \cell_7_0.in_right  = \cell_7_1.out_reg [2];
  assign \cell_7_0.in_up  = \cell_6_0.out_reg [1];
  assign \cell_7_0.out_down  = \cell_7_0.out_reg [1];
  assign \cell_7_0.out_left  = \cell_7_0.out_reg [2];
  assign \cell_7_0.out_right  = \cell_7_0.out_reg [3];
  assign \cell_7_0.out_up  = \cell_7_0.out_reg [0];
  assign \cell_7_0.port$2224$0  = \prog_7_0.data ;
  assign \cell_7_0.program_down  = \prog_7_0.data [31:16];
  assign \cell_7_0.program_enable  = global_program_enable;
  assign \cell_7_0.program_left  = \prog_7_0.data [47:32];
  assign \cell_7_0.program_right  = \prog_7_0.data [63:48];
  assign \cell_7_0.program_rst  = global_program_rst;
  assign \cell_7_0.program_up  = \prog_7_0.data [15:0];
  assign \cell_7_0.rst  = rst;
  assign \cell_7_0.run_enable  = global_run_enable;
  assign \cell_7_0.run_rst  = global_run_rst;
  assign \cell_7_1.clk  = clk;
  assign \cell_7_1.in_concat  = { \cell_7_2.out_reg [2], \cell_7_0.out_reg [3], 1'h0, \cell_6_1.out_reg [1] };
  assign \cell_7_1.in_down  = 1'h0;
  assign \cell_7_1.in_left  = \cell_7_0.out_reg [3];
  assign \cell_7_1.in_right  = \cell_7_2.out_reg [2];
  assign \cell_7_1.in_up  = \cell_6_1.out_reg [1];
  assign \cell_7_1.out_down  = \cell_7_1.out_reg [1];
  assign \cell_7_1.out_left  = \cell_7_1.out_reg [2];
  assign \cell_7_1.out_right  = \cell_7_1.out_reg [3];
  assign \cell_7_1.out_up  = \cell_7_1.out_reg [0];
  assign \cell_7_1.port$2244$0  = \prog_7_1.data ;
  assign \cell_7_1.program_down  = \prog_7_1.data [31:16];
  assign \cell_7_1.program_enable  = global_program_enable;
  assign \cell_7_1.program_left  = \prog_7_1.data [47:32];
  assign \cell_7_1.program_right  = \prog_7_1.data [63:48];
  assign \cell_7_1.program_rst  = global_program_rst;
  assign \cell_7_1.program_up  = \prog_7_1.data [15:0];
  assign \cell_7_1.rst  = rst;
  assign \cell_7_1.run_enable  = global_run_enable;
  assign \cell_7_1.run_rst  = global_run_rst;
  assign \cell_7_2.clk  = clk;
  assign \cell_7_2.in_concat  = { \cell_7_3.out_reg [2], \cell_7_1.out_reg [3], 1'h0, \cell_6_2.out_reg [1] };
  assign \cell_7_2.in_down  = 1'h0;
  assign \cell_7_2.in_left  = \cell_7_1.out_reg [3];
  assign \cell_7_2.in_right  = \cell_7_3.out_reg [2];
  assign \cell_7_2.in_up  = \cell_6_2.out_reg [1];
  assign \cell_7_2.out_down  = \cell_7_2.out_reg [1];
  assign \cell_7_2.out_left  = \cell_7_2.out_reg [2];
  assign \cell_7_2.out_right  = \cell_7_2.out_reg [3];
  assign \cell_7_2.out_up  = \cell_7_2.out_reg [0];
  assign \cell_7_2.port$2264$0  = \prog_7_2.data ;
  assign \cell_7_2.program_down  = \prog_7_2.data [31:16];
  assign \cell_7_2.program_enable  = global_program_enable;
  assign \cell_7_2.program_left  = \prog_7_2.data [47:32];
  assign \cell_7_2.program_right  = \prog_7_2.data [63:48];
  assign \cell_7_2.program_rst  = global_program_rst;
  assign \cell_7_2.program_up  = \prog_7_2.data [15:0];
  assign \cell_7_2.rst  = rst;
  assign \cell_7_2.run_enable  = global_run_enable;
  assign \cell_7_2.run_rst  = global_run_rst;
  assign \cell_7_3.clk  = clk;
  assign \cell_7_3.in_concat  = { \cell_7_4.out_reg [2], \cell_7_2.out_reg [3], 1'h0, \cell_6_3.out_reg [1] };
  assign \cell_7_3.in_down  = 1'h0;
  assign \cell_7_3.in_left  = \cell_7_2.out_reg [3];
  assign \cell_7_3.in_right  = \cell_7_4.out_reg [2];
  assign \cell_7_3.in_up  = \cell_6_3.out_reg [1];
  assign \cell_7_3.out_down  = \cell_7_3.out_reg [1];
  assign \cell_7_3.out_left  = \cell_7_3.out_reg [2];
  assign \cell_7_3.out_right  = \cell_7_3.out_reg [3];
  assign \cell_7_3.out_up  = \cell_7_3.out_reg [0];
  assign \cell_7_3.port$2284$0  = \prog_7_3.data ;
  assign \cell_7_3.program_down  = \prog_7_3.data [31:16];
  assign \cell_7_3.program_enable  = global_program_enable;
  assign \cell_7_3.program_left  = \prog_7_3.data [47:32];
  assign \cell_7_3.program_right  = \prog_7_3.data [63:48];
  assign \cell_7_3.program_rst  = global_program_rst;
  assign \cell_7_3.program_up  = \prog_7_3.data [15:0];
  assign \cell_7_3.rst  = rst;
  assign \cell_7_3.run_enable  = global_run_enable;
  assign \cell_7_3.run_rst  = global_run_rst;
  assign \cell_7_4.clk  = clk;
  assign \cell_7_4.in_concat  = { \cell_7_5.out_reg [2], \cell_7_3.out_reg [3], 1'h0, \cell_6_4.out_reg [1] };
  assign \cell_7_4.in_down  = 1'h0;
  assign \cell_7_4.in_left  = \cell_7_3.out_reg [3];
  assign \cell_7_4.in_right  = \cell_7_5.out_reg [2];
  assign \cell_7_4.in_up  = \cell_6_4.out_reg [1];
  assign \cell_7_4.out_down  = \cell_7_4.out_reg [1];
  assign \cell_7_4.out_left  = \cell_7_4.out_reg [2];
  assign \cell_7_4.out_right  = \cell_7_4.out_reg [3];
  assign \cell_7_4.out_up  = \cell_7_4.out_reg [0];
  assign \cell_7_4.port$2304$0  = \prog_7_4.data ;
  assign \cell_7_4.program_down  = \prog_7_4.data [31:16];
  assign \cell_7_4.program_enable  = global_program_enable;
  assign \cell_7_4.program_left  = \prog_7_4.data [47:32];
  assign \cell_7_4.program_right  = \prog_7_4.data [63:48];
  assign \cell_7_4.program_rst  = global_program_rst;
  assign \cell_7_4.program_up  = \prog_7_4.data [15:0];
  assign \cell_7_4.rst  = rst;
  assign \cell_7_4.run_enable  = global_run_enable;
  assign \cell_7_4.run_rst  = global_run_rst;
  assign \cell_7_5.clk  = clk;
  assign \cell_7_5.in_concat  = { \cell_7_6.out_reg [2], \cell_7_4.out_reg [3], 1'h0, \cell_6_5.out_reg [1] };
  assign \cell_7_5.in_down  = 1'h0;
  assign \cell_7_5.in_left  = \cell_7_4.out_reg [3];
  assign \cell_7_5.in_right  = \cell_7_6.out_reg [2];
  assign \cell_7_5.in_up  = \cell_6_5.out_reg [1];
  assign \cell_7_5.out_down  = \cell_7_5.out_reg [1];
  assign \cell_7_5.out_left  = \cell_7_5.out_reg [2];
  assign \cell_7_5.out_right  = \cell_7_5.out_reg [3];
  assign \cell_7_5.out_up  = \cell_7_5.out_reg [0];
  assign \cell_7_5.port$2324$0  = \prog_7_5.data ;
  assign \cell_7_5.program_down  = \prog_7_5.data [31:16];
  assign \cell_7_5.program_enable  = global_program_enable;
  assign \cell_7_5.program_left  = \prog_7_5.data [47:32];
  assign \cell_7_5.program_right  = \prog_7_5.data [63:48];
  assign \cell_7_5.program_rst  = global_program_rst;
  assign \cell_7_5.program_up  = \prog_7_5.data [15:0];
  assign \cell_7_5.rst  = rst;
  assign \cell_7_5.run_enable  = global_run_enable;
  assign \cell_7_5.run_rst  = global_run_rst;
  assign \cell_7_6.clk  = clk;
  assign \cell_7_6.in_concat  = { \cell_7_7.out_reg [2], \cell_7_5.out_reg [3], 1'h0, \cell_6_6.out_reg [1] };
  assign \cell_7_6.in_down  = 1'h0;
  assign \cell_7_6.in_left  = \cell_7_5.out_reg [3];
  assign \cell_7_6.in_right  = \cell_7_7.out_reg [2];
  assign \cell_7_6.in_up  = \cell_6_6.out_reg [1];
  assign \cell_7_6.out_down  = \cell_7_6.out_reg [1];
  assign \cell_7_6.out_left  = \cell_7_6.out_reg [2];
  assign \cell_7_6.out_right  = \cell_7_6.out_reg [3];
  assign \cell_7_6.out_up  = \cell_7_6.out_reg [0];
  assign \cell_7_6.port$2344$0  = \prog_7_6.data ;
  assign \cell_7_6.program_down  = \prog_7_6.data [31:16];
  assign \cell_7_6.program_enable  = global_program_enable;
  assign \cell_7_6.program_left  = \prog_7_6.data [47:32];
  assign \cell_7_6.program_right  = \prog_7_6.data [63:48];
  assign \cell_7_6.program_rst  = global_program_rst;
  assign \cell_7_6.program_up  = \prog_7_6.data [15:0];
  assign \cell_7_6.rst  = rst;
  assign \cell_7_6.run_enable  = global_run_enable;
  assign \cell_7_6.run_rst  = global_run_rst;
  assign \cell_7_7.clk  = clk;
  assign \cell_7_7.in_concat  = { 1'h0, \cell_7_6.out_reg [3], 1'h0, \cell_6_7.out_reg [1] };
  assign \cell_7_7.in_down  = 1'h0;
  assign \cell_7_7.in_left  = \cell_7_6.out_reg [3];
  assign \cell_7_7.in_right  = 1'h0;
  assign \cell_7_7.in_up  = \cell_6_7.out_reg [1];
  assign \cell_7_7.out_down  = \cell_7_7.out_reg [1];
  assign \cell_7_7.out_left  = \cell_7_7.out_reg [2];
  assign \cell_7_7.out_right  = \cell_7_7.out_reg [3];
  assign \cell_7_7.out_up  = \cell_7_7.out_reg [0];
  assign \cell_7_7.port$2364$0  = \prog_7_7.data ;
  assign \cell_7_7.program_down  = \prog_7_7.data [31:16];
  assign \cell_7_7.program_enable  = global_program_enable;
  assign \cell_7_7.program_left  = \prog_7_7.data [47:32];
  assign \cell_7_7.program_right  = \prog_7_7.data [63:48];
  assign \cell_7_7.program_rst  = global_program_rst;
  assign \cell_7_7.program_up  = \prog_7_7.data [15:0];
  assign \cell_7_7.rst  = rst;
  assign \cell_7_7.run_enable  = global_run_enable;
  assign \cell_7_7.run_rst  = global_run_rst;
  assign data_copy = global_state_mem_copy;
  assign \data_copy$1175  = global_state_mem_copy;
  assign \data_copy$1180  = global_state_mem_copy;
  assign \data_copy$1185  = global_state_mem_copy;
  assign \data_copy$1190  = global_state_mem_copy;
  assign \data_copy$1195  = global_state_mem_copy;
  assign \data_copy$1200  = global_state_mem_copy;
  assign \data_copy$1206  = global_state_mem_copy;
  assign \data_copy$1211  = global_state_mem_copy;
  assign \data_copy$1215  = global_state_mem_copy;
  assign \data_copy$1219  = global_state_mem_copy;
  assign \data_copy$1223  = global_state_mem_copy;
  assign \data_copy$1227  = global_state_mem_copy;
  assign \data_copy$1231  = global_state_mem_copy;
  assign \data_copy$1235  = global_state_mem_copy;
  assign \data_copy$1240  = global_state_mem_copy;
  assign \data_copy$1245  = global_state_mem_copy;
  assign \data_copy$1249  = global_state_mem_copy;
  assign \data_copy$1253  = global_state_mem_copy;
  assign \data_copy$1257  = global_state_mem_copy;
  assign \data_copy$1261  = global_state_mem_copy;
  assign \data_copy$1265  = global_state_mem_copy;
  assign \data_copy$1269  = global_state_mem_copy;
  assign \data_copy$1274  = global_state_mem_copy;
  assign \data_copy$1279  = global_state_mem_copy;
  assign \data_copy$1283  = global_state_mem_copy;
  assign \data_copy$1287  = global_state_mem_copy;
  assign \data_copy$1291  = global_state_mem_copy;
  assign \data_copy$1295  = global_state_mem_copy;
  assign \data_copy$1299  = global_state_mem_copy;
  assign \data_copy$1303  = global_state_mem_copy;
  assign \data_copy$1308  = global_state_mem_copy;
  assign \data_copy$1313  = global_state_mem_copy;
  assign \data_copy$1317  = global_state_mem_copy;
  assign \data_copy$1321  = global_state_mem_copy;
  assign \data_copy$1325  = global_state_mem_copy;
  assign \data_copy$1329  = global_state_mem_copy;
  assign \data_copy$1333  = global_state_mem_copy;
  assign \data_copy$1337  = global_state_mem_copy;
  assign \data_copy$1342  = global_state_mem_copy;
  assign \data_copy$1347  = global_state_mem_copy;
  assign \data_copy$1351  = global_state_mem_copy;
  assign \data_copy$1355  = global_state_mem_copy;
  assign \data_copy$1359  = global_state_mem_copy;
  assign \data_copy$1363  = global_state_mem_copy;
  assign \data_copy$1367  = global_state_mem_copy;
  assign \data_copy$1371  = global_state_mem_copy;
  assign \data_copy$1376  = global_state_mem_copy;
  assign \data_copy$1381  = global_state_mem_copy;
  assign \data_copy$1385  = global_state_mem_copy;
  assign \data_copy$1389  = global_state_mem_copy;
  assign \data_copy$1393  = global_state_mem_copy;
  assign \data_copy$1397  = global_state_mem_copy;
  assign \data_copy$1401  = global_state_mem_copy;
  assign \data_copy$1405  = global_state_mem_copy;
  assign \data_copy$1410  = global_state_mem_copy;
  assign \data_copy$1416  = global_state_mem_copy;
  assign \data_copy$1421  = global_state_mem_copy;
  assign \data_copy$1426  = global_state_mem_copy;
  assign \data_copy$1431  = global_state_mem_copy;
  assign \data_copy$1436  = global_state_mem_copy;
  assign \data_copy$1441  = global_state_mem_copy;
  assign \data_copy$1446  = global_state_mem_copy;
  assign \data_copy$1452  = global_state_mem_copy;
  assign data_in = \prog_0_0.data [0];
  assign \data_in$1455  = \state_0_0.data [0];
  assign \data_in$1457  = \prog_0_1.data [0];
  assign \data_in$1459  = \state_0_1.data [0];
  assign \data_in$1461  = \prog_0_2.data [0];
  assign \data_in$1463  = \state_0_2.data [0];
  assign \data_in$1465  = \prog_0_3.data [0];
  assign \data_in$1467  = \state_0_3.data [0];
  assign \data_in$1469  = \prog_0_4.data [0];
  assign \data_in$1471  = \state_0_4.data [0];
  assign \data_in$1473  = \prog_0_5.data [0];
  assign \data_in$1475  = \state_0_5.data [0];
  assign \data_in$1477  = \prog_0_6.data [0];
  assign \data_in$1479  = \state_0_6.data [0];
  assign \data_in$1481  = \prog_1_1.data [0];
  assign \data_in$1483  = \state_1_1.data [0];
  assign \data_in$1485  = \prog_1_2.data [0];
  assign \data_in$1487  = \state_1_2.data [0];
  assign \data_in$1489  = \prog_1_3.data [0];
  assign \data_in$1491  = \state_1_3.data [0];
  assign \data_in$1493  = \prog_1_4.data [0];
  assign \data_in$1495  = \state_1_4.data [0];
  assign \data_in$1497  = \prog_1_5.data [0];
  assign \data_in$1499  = \state_1_5.data [0];
  assign \data_in$1501  = \prog_1_6.data [0];
  assign \data_in$1503  = \state_1_6.data [0];
  assign \data_in$1505  = \prog_1_7.data [0];
  assign \data_in$1507  = \state_1_7.data [0];
  assign \data_in$1509  = \prog_2_0.data [0];
  assign \data_in$1511  = \state_2_0.data [0];
  assign \data_in$1513  = \prog_2_1.data [0];
  assign \data_in$1515  = \state_2_1.data [0];
  assign \data_in$1517  = \prog_2_2.data [0];
  assign \data_in$1519  = \state_2_2.data [0];
  assign \data_in$1521  = \prog_2_3.data [0];
  assign \data_in$1523  = \state_2_3.data [0];
  assign \data_in$1525  = \prog_2_4.data [0];
  assign \data_in$1527  = \state_2_4.data [0];
  assign \data_in$1529  = \prog_2_5.data [0];
  assign \data_in$1531  = \state_2_5.data [0];
  assign \data_in$1533  = \prog_2_6.data [0];
  assign \data_in$1535  = \state_2_6.data [0];
  assign \data_in$1537  = \prog_3_1.data [0];
  assign \data_in$1539  = \state_3_1.data [0];
  assign \data_in$1541  = \prog_3_2.data [0];
  assign \data_in$1543  = \state_3_2.data [0];
  assign \data_in$1545  = \prog_3_3.data [0];
  assign \data_in$1547  = \state_3_3.data [0];
  assign \data_in$1549  = \prog_3_4.data [0];
  assign \data_in$1551  = \state_3_4.data [0];
  assign \data_in$1553  = \prog_3_5.data [0];
  assign \data_in$1555  = \state_3_5.data [0];
  assign \data_in$1557  = \prog_3_6.data [0];
  assign \data_in$1559  = \state_3_6.data [0];
  assign \data_in$1561  = \prog_3_7.data [0];
  assign \data_in$1563  = \state_3_7.data [0];
  assign \data_in$1565  = \prog_4_0.data [0];
  assign \data_in$1567  = \state_4_0.data [0];
  assign \data_in$1569  = \prog_4_1.data [0];
  assign \data_in$1571  = \state_4_1.data [0];
  assign \data_in$1573  = \prog_4_2.data [0];
  assign \data_in$1575  = \state_4_2.data [0];
  assign \data_in$1577  = \prog_4_3.data [0];
  assign \data_in$1579  = \state_4_3.data [0];
  assign \data_in$1581  = \prog_4_4.data [0];
  assign \data_in$1583  = \state_4_4.data [0];
  assign \data_in$1585  = \prog_4_5.data [0];
  assign \data_in$1587  = \state_4_5.data [0];
  assign \data_in$1589  = \prog_4_6.data [0];
  assign \data_in$1591  = \state_4_6.data [0];
  assign \data_in$1593  = \prog_5_1.data [0];
  assign \data_in$1595  = \state_5_1.data [0];
  assign \data_in$1597  = \prog_5_2.data [0];
  assign \data_in$1599  = \state_5_2.data [0];
  assign \data_in$1601  = \prog_5_3.data [0];
  assign \data_in$1603  = \state_5_3.data [0];
  assign \data_in$1605  = \prog_5_4.data [0];
  assign \data_in$1607  = \state_5_4.data [0];
  assign \data_in$1609  = \prog_5_5.data [0];
  assign \data_in$1611  = \state_5_5.data [0];
  assign \data_in$1613  = \prog_5_6.data [0];
  assign \data_in$1615  = \state_5_6.data [0];
  assign \data_in$1617  = \prog_5_7.data [0];
  assign \data_in$1619  = \state_5_7.data [0];
  assign \data_in$1621  = \prog_6_0.data [0];
  assign \data_in$1623  = \state_6_0.data [0];
  assign \data_in$1625  = \prog_6_1.data [0];
  assign \data_in$1627  = \state_6_1.data [0];
  assign \data_in$1629  = \prog_6_2.data [0];
  assign \data_in$1631  = \state_6_2.data [0];
  assign \data_in$1633  = \prog_6_3.data [0];
  assign \data_in$1635  = \state_6_3.data [0];
  assign \data_in$1637  = \prog_6_4.data [0];
  assign \data_in$1639  = \state_6_4.data [0];
  assign \data_in$1641  = \prog_6_5.data [0];
  assign \data_in$1643  = \state_6_5.data [0];
  assign \data_in$1645  = \prog_6_6.data [0];
  assign \data_in$1647  = \state_6_6.data [0];
  assign \data_in$1649  = \prog_7_1.data [0];
  assign \data_in$1653  = \prog_7_2.data [0];
  assign \data_in$1657  = \prog_7_3.data [0];
  assign \data_in$1661  = \prog_7_4.data [0];
  assign \data_in$1665  = \prog_7_5.data [0];
  assign \data_in$1669  = \prog_7_6.data [0];
  assign \data_in$1673  = \prog_7_7.data [0];
  assign \data_in$1675  = \state_7_7.data [0];
  assign \data_in$1677  = \prog_0_7.data [0];
  assign \data_in$1679  = \state_0_7.data [0];
  assign \data_in$1681  = \prog_1_0.data [0];
  assign \data_in$1683  = \state_1_0.data [0];
  assign \data_in$1685  = \prog_2_7.data [0];
  assign \data_in$1687  = \state_2_7.data [0];
  assign \data_in$1689  = \prog_3_0.data [0];
  assign \data_in$1691  = \state_3_0.data [0];
  assign \data_in$1693  = \prog_4_7.data [0];
  assign \data_in$1695  = \state_4_7.data [0];
  assign \data_in$1697  = \prog_5_0.data [0];
  assign \data_in$1699  = \state_5_0.data [0];
  assign \data_in$1701  = \prog_6_7.data [0];
  assign \data_in$1703  = \state_6_7.data [0];
  assign \data_in$1705  = global_program_mem_in;
  assign data_out = \prog_0_0.data [0];
  assign \data_out$1456  = \state_0_0.data [0];
  assign \data_out$1458  = \prog_0_1.data [0];
  assign \data_out$1460  = \state_0_1.data [0];
  assign \data_out$1462  = \prog_0_2.data [0];
  assign \data_out$1464  = \state_0_2.data [0];
  assign \data_out$1466  = \prog_0_3.data [0];
  assign \data_out$1468  = \state_0_3.data [0];
  assign \data_out$1470  = \prog_0_4.data [0];
  assign \data_out$1472  = \state_0_4.data [0];
  assign \data_out$1474  = \prog_0_5.data [0];
  assign \data_out$1476  = \state_0_5.data [0];
  assign \data_out$1478  = \prog_0_6.data [0];
  assign \data_out$1480  = \state_0_6.data [0];
  assign \data_out$1482  = \prog_1_1.data [0];
  assign \data_out$1484  = \state_1_1.data [0];
  assign \data_out$1486  = \prog_1_2.data [0];
  assign \data_out$1488  = \state_1_2.data [0];
  assign \data_out$1490  = \prog_1_3.data [0];
  assign \data_out$1492  = \state_1_3.data [0];
  assign \data_out$1494  = \prog_1_4.data [0];
  assign \data_out$1496  = \state_1_4.data [0];
  assign \data_out$1498  = \prog_1_5.data [0];
  assign \data_out$1500  = \state_1_5.data [0];
  assign \data_out$1502  = \prog_1_6.data [0];
  assign \data_out$1504  = \state_1_6.data [0];
  assign \data_out$1506  = \prog_1_7.data [0];
  assign \data_out$1508  = \state_1_7.data [0];
  assign \data_out$1510  = \prog_2_0.data [0];
  assign \data_out$1512  = \state_2_0.data [0];
  assign \data_out$1514  = \prog_2_1.data [0];
  assign \data_out$1516  = \state_2_1.data [0];
  assign \data_out$1518  = \prog_2_2.data [0];
  assign \data_out$1520  = \state_2_2.data [0];
  assign \data_out$1522  = \prog_2_3.data [0];
  assign \data_out$1524  = \state_2_3.data [0];
  assign \data_out$1526  = \prog_2_4.data [0];
  assign \data_out$1528  = \state_2_4.data [0];
  assign \data_out$1530  = \prog_2_5.data [0];
  assign \data_out$1532  = \state_2_5.data [0];
  assign \data_out$1534  = \prog_2_6.data [0];
  assign \data_out$1536  = \state_2_6.data [0];
  assign \data_out$1538  = \prog_3_1.data [0];
  assign \data_out$1540  = \state_3_1.data [0];
  assign \data_out$1542  = \prog_3_2.data [0];
  assign \data_out$1544  = \state_3_2.data [0];
  assign \data_out$1546  = \prog_3_3.data [0];
  assign \data_out$1548  = \state_3_3.data [0];
  assign \data_out$1550  = \prog_3_4.data [0];
  assign \data_out$1552  = \state_3_4.data [0];
  assign \data_out$1554  = \prog_3_5.data [0];
  assign \data_out$1556  = \state_3_5.data [0];
  assign \data_out$1558  = \prog_3_6.data [0];
  assign \data_out$1560  = \state_3_6.data [0];
  assign \data_out$1562  = \prog_3_7.data [0];
  assign \data_out$1564  = \state_3_7.data [0];
  assign \data_out$1566  = \prog_4_0.data [0];
  assign \data_out$1568  = \state_4_0.data [0];
  assign \data_out$1570  = \prog_4_1.data [0];
  assign \data_out$1572  = \state_4_1.data [0];
  assign \data_out$1574  = \prog_4_2.data [0];
  assign \data_out$1576  = \state_4_2.data [0];
  assign \data_out$1578  = \prog_4_3.data [0];
  assign \data_out$1580  = \state_4_3.data [0];
  assign \data_out$1582  = \prog_4_4.data [0];
  assign \data_out$1584  = \state_4_4.data [0];
  assign \data_out$1586  = \prog_4_5.data [0];
  assign \data_out$1588  = \state_4_5.data [0];
  assign \data_out$1590  = \prog_4_6.data [0];
  assign \data_out$1592  = \state_4_6.data [0];
  assign \data_out$1594  = \prog_5_1.data [0];
  assign \data_out$1596  = \state_5_1.data [0];
  assign \data_out$1598  = \prog_5_2.data [0];
  assign \data_out$1600  = \state_5_2.data [0];
  assign \data_out$1602  = \prog_5_3.data [0];
  assign \data_out$1604  = \state_5_3.data [0];
  assign \data_out$1606  = \prog_5_4.data [0];
  assign \data_out$1608  = \state_5_4.data [0];
  assign \data_out$1610  = \prog_5_5.data [0];
  assign \data_out$1612  = \state_5_5.data [0];
  assign \data_out$1614  = \prog_5_6.data [0];
  assign \data_out$1616  = \state_5_6.data [0];
  assign \data_out$1618  = \prog_5_7.data [0];
  assign \data_out$1620  = \state_5_7.data [0];
  assign \data_out$1622  = \prog_6_0.data [0];
  assign \data_out$1624  = \state_6_0.data [0];
  assign \data_out$1626  = \prog_6_1.data [0];
  assign \data_out$1628  = \state_6_1.data [0];
  assign \data_out$1630  = \prog_6_2.data [0];
  assign \data_out$1632  = \state_6_2.data [0];
  assign \data_out$1634  = \prog_6_3.data [0];
  assign \data_out$1636  = \state_6_3.data [0];
  assign \data_out$1638  = \prog_6_4.data [0];
  assign \data_out$1640  = \state_6_4.data [0];
  assign \data_out$1642  = \prog_6_5.data [0];
  assign \data_out$1644  = \state_6_5.data [0];
  assign \data_out$1646  = \prog_6_6.data [0];
  assign \data_out$1648  = \state_6_6.data [0];
  assign \data_out$1650  = \prog_7_1.data [0];
  assign \data_out$1654  = \prog_7_2.data [0];
  assign \data_out$1658  = \prog_7_3.data [0];
  assign \data_out$1662  = \prog_7_4.data [0];
  assign \data_out$1666  = \prog_7_5.data [0];
  assign \data_out$1670  = \prog_7_6.data [0];
  assign \data_out$1674  = \prog_7_7.data [0];
  assign \data_out$1676  = \state_7_7.data [0];
  assign \data_out$1678  = \prog_0_7.data [0];
  assign \data_out$1680  = \state_0_7.data [0];
  assign \data_out$1682  = \prog_1_0.data [0];
  assign \data_out$1684  = \state_1_0.data [0];
  assign \data_out$1686  = \prog_2_7.data [0];
  assign \data_out$1688  = \state_2_7.data [0];
  assign \data_out$1690  = \prog_3_0.data [0];
  assign \data_out$1692  = \state_3_0.data [0];
  assign \data_out$1694  = \prog_4_7.data [0];
  assign \data_out$1696  = \state_4_7.data [0];
  assign \data_out$1698  = \prog_5_0.data [0];
  assign \data_out$1700  = \state_5_0.data [0];
  assign \data_out$1702  = \prog_6_7.data [0];
  assign \data_out$1704  = \state_6_7.data [0];
  assign data_parallel = \prog_0_0.data ;
  assign \data_parallel$1005  = \prog_5_1.data ;
  assign \data_parallel$1012  = \prog_5_2.data ;
  assign \data_parallel$1019  = \prog_5_3.data ;
  assign \data_parallel$1026  = \prog_5_4.data ;
  assign \data_parallel$1033  = \prog_5_5.data ;
  assign \data_parallel$1040  = \prog_5_6.data ;
  assign \data_parallel$1047  = \prog_5_7.data ;
  assign \data_parallel$1054  = \prog_6_0.data ;
  assign \data_parallel$1061  = \prog_6_1.data ;
  assign \data_parallel$1068  = \prog_6_2.data ;
  assign \data_parallel$1075  = \prog_6_3.data ;
  assign \data_parallel$1082  = \prog_6_4.data ;
  assign \data_parallel$1089  = \prog_6_5.data ;
  assign \data_parallel$1096  = \prog_6_6.data ;
  assign \data_parallel$1103  = \prog_6_7.data ;
  assign \data_parallel$1110  = \prog_7_0.data ;
  assign \data_parallel$1117  = \prog_7_1.data ;
  assign \data_parallel$1124  = \prog_7_2.data ;
  assign \data_parallel$1131  = \prog_7_3.data ;
  assign \data_parallel$1138  = \prog_7_4.data ;
  assign \data_parallel$1145  = \prog_7_5.data ;
  assign \data_parallel$1152  = \prog_7_6.data ;
  assign \data_parallel$1159  = \prog_7_7.data ;
  assign \data_parallel$1165  = \cell_0_0.out_reg ;
  assign \data_parallel$1171  = \cell_0_1.out_reg ;
  assign \data_parallel$1176  = \cell_0_2.out_reg ;
  assign \data_parallel$1181  = \cell_0_3.out_reg ;
  assign \data_parallel$1186  = \cell_0_4.out_reg ;
  assign \data_parallel$1191  = \cell_0_5.out_reg ;
  assign \data_parallel$1196  = \cell_0_6.out_reg ;
  assign \data_parallel$1201  = \cell_0_7.out_reg ;
  assign \data_parallel$1207  = \cell_1_0.out_reg ;
  assign \data_parallel$1212  = \cell_1_1.out_reg ;
  assign \data_parallel$1216  = \cell_1_2.out_reg ;
  assign \data_parallel$1220  = \cell_1_3.out_reg ;
  assign \data_parallel$1224  = \cell_1_4.out_reg ;
  assign \data_parallel$1228  = \cell_1_5.out_reg ;
  assign \data_parallel$1232  = \cell_1_6.out_reg ;
  assign \data_parallel$1236  = \cell_1_7.out_reg ;
  assign \data_parallel$1241  = \cell_2_0.out_reg ;
  assign \data_parallel$1246  = \cell_2_1.out_reg ;
  assign \data_parallel$1250  = \cell_2_2.out_reg ;
  assign \data_parallel$1254  = \cell_2_3.out_reg ;
  assign \data_parallel$1258  = \cell_2_4.out_reg ;
  assign \data_parallel$1262  = \cell_2_5.out_reg ;
  assign \data_parallel$1266  = \cell_2_6.out_reg ;
  assign \data_parallel$1270  = \cell_2_7.out_reg ;
  assign \data_parallel$1275  = \cell_3_0.out_reg ;
  assign \data_parallel$1280  = \cell_3_1.out_reg ;
  assign \data_parallel$1284  = \cell_3_2.out_reg ;
  assign \data_parallel$1288  = \cell_3_3.out_reg ;
  assign \data_parallel$1292  = \cell_3_4.out_reg ;
  assign \data_parallel$1296  = \cell_3_5.out_reg ;
  assign \data_parallel$1300  = \cell_3_6.out_reg ;
  assign \data_parallel$1304  = \cell_3_7.out_reg ;
  assign \data_parallel$1309  = \cell_4_0.out_reg ;
  assign \data_parallel$1314  = \cell_4_1.out_reg ;
  assign \data_parallel$1318  = \cell_4_2.out_reg ;
  assign \data_parallel$1322  = \cell_4_3.out_reg ;
  assign \data_parallel$1326  = \cell_4_4.out_reg ;
  assign \data_parallel$1330  = \cell_4_5.out_reg ;
  assign \data_parallel$1334  = \cell_4_6.out_reg ;
  assign \data_parallel$1338  = \cell_4_7.out_reg ;
  assign \data_parallel$1343  = \cell_5_0.out_reg ;
  assign \data_parallel$1348  = \cell_5_1.out_reg ;
  assign \data_parallel$1352  = \cell_5_2.out_reg ;
  assign \data_parallel$1356  = \cell_5_3.out_reg ;
  assign \data_parallel$1360  = \cell_5_4.out_reg ;
  assign \data_parallel$1364  = \cell_5_5.out_reg ;
  assign \data_parallel$1368  = \cell_5_6.out_reg ;
  assign \data_parallel$1372  = \cell_5_7.out_reg ;
  assign \data_parallel$1377  = \cell_6_0.out_reg ;
  assign \data_parallel$1382  = \cell_6_1.out_reg ;
  assign \data_parallel$1386  = \cell_6_2.out_reg ;
  assign \data_parallel$1390  = \cell_6_3.out_reg ;
  assign \data_parallel$1394  = \cell_6_4.out_reg ;
  assign \data_parallel$1398  = \cell_6_5.out_reg ;
  assign \data_parallel$1402  = \cell_6_6.out_reg ;
  assign \data_parallel$1406  = \cell_6_7.out_reg ;
  assign \data_parallel$1411  = \cell_7_0.out_reg ;
  assign \data_parallel$1417  = \cell_7_1.out_reg ;
  assign \data_parallel$1422  = \cell_7_2.out_reg ;
  assign \data_parallel$1427  = \cell_7_3.out_reg ;
  assign \data_parallel$1432  = \cell_7_4.out_reg ;
  assign \data_parallel$1437  = \cell_7_5.out_reg ;
  assign \data_parallel$1442  = \cell_7_6.out_reg ;
  assign \data_parallel$1447  = \cell_7_7.out_reg ;
  assign \data_parallel$725  = \prog_0_1.data ;
  assign \data_parallel$732  = \prog_0_2.data ;
  assign \data_parallel$739  = \prog_0_3.data ;
  assign \data_parallel$746  = \prog_0_4.data ;
  assign \data_parallel$753  = \prog_0_5.data ;
  assign \data_parallel$760  = \prog_0_6.data ;
  assign \data_parallel$767  = \prog_0_7.data ;
  assign \data_parallel$774  = \prog_1_0.data ;
  assign \data_parallel$781  = \prog_1_1.data ;
  assign \data_parallel$788  = \prog_1_2.data ;
  assign \data_parallel$795  = \prog_1_3.data ;
  assign \data_parallel$802  = \prog_1_4.data ;
  assign \data_parallel$809  = \prog_1_5.data ;
  assign \data_parallel$816  = \prog_1_6.data ;
  assign \data_parallel$823  = \prog_1_7.data ;
  assign \data_parallel$830  = \prog_2_0.data ;
  assign \data_parallel$837  = \prog_2_1.data ;
  assign \data_parallel$844  = \prog_2_2.data ;
  assign \data_parallel$851  = \prog_2_3.data ;
  assign \data_parallel$858  = \prog_2_4.data ;
  assign \data_parallel$865  = \prog_2_5.data ;
  assign \data_parallel$872  = \prog_2_6.data ;
  assign \data_parallel$879  = \prog_2_7.data ;
  assign \data_parallel$886  = \prog_3_0.data ;
  assign \data_parallel$893  = \prog_3_1.data ;
  assign \data_parallel$900  = \prog_3_2.data ;
  assign \data_parallel$907  = \prog_3_3.data ;
  assign \data_parallel$914  = \prog_3_4.data ;
  assign \data_parallel$921  = \prog_3_5.data ;
  assign \data_parallel$928  = \prog_3_6.data ;
  assign \data_parallel$935  = \prog_3_7.data ;
  assign \data_parallel$942  = \prog_4_0.data ;
  assign \data_parallel$949  = \prog_4_1.data ;
  assign \data_parallel$956  = \prog_4_2.data ;
  assign \data_parallel$963  = \prog_4_3.data ;
  assign \data_parallel$970  = \prog_4_4.data ;
  assign \data_parallel$977  = \prog_4_5.data ;
  assign \data_parallel$984  = \prog_4_6.data ;
  assign \data_parallel$991  = \prog_4_7.data ;
  assign \data_parallel$998  = \prog_5_0.data ;
  assign enable = global_program_mem_enable;
  assign \enable$1003  = global_program_mem_enable;
  assign \enable$1010  = global_program_mem_enable;
  assign \enable$1017  = global_program_mem_enable;
  assign \enable$1024  = global_program_mem_enable;
  assign \enable$1031  = global_program_mem_enable;
  assign \enable$1038  = global_program_mem_enable;
  assign \enable$1045  = global_program_mem_enable;
  assign \enable$1052  = global_program_mem_enable;
  assign \enable$1059  = global_program_mem_enable;
  assign \enable$1066  = global_program_mem_enable;
  assign \enable$1073  = global_program_mem_enable;
  assign \enable$1080  = global_program_mem_enable;
  assign \enable$1087  = global_program_mem_enable;
  assign \enable$1094  = global_program_mem_enable;
  assign \enable$1101  = global_program_mem_enable;
  assign \enable$1108  = global_program_mem_enable;
  assign \enable$1115  = global_program_mem_enable;
  assign \enable$1122  = global_program_mem_enable;
  assign \enable$1129  = global_program_mem_enable;
  assign \enable$1136  = global_program_mem_enable;
  assign \enable$1143  = global_program_mem_enable;
  assign \enable$1150  = global_program_mem_enable;
  assign \enable$1157  = global_program_mem_enable;
  assign \enable$1164  = global_program_mem_enable;
  assign \enable$1169  = global_state_mem_enable;
  assign \enable$1174  = global_state_mem_enable;
  assign \enable$1179  = global_state_mem_enable;
  assign \enable$1184  = global_state_mem_enable;
  assign \enable$1189  = global_state_mem_enable;
  assign \enable$1194  = global_state_mem_enable;
  assign \enable$1199  = global_state_mem_enable;
  assign \enable$1205  = global_state_mem_enable;
  assign \enable$1210  = global_state_mem_enable;
  assign \enable$1214  = global_state_mem_enable;
  assign \enable$1218  = global_state_mem_enable;
  assign \enable$1222  = global_state_mem_enable;
  assign \enable$1226  = global_state_mem_enable;
  assign \enable$1230  = global_state_mem_enable;
  assign \enable$1234  = global_state_mem_enable;
  assign \enable$1239  = global_state_mem_enable;
  assign \enable$1244  = global_state_mem_enable;
  assign \enable$1248  = global_state_mem_enable;
  assign \enable$1252  = global_state_mem_enable;
  assign \enable$1256  = global_state_mem_enable;
  assign \enable$1260  = global_state_mem_enable;
  assign \enable$1264  = global_state_mem_enable;
  assign \enable$1268  = global_state_mem_enable;
  assign \enable$1273  = global_state_mem_enable;
  assign \enable$1278  = global_state_mem_enable;
  assign \enable$1282  = global_state_mem_enable;
  assign \enable$1286  = global_state_mem_enable;
  assign \enable$1290  = global_state_mem_enable;
  assign \enable$1294  = global_state_mem_enable;
  assign \enable$1298  = global_state_mem_enable;
  assign \enable$1302  = global_state_mem_enable;
  assign \enable$1307  = global_state_mem_enable;
  assign \enable$1312  = global_state_mem_enable;
  assign \enable$1316  = global_state_mem_enable;
  assign \enable$1320  = global_state_mem_enable;
  assign \enable$1324  = global_state_mem_enable;
  assign \enable$1328  = global_state_mem_enable;
  assign \enable$1332  = global_state_mem_enable;
  assign \enable$1336  = global_state_mem_enable;
  assign \enable$1341  = global_state_mem_enable;
  assign \enable$1346  = global_state_mem_enable;
  assign \enable$1350  = global_state_mem_enable;
  assign \enable$1354  = global_state_mem_enable;
  assign \enable$1358  = global_state_mem_enable;
  assign \enable$1362  = global_state_mem_enable;
  assign \enable$1366  = global_state_mem_enable;
  assign \enable$1370  = global_state_mem_enable;
  assign \enable$1375  = global_state_mem_enable;
  assign \enable$1380  = global_state_mem_enable;
  assign \enable$1384  = global_state_mem_enable;
  assign \enable$1388  = global_state_mem_enable;
  assign \enable$1392  = global_state_mem_enable;
  assign \enable$1396  = global_state_mem_enable;
  assign \enable$1400  = global_state_mem_enable;
  assign \enable$1404  = global_state_mem_enable;
  assign \enable$1409  = global_state_mem_enable;
  assign \enable$1415  = global_state_mem_enable;
  assign \enable$1420  = global_state_mem_enable;
  assign \enable$1425  = global_state_mem_enable;
  assign \enable$1430  = global_state_mem_enable;
  assign \enable$1435  = global_state_mem_enable;
  assign \enable$1440  = global_state_mem_enable;
  assign \enable$1445  = global_state_mem_enable;
  assign \enable$1451  = global_state_mem_enable;
  assign \enable$730  = global_program_mem_enable;
  assign \enable$737  = global_program_mem_enable;
  assign \enable$744  = global_program_mem_enable;
  assign \enable$751  = global_program_mem_enable;
  assign \enable$758  = global_program_mem_enable;
  assign \enable$765  = global_program_mem_enable;
  assign \enable$772  = global_program_mem_enable;
  assign \enable$779  = global_program_mem_enable;
  assign \enable$786  = global_program_mem_enable;
  assign \enable$793  = global_program_mem_enable;
  assign \enable$800  = global_program_mem_enable;
  assign \enable$807  = global_program_mem_enable;
  assign \enable$814  = global_program_mem_enable;
  assign \enable$821  = global_program_mem_enable;
  assign \enable$828  = global_program_mem_enable;
  assign \enable$835  = global_program_mem_enable;
  assign \enable$842  = global_program_mem_enable;
  assign \enable$849  = global_program_mem_enable;
  assign \enable$856  = global_program_mem_enable;
  assign \enable$863  = global_program_mem_enable;
  assign \enable$870  = global_program_mem_enable;
  assign \enable$877  = global_program_mem_enable;
  assign \enable$884  = global_program_mem_enable;
  assign \enable$891  = global_program_mem_enable;
  assign \enable$898  = global_program_mem_enable;
  assign \enable$905  = global_program_mem_enable;
  assign \enable$912  = global_program_mem_enable;
  assign \enable$919  = global_program_mem_enable;
  assign \enable$926  = global_program_mem_enable;
  assign \enable$933  = global_program_mem_enable;
  assign \enable$940  = global_program_mem_enable;
  assign \enable$947  = global_program_mem_enable;
  assign \enable$954  = global_program_mem_enable;
  assign \enable$961  = global_program_mem_enable;
  assign \enable$968  = global_program_mem_enable;
  assign \enable$975  = global_program_mem_enable;
  assign \enable$982  = global_program_mem_enable;
  assign \enable$989  = global_program_mem_enable;
  assign \enable$996  = global_program_mem_enable;
  assign global_state_mem_out = \state_7_7.data [0];
  assign in_down = \cell_1_0.out_reg [0];
  assign \in_down$105  = \cell_2_6.out_reg [0];
  assign \in_down$113  = \cell_2_7.out_reg [0];
  assign \in_down$119  = \cell_3_0.out_reg [0];
  assign \in_down$125  = \cell_3_1.out_reg [0];
  assign \in_down$133  = \cell_3_2.out_reg [0];
  assign \in_down$141  = \cell_3_3.out_reg [0];
  assign \in_down$149  = \cell_3_4.out_reg [0];
  assign \in_down$157  = \cell_3_5.out_reg [0];
  assign \in_down$165  = \cell_3_6.out_reg [0];
  assign \in_down$17  = \cell_1_1.out_reg [0];
  assign \in_down$173  = \cell_3_7.out_reg [0];
  assign \in_down$179  = \cell_4_0.out_reg [0];
  assign \in_down$185  = \cell_4_1.out_reg [0];
  assign \in_down$193  = \cell_4_2.out_reg [0];
  assign \in_down$201  = \cell_4_3.out_reg [0];
  assign \in_down$209  = \cell_4_4.out_reg [0];
  assign \in_down$217  = \cell_4_5.out_reg [0];
  assign \in_down$225  = \cell_4_6.out_reg [0];
  assign \in_down$23  = \cell_1_2.out_reg [0];
  assign \in_down$233  = \cell_4_7.out_reg [0];
  assign \in_down$239  = \cell_5_0.out_reg [0];
  assign \in_down$245  = \cell_5_1.out_reg [0];
  assign \in_down$253  = \cell_5_2.out_reg [0];
  assign \in_down$261  = \cell_5_3.out_reg [0];
  assign \in_down$269  = \cell_5_4.out_reg [0];
  assign \in_down$277  = \cell_5_5.out_reg [0];
  assign \in_down$285  = \cell_5_6.out_reg [0];
  assign \in_down$29  = \cell_1_3.out_reg [0];
  assign \in_down$293  = \cell_5_7.out_reg [0];
  assign \in_down$299  = \cell_6_0.out_reg [0];
  assign \in_down$305  = \cell_6_1.out_reg [0];
  assign \in_down$313  = \cell_6_2.out_reg [0];
  assign \in_down$321  = \cell_6_3.out_reg [0];
  assign \in_down$329  = \cell_6_4.out_reg [0];
  assign \in_down$337  = \cell_6_5.out_reg [0];
  assign \in_down$345  = \cell_6_6.out_reg [0];
  assign \in_down$35  = \cell_1_4.out_reg [0];
  assign \in_down$353  = \cell_6_7.out_reg [0];
  assign \in_down$359  = \cell_7_0.out_reg [0];
  assign \in_down$365  = \cell_7_1.out_reg [0];
  assign \in_down$373  = \cell_7_2.out_reg [0];
  assign \in_down$381  = \cell_7_3.out_reg [0];
  assign \in_down$389  = \cell_7_4.out_reg [0];
  assign \in_down$397  = \cell_7_5.out_reg [0];
  assign \in_down$405  = \cell_7_6.out_reg [0];
  assign \in_down$41  = \cell_1_5.out_reg [0];
  assign \in_down$413  = \cell_7_7.out_reg [0];
  assign \in_down$47  = \cell_1_6.out_reg [0];
  assign \in_down$53  = \cell_1_7.out_reg [0];
  assign \in_down$59  = \cell_2_0.out_reg [0];
  assign \in_down$65  = \cell_2_1.out_reg [0];
  assign \in_down$73  = \cell_2_2.out_reg [0];
  assign \in_down$81  = \cell_2_3.out_reg [0];
  assign \in_down$89  = \cell_2_4.out_reg [0];
  assign \in_down$97  = \cell_2_5.out_reg [0];
  assign in_left = \cell_0_0.out_reg [3];
  assign \in_left$107  = \cell_1_5.out_reg [3];
  assign \in_left$115  = \cell_1_6.out_reg [3];
  assign \in_left$127  = \cell_2_0.out_reg [3];
  assign \in_left$135  = \cell_2_1.out_reg [3];
  assign \in_left$143  = \cell_2_2.out_reg [3];
  assign \in_left$151  = \cell_2_3.out_reg [3];
  assign \in_left$159  = \cell_2_4.out_reg [3];
  assign \in_left$167  = \cell_2_5.out_reg [3];
  assign \in_left$175  = \cell_2_6.out_reg [3];
  assign \in_left$187  = \cell_3_0.out_reg [3];
  assign \in_left$195  = \cell_3_1.out_reg [3];
  assign \in_left$203  = \cell_3_2.out_reg [3];
  assign \in_left$211  = \cell_3_3.out_reg [3];
  assign \in_left$219  = \cell_3_4.out_reg [3];
  assign \in_left$227  = \cell_3_5.out_reg [3];
  assign \in_left$235  = \cell_3_6.out_reg [3];
  assign \in_left$247  = \cell_4_0.out_reg [3];
  assign \in_left$25  = \cell_0_1.out_reg [3];
  assign \in_left$255  = \cell_4_1.out_reg [3];
  assign \in_left$263  = \cell_4_2.out_reg [3];
  assign \in_left$271  = \cell_4_3.out_reg [3];
  assign \in_left$279  = \cell_4_4.out_reg [3];
  assign \in_left$287  = \cell_4_5.out_reg [3];
  assign \in_left$295  = \cell_4_6.out_reg [3];
  assign \in_left$307  = \cell_5_0.out_reg [3];
  assign \in_left$31  = \cell_0_2.out_reg [3];
  assign \in_left$315  = \cell_5_1.out_reg [3];
  assign \in_left$323  = \cell_5_2.out_reg [3];
  assign \in_left$331  = \cell_5_3.out_reg [3];
  assign \in_left$339  = \cell_5_4.out_reg [3];
  assign \in_left$347  = \cell_5_5.out_reg [3];
  assign \in_left$355  = \cell_5_6.out_reg [3];
  assign \in_left$367  = \cell_6_0.out_reg [3];
  assign \in_left$37  = \cell_0_3.out_reg [3];
  assign \in_left$375  = \cell_6_1.out_reg [3];
  assign \in_left$383  = \cell_6_2.out_reg [3];
  assign \in_left$391  = \cell_6_3.out_reg [3];
  assign \in_left$399  = \cell_6_4.out_reg [3];
  assign \in_left$407  = \cell_6_5.out_reg [3];
  assign \in_left$415  = \cell_6_6.out_reg [3];
  assign \in_left$423  = \cell_7_0.out_reg [3];
  assign \in_left$429  = \cell_7_1.out_reg [3];
  assign \in_left$43  = \cell_0_4.out_reg [3];
  assign \in_left$435  = \cell_7_2.out_reg [3];
  assign \in_left$441  = \cell_7_3.out_reg [3];
  assign \in_left$447  = \cell_7_4.out_reg [3];
  assign \in_left$453  = \cell_7_5.out_reg [3];
  assign \in_left$459  = \cell_7_6.out_reg [3];
  assign \in_left$49  = \cell_0_5.out_reg [3];
  assign \in_left$55  = \cell_0_6.out_reg [3];
  assign \in_left$67  = \cell_1_0.out_reg [3];
  assign \in_left$75  = \cell_1_1.out_reg [3];
  assign \in_left$83  = \cell_1_2.out_reg [3];
  assign \in_left$91  = \cell_1_3.out_reg [3];
  assign \in_left$99  = \cell_1_4.out_reg [3];
  assign in_right = \cell_0_1.out_reg [2];
  assign \in_right$101  = \cell_1_6.out_reg [2];
  assign \in_right$109  = \cell_1_7.out_reg [2];
  assign \in_right$121  = \cell_2_1.out_reg [2];
  assign \in_right$129  = \cell_2_2.out_reg [2];
  assign \in_right$137  = \cell_2_3.out_reg [2];
  assign \in_right$145  = \cell_2_4.out_reg [2];
  assign \in_right$153  = \cell_2_5.out_reg [2];
  assign \in_right$161  = \cell_2_6.out_reg [2];
  assign \in_right$169  = \cell_2_7.out_reg [2];
  assign \in_right$181  = \cell_3_1.out_reg [2];
  assign \in_right$189  = \cell_3_2.out_reg [2];
  assign \in_right$197  = \cell_3_3.out_reg [2];
  assign \in_right$205  = \cell_3_4.out_reg [2];
  assign \in_right$21  = \cell_0_2.out_reg [2];
  assign \in_right$213  = \cell_3_5.out_reg [2];
  assign \in_right$221  = \cell_3_6.out_reg [2];
  assign \in_right$229  = \cell_3_7.out_reg [2];
  assign \in_right$241  = \cell_4_1.out_reg [2];
  assign \in_right$249  = \cell_4_2.out_reg [2];
  assign \in_right$257  = \cell_4_3.out_reg [2];
  assign \in_right$265  = \cell_4_4.out_reg [2];
  assign \in_right$27  = \cell_0_3.out_reg [2];
  assign \in_right$273  = \cell_4_5.out_reg [2];
  assign \in_right$281  = \cell_4_6.out_reg [2];
  assign \in_right$289  = \cell_4_7.out_reg [2];
  assign \in_right$301  = \cell_5_1.out_reg [2];
  assign \in_right$309  = \cell_5_2.out_reg [2];
  assign \in_right$317  = \cell_5_3.out_reg [2];
  assign \in_right$325  = \cell_5_4.out_reg [2];
  assign \in_right$33  = \cell_0_4.out_reg [2];
  assign \in_right$333  = \cell_5_5.out_reg [2];
  assign \in_right$341  = \cell_5_6.out_reg [2];
  assign \in_right$349  = \cell_5_7.out_reg [2];
  assign \in_right$361  = \cell_6_1.out_reg [2];
  assign \in_right$369  = \cell_6_2.out_reg [2];
  assign \in_right$377  = \cell_6_3.out_reg [2];
  assign \in_right$385  = \cell_6_4.out_reg [2];
  assign \in_right$39  = \cell_0_5.out_reg [2];
  assign \in_right$393  = \cell_6_5.out_reg [2];
  assign \in_right$401  = \cell_6_6.out_reg [2];
  assign \in_right$409  = \cell_6_7.out_reg [2];
  assign \in_right$419  = \cell_7_1.out_reg [2];
  assign \in_right$425  = \cell_7_2.out_reg [2];
  assign \in_right$431  = \cell_7_3.out_reg [2];
  assign \in_right$437  = \cell_7_4.out_reg [2];
  assign \in_right$443  = \cell_7_5.out_reg [2];
  assign \in_right$449  = \cell_7_6.out_reg [2];
  assign \in_right$45  = \cell_0_6.out_reg [2];
  assign \in_right$455  = \cell_7_7.out_reg [2];
  assign \in_right$51  = \cell_0_7.out_reg [2];
  assign \in_right$61  = \cell_1_1.out_reg [2];
  assign \in_right$69  = \cell_1_2.out_reg [2];
  assign \in_right$77  = \cell_1_3.out_reg [2];
  assign \in_right$85  = \cell_1_4.out_reg [2];
  assign \in_right$93  = \cell_1_5.out_reg [2];
  assign in_up = \cell_0_0.out_reg [1];
  assign \in_up$103  = \cell_0_6.out_reg [1];
  assign \in_up$111  = \cell_0_7.out_reg [1];
  assign \in_up$117  = \cell_1_0.out_reg [1];
  assign \in_up$123  = \cell_1_1.out_reg [1];
  assign \in_up$131  = \cell_1_2.out_reg [1];
  assign \in_up$139  = \cell_1_3.out_reg [1];
  assign \in_up$147  = \cell_1_4.out_reg [1];
  assign \in_up$155  = \cell_1_5.out_reg [1];
  assign \in_up$163  = \cell_1_6.out_reg [1];
  assign \in_up$171  = \cell_1_7.out_reg [1];
  assign \in_up$177  = \cell_2_0.out_reg [1];
  assign \in_up$183  = \cell_2_1.out_reg [1];
  assign \in_up$191  = \cell_2_2.out_reg [1];
  assign \in_up$199  = \cell_2_3.out_reg [1];
  assign \in_up$207  = \cell_2_4.out_reg [1];
  assign \in_up$215  = \cell_2_5.out_reg [1];
  assign \in_up$223  = \cell_2_6.out_reg [1];
  assign \in_up$231  = \cell_2_7.out_reg [1];
  assign \in_up$237  = \cell_3_0.out_reg [1];
  assign \in_up$243  = \cell_3_1.out_reg [1];
  assign \in_up$251  = \cell_3_2.out_reg [1];
  assign \in_up$259  = \cell_3_3.out_reg [1];
  assign \in_up$267  = \cell_3_4.out_reg [1];
  assign \in_up$275  = \cell_3_5.out_reg [1];
  assign \in_up$283  = \cell_3_6.out_reg [1];
  assign \in_up$291  = \cell_3_7.out_reg [1];
  assign \in_up$297  = \cell_4_0.out_reg [1];
  assign \in_up$303  = \cell_4_1.out_reg [1];
  assign \in_up$311  = \cell_4_2.out_reg [1];
  assign \in_up$319  = \cell_4_3.out_reg [1];
  assign \in_up$327  = \cell_4_4.out_reg [1];
  assign \in_up$335  = \cell_4_5.out_reg [1];
  assign \in_up$343  = \cell_4_6.out_reg [1];
  assign \in_up$351  = \cell_4_7.out_reg [1];
  assign \in_up$357  = \cell_5_0.out_reg [1];
  assign \in_up$363  = \cell_5_1.out_reg [1];
  assign \in_up$371  = \cell_5_2.out_reg [1];
  assign \in_up$379  = \cell_5_3.out_reg [1];
  assign \in_up$387  = \cell_5_4.out_reg [1];
  assign \in_up$395  = \cell_5_5.out_reg [1];
  assign \in_up$403  = \cell_5_6.out_reg [1];
  assign \in_up$411  = \cell_5_7.out_reg [1];
  assign \in_up$417  = \cell_6_0.out_reg [1];
  assign \in_up$421  = \cell_6_1.out_reg [1];
  assign \in_up$427  = \cell_6_2.out_reg [1];
  assign \in_up$433  = \cell_6_3.out_reg [1];
  assign \in_up$439  = \cell_6_4.out_reg [1];
  assign \in_up$445  = \cell_6_5.out_reg [1];
  assign \in_up$451  = \cell_6_6.out_reg [1];
  assign \in_up$457  = \cell_6_7.out_reg [1];
  assign \in_up$63  = \cell_0_1.out_reg [1];
  assign \in_up$71  = \cell_0_2.out_reg [1];
  assign \in_up$79  = \cell_0_3.out_reg [1];
  assign \in_up$87  = \cell_0_4.out_reg [1];
  assign \in_up$95  = \cell_0_5.out_reg [1];
  assign out_down = \cell_0_0.out_reg [1];
  assign \out_down$104  = \cell_0_6.out_reg [1];
  assign \out_down$112  = \cell_0_7.out_reg [1];
  assign \out_down$118  = \cell_1_0.out_reg [1];
  assign \out_down$124  = \cell_1_1.out_reg [1];
  assign \out_down$132  = \cell_1_2.out_reg [1];
  assign \out_down$140  = \cell_1_3.out_reg [1];
  assign \out_down$1412  = \cell_7_0.out_reg [1];
  assign \out_down$1418  = \cell_7_1.out_reg [1];
  assign \out_down$1423  = \cell_7_2.out_reg [1];
  assign \out_down$1428  = \cell_7_3.out_reg [1];
  assign \out_down$1433  = \cell_7_4.out_reg [1];
  assign \out_down$1438  = \cell_7_5.out_reg [1];
  assign \out_down$1443  = \cell_7_6.out_reg [1];
  assign \out_down$1448  = \cell_7_7.out_reg [1];
  assign \out_down$148  = \cell_1_4.out_reg [1];
  assign \out_down$156  = \cell_1_5.out_reg [1];
  assign \out_down$164  = \cell_1_6.out_reg [1];
  assign \out_down$172  = \cell_1_7.out_reg [1];
  assign \out_down$178  = \cell_2_0.out_reg [1];
  assign \out_down$184  = \cell_2_1.out_reg [1];
  assign \out_down$192  = \cell_2_2.out_reg [1];
  assign \out_down$200  = \cell_2_3.out_reg [1];
  assign \out_down$208  = \cell_2_4.out_reg [1];
  assign \out_down$216  = \cell_2_5.out_reg [1];
  assign \out_down$224  = \cell_2_6.out_reg [1];
  assign \out_down$232  = \cell_2_7.out_reg [1];
  assign \out_down$238  = \cell_3_0.out_reg [1];
  assign \out_down$244  = \cell_3_1.out_reg [1];
  assign \out_down$252  = \cell_3_2.out_reg [1];
  assign \out_down$260  = \cell_3_3.out_reg [1];
  assign \out_down$268  = \cell_3_4.out_reg [1];
  assign \out_down$276  = \cell_3_5.out_reg [1];
  assign \out_down$284  = \cell_3_6.out_reg [1];
  assign \out_down$292  = \cell_3_7.out_reg [1];
  assign \out_down$298  = \cell_4_0.out_reg [1];
  assign \out_down$304  = \cell_4_1.out_reg [1];
  assign \out_down$312  = \cell_4_2.out_reg [1];
  assign \out_down$320  = \cell_4_3.out_reg [1];
  assign \out_down$328  = \cell_4_4.out_reg [1];
  assign \out_down$336  = \cell_4_5.out_reg [1];
  assign \out_down$344  = \cell_4_6.out_reg [1];
  assign \out_down$352  = \cell_4_7.out_reg [1];
  assign \out_down$358  = \cell_5_0.out_reg [1];
  assign \out_down$364  = \cell_5_1.out_reg [1];
  assign \out_down$372  = \cell_5_2.out_reg [1];
  assign \out_down$380  = \cell_5_3.out_reg [1];
  assign \out_down$388  = \cell_5_4.out_reg [1];
  assign \out_down$396  = \cell_5_5.out_reg [1];
  assign \out_down$404  = \cell_5_6.out_reg [1];
  assign \out_down$412  = \cell_5_7.out_reg [1];
  assign \out_down$418  = \cell_6_0.out_reg [1];
  assign \out_down$422  = \cell_6_1.out_reg [1];
  assign \out_down$428  = \cell_6_2.out_reg [1];
  assign \out_down$434  = \cell_6_3.out_reg [1];
  assign \out_down$440  = \cell_6_4.out_reg [1];
  assign \out_down$446  = \cell_6_5.out_reg [1];
  assign \out_down$452  = \cell_6_6.out_reg [1];
  assign \out_down$458  = \cell_6_7.out_reg [1];
  assign \out_down$64  = \cell_0_1.out_reg [1];
  assign \out_down$72  = \cell_0_2.out_reg [1];
  assign \out_down$80  = \cell_0_3.out_reg [1];
  assign \out_down$88  = \cell_0_4.out_reg [1];
  assign \out_down$96  = \cell_0_5.out_reg [1];
  assign out_left = \cell_0_1.out_reg [2];
  assign \out_left$102  = \cell_1_6.out_reg [2];
  assign \out_left$110  = \cell_1_7.out_reg [2];
  assign \out_left$1167  = \cell_0_0.out_reg [2];
  assign \out_left$1208  = \cell_1_0.out_reg [2];
  assign \out_left$122  = \cell_2_1.out_reg [2];
  assign \out_left$1242  = \cell_2_0.out_reg [2];
  assign \out_left$1276  = \cell_3_0.out_reg [2];
  assign \out_left$130  = \cell_2_2.out_reg [2];
  assign \out_left$1310  = \cell_4_0.out_reg [2];
  assign \out_left$1344  = \cell_5_0.out_reg [2];
  assign \out_left$1378  = \cell_6_0.out_reg [2];
  assign \out_left$138  = \cell_2_3.out_reg [2];
  assign \out_left$1413  = \cell_7_0.out_reg [2];
  assign \out_left$146  = \cell_2_4.out_reg [2];
  assign \out_left$154  = \cell_2_5.out_reg [2];
  assign \out_left$162  = \cell_2_6.out_reg [2];
  assign \out_left$170  = \cell_2_7.out_reg [2];
  assign \out_left$182  = \cell_3_1.out_reg [2];
  assign \out_left$190  = \cell_3_2.out_reg [2];
  assign \out_left$198  = \cell_3_3.out_reg [2];
  assign \out_left$206  = \cell_3_4.out_reg [2];
  assign \out_left$214  = \cell_3_5.out_reg [2];
  assign \out_left$22  = \cell_0_2.out_reg [2];
  assign \out_left$222  = \cell_3_6.out_reg [2];
  assign \out_left$230  = \cell_3_7.out_reg [2];
  assign \out_left$242  = \cell_4_1.out_reg [2];
  assign \out_left$250  = \cell_4_2.out_reg [2];
  assign \out_left$258  = \cell_4_3.out_reg [2];
  assign \out_left$266  = \cell_4_4.out_reg [2];
  assign \out_left$274  = \cell_4_5.out_reg [2];
  assign \out_left$28  = \cell_0_3.out_reg [2];
  assign \out_left$282  = \cell_4_6.out_reg [2];
  assign \out_left$290  = \cell_4_7.out_reg [2];
  assign \out_left$302  = \cell_5_1.out_reg [2];
  assign \out_left$310  = \cell_5_2.out_reg [2];
  assign \out_left$318  = \cell_5_3.out_reg [2];
  assign \out_left$326  = \cell_5_4.out_reg [2];
  assign \out_left$334  = \cell_5_5.out_reg [2];
  assign \out_left$34  = \cell_0_4.out_reg [2];
  assign \out_left$342  = \cell_5_6.out_reg [2];
  assign \out_left$350  = \cell_5_7.out_reg [2];
  assign \out_left$362  = \cell_6_1.out_reg [2];
  assign \out_left$370  = \cell_6_2.out_reg [2];
  assign \out_left$378  = \cell_6_3.out_reg [2];
  assign \out_left$386  = \cell_6_4.out_reg [2];
  assign \out_left$394  = \cell_6_5.out_reg [2];
  assign \out_left$40  = \cell_0_5.out_reg [2];
  assign \out_left$402  = \cell_6_6.out_reg [2];
  assign \out_left$410  = \cell_6_7.out_reg [2];
  assign \out_left$420  = \cell_7_1.out_reg [2];
  assign \out_left$426  = \cell_7_2.out_reg [2];
  assign \out_left$432  = \cell_7_3.out_reg [2];
  assign \out_left$438  = \cell_7_4.out_reg [2];
  assign \out_left$444  = \cell_7_5.out_reg [2];
  assign \out_left$450  = \cell_7_6.out_reg [2];
  assign \out_left$456  = \cell_7_7.out_reg [2];
  assign \out_left$46  = \cell_0_6.out_reg [2];
  assign \out_left$52  = \cell_0_7.out_reg [2];
  assign \out_left$62  = \cell_1_1.out_reg [2];
  assign \out_left$70  = \cell_1_2.out_reg [2];
  assign \out_left$78  = \cell_1_3.out_reg [2];
  assign \out_left$86  = \cell_1_4.out_reg [2];
  assign \out_left$94  = \cell_1_5.out_reg [2];
  assign out_right = \cell_0_0.out_reg [3];
  assign \out_right$100  = \cell_1_4.out_reg [3];
  assign \out_right$108  = \cell_1_5.out_reg [3];
  assign \out_right$116  = \cell_1_6.out_reg [3];
  assign \out_right$1203  = \cell_0_7.out_reg [3];
  assign \out_right$1237  = \cell_1_7.out_reg [3];
  assign \out_right$1271  = \cell_2_7.out_reg [3];
  assign \out_right$128  = \cell_2_0.out_reg [3];
  assign \out_right$1305  = \cell_3_7.out_reg [3];
  assign \out_right$1339  = \cell_4_7.out_reg [3];
  assign \out_right$136  = \cell_2_1.out_reg [3];
  assign \out_right$1373  = \cell_5_7.out_reg [3];
  assign \out_right$1407  = \cell_6_7.out_reg [3];
  assign \out_right$144  = \cell_2_2.out_reg [3];
  assign \out_right$1449  = \cell_7_7.out_reg [3];
  assign \out_right$152  = \cell_2_3.out_reg [3];
  assign \out_right$160  = \cell_2_4.out_reg [3];
  assign \out_right$168  = \cell_2_5.out_reg [3];
  assign \out_right$176  = \cell_2_6.out_reg [3];
  assign \out_right$188  = \cell_3_0.out_reg [3];
  assign \out_right$196  = \cell_3_1.out_reg [3];
  assign \out_right$204  = \cell_3_2.out_reg [3];
  assign \out_right$212  = \cell_3_3.out_reg [3];
  assign \out_right$220  = \cell_3_4.out_reg [3];
  assign \out_right$228  = \cell_3_5.out_reg [3];
  assign \out_right$236  = \cell_3_6.out_reg [3];
  assign \out_right$248  = \cell_4_0.out_reg [3];
  assign \out_right$256  = \cell_4_1.out_reg [3];
  assign \out_right$26  = \cell_0_1.out_reg [3];
  assign \out_right$264  = \cell_4_2.out_reg [3];
  assign \out_right$272  = \cell_4_3.out_reg [3];
  assign \out_right$280  = \cell_4_4.out_reg [3];
  assign \out_right$288  = \cell_4_5.out_reg [3];
  assign \out_right$296  = \cell_4_6.out_reg [3];
  assign \out_right$308  = \cell_5_0.out_reg [3];
  assign \out_right$316  = \cell_5_1.out_reg [3];
  assign \out_right$32  = \cell_0_2.out_reg [3];
  assign \out_right$324  = \cell_5_2.out_reg [3];
  assign \out_right$332  = \cell_5_3.out_reg [3];
  assign \out_right$340  = \cell_5_4.out_reg [3];
  assign \out_right$348  = \cell_5_5.out_reg [3];
  assign \out_right$356  = \cell_5_6.out_reg [3];
  assign \out_right$368  = \cell_6_0.out_reg [3];
  assign \out_right$376  = \cell_6_1.out_reg [3];
  assign \out_right$38  = \cell_0_3.out_reg [3];
  assign \out_right$384  = \cell_6_2.out_reg [3];
  assign \out_right$392  = \cell_6_3.out_reg [3];
  assign \out_right$400  = \cell_6_4.out_reg [3];
  assign \out_right$408  = \cell_6_5.out_reg [3];
  assign \out_right$416  = \cell_6_6.out_reg [3];
  assign \out_right$424  = \cell_7_0.out_reg [3];
  assign \out_right$430  = \cell_7_1.out_reg [3];
  assign \out_right$436  = \cell_7_2.out_reg [3];
  assign \out_right$44  = \cell_0_4.out_reg [3];
  assign \out_right$442  = \cell_7_3.out_reg [3];
  assign \out_right$448  = \cell_7_4.out_reg [3];
  assign \out_right$454  = \cell_7_5.out_reg [3];
  assign \out_right$460  = \cell_7_6.out_reg [3];
  assign \out_right$50  = \cell_0_5.out_reg [3];
  assign \out_right$56  = \cell_0_6.out_reg [3];
  assign \out_right$68  = \cell_1_0.out_reg [3];
  assign \out_right$76  = \cell_1_1.out_reg [3];
  assign \out_right$84  = \cell_1_2.out_reg [3];
  assign \out_right$92  = \cell_1_3.out_reg [3];
  assign out_up = \cell_1_0.out_reg [0];
  assign \out_up$106  = \cell_2_6.out_reg [0];
  assign \out_up$114  = \cell_2_7.out_reg [0];
  assign \out_up$1166  = \cell_0_0.out_reg [0];
  assign \out_up$1172  = \cell_0_1.out_reg [0];
  assign \out_up$1177  = \cell_0_2.out_reg [0];
  assign \out_up$1182  = \cell_0_3.out_reg [0];
  assign \out_up$1187  = \cell_0_4.out_reg [0];
  assign \out_up$1192  = \cell_0_5.out_reg [0];
  assign \out_up$1197  = \cell_0_6.out_reg [0];
  assign \out_up$120  = \cell_3_0.out_reg [0];
  assign \out_up$1202  = \cell_0_7.out_reg [0];
  assign \out_up$126  = \cell_3_1.out_reg [0];
  assign \out_up$134  = \cell_3_2.out_reg [0];
  assign \out_up$142  = \cell_3_3.out_reg [0];
  assign \out_up$150  = \cell_3_4.out_reg [0];
  assign \out_up$158  = \cell_3_5.out_reg [0];
  assign \out_up$166  = \cell_3_6.out_reg [0];
  assign \out_up$174  = \cell_3_7.out_reg [0];
  assign \out_up$18  = \cell_1_1.out_reg [0];
  assign \out_up$180  = \cell_4_0.out_reg [0];
  assign \out_up$186  = \cell_4_1.out_reg [0];
  assign \out_up$194  = \cell_4_2.out_reg [0];
  assign \out_up$202  = \cell_4_3.out_reg [0];
  assign \out_up$210  = \cell_4_4.out_reg [0];
  assign \out_up$218  = \cell_4_5.out_reg [0];
  assign \out_up$226  = \cell_4_6.out_reg [0];
  assign \out_up$234  = \cell_4_7.out_reg [0];
  assign \out_up$24  = \cell_1_2.out_reg [0];
  assign \out_up$240  = \cell_5_0.out_reg [0];
  assign \out_up$246  = \cell_5_1.out_reg [0];
  assign \out_up$254  = \cell_5_2.out_reg [0];
  assign \out_up$262  = \cell_5_3.out_reg [0];
  assign \out_up$270  = \cell_5_4.out_reg [0];
  assign \out_up$278  = \cell_5_5.out_reg [0];
  assign \out_up$286  = \cell_5_6.out_reg [0];
  assign \out_up$294  = \cell_5_7.out_reg [0];
  assign \out_up$30  = \cell_1_3.out_reg [0];
  assign \out_up$300  = \cell_6_0.out_reg [0];
  assign \out_up$306  = \cell_6_1.out_reg [0];
  assign \out_up$314  = \cell_6_2.out_reg [0];
  assign \out_up$322  = \cell_6_3.out_reg [0];
  assign \out_up$330  = \cell_6_4.out_reg [0];
  assign \out_up$338  = \cell_6_5.out_reg [0];
  assign \out_up$346  = \cell_6_6.out_reg [0];
  assign \out_up$354  = \cell_6_7.out_reg [0];
  assign \out_up$36  = \cell_1_4.out_reg [0];
  assign \out_up$360  = \cell_7_0.out_reg [0];
  assign \out_up$366  = \cell_7_1.out_reg [0];
  assign \out_up$374  = \cell_7_2.out_reg [0];
  assign \out_up$382  = \cell_7_3.out_reg [0];
  assign \out_up$390  = \cell_7_4.out_reg [0];
  assign \out_up$398  = \cell_7_5.out_reg [0];
  assign \out_up$406  = \cell_7_6.out_reg [0];
  assign \out_up$414  = \cell_7_7.out_reg [0];
  assign \out_up$42  = \cell_1_5.out_reg [0];
  assign \out_up$48  = \cell_1_6.out_reg [0];
  assign \out_up$54  = \cell_1_7.out_reg [0];
  assign \out_up$60  = \cell_2_0.out_reg [0];
  assign \out_up$66  = \cell_2_1.out_reg [0];
  assign \out_up$74  = \cell_2_2.out_reg [0];
  assign \out_up$82  = \cell_2_3.out_reg [0];
  assign \out_up$90  = \cell_2_4.out_reg [0];
  assign \out_up$98  = \cell_2_5.out_reg [0];
  assign \prog_0_0.clk  = clk;
  assign \prog_0_0.data_in  = global_program_mem_in;
  assign \prog_0_0.data_out  = \prog_0_0.data [0];
  assign \prog_0_0.data_parallel  = \prog_0_0.data ;
  assign \prog_0_0.enable  = global_program_mem_enable;
  assign \prog_0_0.rst  = rst;
  assign \prog_0_0.rst$2  = global_program_mem_rst;
  assign \prog_0_1.clk  = clk;
  assign \prog_0_1.data_in  = \prog_0_0.data [0];
  assign \prog_0_1.data_out  = \prog_0_1.data [0];
  assign \prog_0_1.data_parallel  = \prog_0_1.data ;
  assign \prog_0_1.enable  = global_program_mem_enable;
  assign \prog_0_1.rst  = rst;
  assign \prog_0_1.rst$2  = global_program_mem_rst;
  assign \prog_0_2.clk  = clk;
  assign \prog_0_2.data_in  = \prog_0_1.data [0];
  assign \prog_0_2.data_out  = \prog_0_2.data [0];
  assign \prog_0_2.data_parallel  = \prog_0_2.data ;
  assign \prog_0_2.enable  = global_program_mem_enable;
  assign \prog_0_2.rst  = rst;
  assign \prog_0_2.rst$2  = global_program_mem_rst;
  assign \prog_0_3.clk  = clk;
  assign \prog_0_3.data_in  = \prog_0_2.data [0];
  assign \prog_0_3.data_out  = \prog_0_3.data [0];
  assign \prog_0_3.data_parallel  = \prog_0_3.data ;
  assign \prog_0_3.enable  = global_program_mem_enable;
  assign \prog_0_3.rst  = rst;
  assign \prog_0_3.rst$2  = global_program_mem_rst;
  assign \prog_0_4.clk  = clk;
  assign \prog_0_4.data_in  = \prog_0_3.data [0];
  assign \prog_0_4.data_out  = \prog_0_4.data [0];
  assign \prog_0_4.data_parallel  = \prog_0_4.data ;
  assign \prog_0_4.enable  = global_program_mem_enable;
  assign \prog_0_4.rst  = rst;
  assign \prog_0_4.rst$2  = global_program_mem_rst;
  assign \prog_0_5.clk  = clk;
  assign \prog_0_5.data_in  = \prog_0_4.data [0];
  assign \prog_0_5.data_out  = \prog_0_5.data [0];
  assign \prog_0_5.data_parallel  = \prog_0_5.data ;
  assign \prog_0_5.enable  = global_program_mem_enable;
  assign \prog_0_5.rst  = rst;
  assign \prog_0_5.rst$2  = global_program_mem_rst;
  assign \prog_0_6.clk  = clk;
  assign \prog_0_6.data_in  = \prog_0_5.data [0];
  assign \prog_0_6.data_out  = \prog_0_6.data [0];
  assign \prog_0_6.data_parallel  = \prog_0_6.data ;
  assign \prog_0_6.enable  = global_program_mem_enable;
  assign \prog_0_6.rst  = rst;
  assign \prog_0_6.rst$2  = global_program_mem_rst;
  assign \prog_0_7.clk  = clk;
  assign \prog_0_7.data_in  = \prog_0_6.data [0];
  assign \prog_0_7.data_out  = \prog_0_7.data [0];
  assign \prog_0_7.data_parallel  = \prog_0_7.data ;
  assign \prog_0_7.enable  = global_program_mem_enable;
  assign \prog_0_7.rst  = rst;
  assign \prog_0_7.rst$2  = global_program_mem_rst;
  assign \prog_1_0.clk  = clk;
  assign \prog_1_0.data_in  = \prog_1_1.data [0];
  assign \prog_1_0.data_out  = \prog_1_0.data [0];
  assign \prog_1_0.data_parallel  = \prog_1_0.data ;
  assign \prog_1_0.enable  = global_program_mem_enable;
  assign \prog_1_0.rst  = rst;
  assign \prog_1_0.rst$2  = global_program_mem_rst;
  assign \prog_1_1.clk  = clk;
  assign \prog_1_1.data_in  = \prog_1_2.data [0];
  assign \prog_1_1.data_out  = \prog_1_1.data [0];
  assign \prog_1_1.data_parallel  = \prog_1_1.data ;
  assign \prog_1_1.enable  = global_program_mem_enable;
  assign \prog_1_1.rst  = rst;
  assign \prog_1_1.rst$2  = global_program_mem_rst;
  assign \prog_1_2.clk  = clk;
  assign \prog_1_2.data_in  = \prog_1_3.data [0];
  assign \prog_1_2.data_out  = \prog_1_2.data [0];
  assign \prog_1_2.data_parallel  = \prog_1_2.data ;
  assign \prog_1_2.enable  = global_program_mem_enable;
  assign \prog_1_2.rst  = rst;
  assign \prog_1_2.rst$2  = global_program_mem_rst;
  assign \prog_1_3.clk  = clk;
  assign \prog_1_3.data_in  = \prog_1_4.data [0];
  assign \prog_1_3.data_out  = \prog_1_3.data [0];
  assign \prog_1_3.data_parallel  = \prog_1_3.data ;
  assign \prog_1_3.enable  = global_program_mem_enable;
  assign \prog_1_3.rst  = rst;
  assign \prog_1_3.rst$2  = global_program_mem_rst;
  assign \prog_1_4.clk  = clk;
  assign \prog_1_4.data_in  = \prog_1_5.data [0];
  assign \prog_1_4.data_out  = \prog_1_4.data [0];
  assign \prog_1_4.data_parallel  = \prog_1_4.data ;
  assign \prog_1_4.enable  = global_program_mem_enable;
  assign \prog_1_4.rst  = rst;
  assign \prog_1_4.rst$2  = global_program_mem_rst;
  assign \prog_1_5.clk  = clk;
  assign \prog_1_5.data_in  = \prog_1_6.data [0];
  assign \prog_1_5.data_out  = \prog_1_5.data [0];
  assign \prog_1_5.data_parallel  = \prog_1_5.data ;
  assign \prog_1_5.enable  = global_program_mem_enable;
  assign \prog_1_5.rst  = rst;
  assign \prog_1_5.rst$2  = global_program_mem_rst;
  assign \prog_1_6.clk  = clk;
  assign \prog_1_6.data_in  = \prog_1_7.data [0];
  assign \prog_1_6.data_out  = \prog_1_6.data [0];
  assign \prog_1_6.data_parallel  = \prog_1_6.data ;
  assign \prog_1_6.enable  = global_program_mem_enable;
  assign \prog_1_6.rst  = rst;
  assign \prog_1_6.rst$2  = global_program_mem_rst;
  assign \prog_1_7.clk  = clk;
  assign \prog_1_7.data_in  = \prog_0_7.data [0];
  assign \prog_1_7.data_out  = \prog_1_7.data [0];
  assign \prog_1_7.data_parallel  = \prog_1_7.data ;
  assign \prog_1_7.enable  = global_program_mem_enable;
  assign \prog_1_7.rst  = rst;
  assign \prog_1_7.rst$2  = global_program_mem_rst;
  assign \prog_2_0.clk  = clk;
  assign \prog_2_0.data_in  = \prog_1_0.data [0];
  assign \prog_2_0.data_out  = \prog_2_0.data [0];
  assign \prog_2_0.data_parallel  = \prog_2_0.data ;
  assign \prog_2_0.enable  = global_program_mem_enable;
  assign \prog_2_0.rst  = rst;
  assign \prog_2_0.rst$2  = global_program_mem_rst;
  assign \prog_2_1.clk  = clk;
  assign \prog_2_1.data_in  = \prog_2_0.data [0];
  assign \prog_2_1.data_out  = \prog_2_1.data [0];
  assign \prog_2_1.data_parallel  = \prog_2_1.data ;
  assign \prog_2_1.enable  = global_program_mem_enable;
  assign \prog_2_1.rst  = rst;
  assign \prog_2_1.rst$2  = global_program_mem_rst;
  assign \prog_2_2.clk  = clk;
  assign \prog_2_2.data_in  = \prog_2_1.data [0];
  assign \prog_2_2.data_out  = \prog_2_2.data [0];
  assign \prog_2_2.data_parallel  = \prog_2_2.data ;
  assign \prog_2_2.enable  = global_program_mem_enable;
  assign \prog_2_2.rst  = rst;
  assign \prog_2_2.rst$2  = global_program_mem_rst;
  assign \prog_2_3.clk  = clk;
  assign \prog_2_3.data_in  = \prog_2_2.data [0];
  assign \prog_2_3.data_out  = \prog_2_3.data [0];
  assign \prog_2_3.data_parallel  = \prog_2_3.data ;
  assign \prog_2_3.enable  = global_program_mem_enable;
  assign \prog_2_3.rst  = rst;
  assign \prog_2_3.rst$2  = global_program_mem_rst;
  assign \prog_2_4.clk  = clk;
  assign \prog_2_4.data_in  = \prog_2_3.data [0];
  assign \prog_2_4.data_out  = \prog_2_4.data [0];
  assign \prog_2_4.data_parallel  = \prog_2_4.data ;
  assign \prog_2_4.enable  = global_program_mem_enable;
  assign \prog_2_4.rst  = rst;
  assign \prog_2_4.rst$2  = global_program_mem_rst;
  assign \prog_2_5.clk  = clk;
  assign \prog_2_5.data_in  = \prog_2_4.data [0];
  assign \prog_2_5.data_out  = \prog_2_5.data [0];
  assign \prog_2_5.data_parallel  = \prog_2_5.data ;
  assign \prog_2_5.enable  = global_program_mem_enable;
  assign \prog_2_5.rst  = rst;
  assign \prog_2_5.rst$2  = global_program_mem_rst;
  assign \prog_2_6.clk  = clk;
  assign \prog_2_6.data_in  = \prog_2_5.data [0];
  assign \prog_2_6.data_out  = \prog_2_6.data [0];
  assign \prog_2_6.data_parallel  = \prog_2_6.data ;
  assign \prog_2_6.enable  = global_program_mem_enable;
  assign \prog_2_6.rst  = rst;
  assign \prog_2_6.rst$2  = global_program_mem_rst;
  assign \prog_2_7.clk  = clk;
  assign \prog_2_7.data_in  = \prog_2_6.data [0];
  assign \prog_2_7.data_out  = \prog_2_7.data [0];
  assign \prog_2_7.data_parallel  = \prog_2_7.data ;
  assign \prog_2_7.enable  = global_program_mem_enable;
  assign \prog_2_7.rst  = rst;
  assign \prog_2_7.rst$2  = global_program_mem_rst;
  assign \prog_3_0.clk  = clk;
  assign \prog_3_0.data_in  = \prog_3_1.data [0];
  assign \prog_3_0.data_out  = \prog_3_0.data [0];
  assign \prog_3_0.data_parallel  = \prog_3_0.data ;
  assign \prog_3_0.enable  = global_program_mem_enable;
  assign \prog_3_0.rst  = rst;
  assign \prog_3_0.rst$2  = global_program_mem_rst;
  assign \prog_3_1.clk  = clk;
  assign \prog_3_1.data_in  = \prog_3_2.data [0];
  assign \prog_3_1.data_out  = \prog_3_1.data [0];
  assign \prog_3_1.data_parallel  = \prog_3_1.data ;
  assign \prog_3_1.enable  = global_program_mem_enable;
  assign \prog_3_1.rst  = rst;
  assign \prog_3_1.rst$2  = global_program_mem_rst;
  assign \prog_3_2.clk  = clk;
  assign \prog_3_2.data_in  = \prog_3_3.data [0];
  assign \prog_3_2.data_out  = \prog_3_2.data [0];
  assign \prog_3_2.data_parallel  = \prog_3_2.data ;
  assign \prog_3_2.enable  = global_program_mem_enable;
  assign \prog_3_2.rst  = rst;
  assign \prog_3_2.rst$2  = global_program_mem_rst;
  assign \prog_3_3.clk  = clk;
  assign \prog_3_3.data_in  = \prog_3_4.data [0];
  assign \prog_3_3.data_out  = \prog_3_3.data [0];
  assign \prog_3_3.data_parallel  = \prog_3_3.data ;
  assign \prog_3_3.enable  = global_program_mem_enable;
  assign \prog_3_3.rst  = rst;
  assign \prog_3_3.rst$2  = global_program_mem_rst;
  assign \prog_3_4.clk  = clk;
  assign \prog_3_4.data_in  = \prog_3_5.data [0];
  assign \prog_3_4.data_out  = \prog_3_4.data [0];
  assign \prog_3_4.data_parallel  = \prog_3_4.data ;
  assign \prog_3_4.enable  = global_program_mem_enable;
  assign \prog_3_4.rst  = rst;
  assign \prog_3_4.rst$2  = global_program_mem_rst;
  assign \prog_3_5.clk  = clk;
  assign \prog_3_5.data_in  = \prog_3_6.data [0];
  assign \prog_3_5.data_out  = \prog_3_5.data [0];
  assign \prog_3_5.data_parallel  = \prog_3_5.data ;
  assign \prog_3_5.enable  = global_program_mem_enable;
  assign \prog_3_5.rst  = rst;
  assign \prog_3_5.rst$2  = global_program_mem_rst;
  assign \prog_3_6.clk  = clk;
  assign \prog_3_6.data_in  = \prog_3_7.data [0];
  assign \prog_3_6.data_out  = \prog_3_6.data [0];
  assign \prog_3_6.data_parallel  = \prog_3_6.data ;
  assign \prog_3_6.enable  = global_program_mem_enable;
  assign \prog_3_6.rst  = rst;
  assign \prog_3_6.rst$2  = global_program_mem_rst;
  assign \prog_3_7.clk  = clk;
  assign \prog_3_7.data_in  = \prog_2_7.data [0];
  assign \prog_3_7.data_out  = \prog_3_7.data [0];
  assign \prog_3_7.data_parallel  = \prog_3_7.data ;
  assign \prog_3_7.enable  = global_program_mem_enable;
  assign \prog_3_7.rst  = rst;
  assign \prog_3_7.rst$2  = global_program_mem_rst;
  assign \prog_4_0.clk  = clk;
  assign \prog_4_0.data_in  = \prog_3_0.data [0];
  assign \prog_4_0.data_out  = \prog_4_0.data [0];
  assign \prog_4_0.data_parallel  = \prog_4_0.data ;
  assign \prog_4_0.enable  = global_program_mem_enable;
  assign \prog_4_0.rst  = rst;
  assign \prog_4_0.rst$2  = global_program_mem_rst;
  assign \prog_4_1.clk  = clk;
  assign \prog_4_1.data_in  = \prog_4_0.data [0];
  assign \prog_4_1.data_out  = \prog_4_1.data [0];
  assign \prog_4_1.data_parallel  = \prog_4_1.data ;
  assign \prog_4_1.enable  = global_program_mem_enable;
  assign \prog_4_1.rst  = rst;
  assign \prog_4_1.rst$2  = global_program_mem_rst;
  assign \prog_4_2.clk  = clk;
  assign \prog_4_2.data_in  = \prog_4_1.data [0];
  assign \prog_4_2.data_out  = \prog_4_2.data [0];
  assign \prog_4_2.data_parallel  = \prog_4_2.data ;
  assign \prog_4_2.enable  = global_program_mem_enable;
  assign \prog_4_2.rst  = rst;
  assign \prog_4_2.rst$2  = global_program_mem_rst;
  assign \prog_4_3.clk  = clk;
  assign \prog_4_3.data_in  = \prog_4_2.data [0];
  assign \prog_4_3.data_out  = \prog_4_3.data [0];
  assign \prog_4_3.data_parallel  = \prog_4_3.data ;
  assign \prog_4_3.enable  = global_program_mem_enable;
  assign \prog_4_3.rst  = rst;
  assign \prog_4_3.rst$2  = global_program_mem_rst;
  assign \prog_4_4.clk  = clk;
  assign \prog_4_4.data_in  = \prog_4_3.data [0];
  assign \prog_4_4.data_out  = \prog_4_4.data [0];
  assign \prog_4_4.data_parallel  = \prog_4_4.data ;
  assign \prog_4_4.enable  = global_program_mem_enable;
  assign \prog_4_4.rst  = rst;
  assign \prog_4_4.rst$2  = global_program_mem_rst;
  assign \prog_4_5.clk  = clk;
  assign \prog_4_5.data_in  = \prog_4_4.data [0];
  assign \prog_4_5.data_out  = \prog_4_5.data [0];
  assign \prog_4_5.data_parallel  = \prog_4_5.data ;
  assign \prog_4_5.enable  = global_program_mem_enable;
  assign \prog_4_5.rst  = rst;
  assign \prog_4_5.rst$2  = global_program_mem_rst;
  assign \prog_4_6.clk  = clk;
  assign \prog_4_6.data_in  = \prog_4_5.data [0];
  assign \prog_4_6.data_out  = \prog_4_6.data [0];
  assign \prog_4_6.data_parallel  = \prog_4_6.data ;
  assign \prog_4_6.enable  = global_program_mem_enable;
  assign \prog_4_6.rst  = rst;
  assign \prog_4_6.rst$2  = global_program_mem_rst;
  assign \prog_4_7.clk  = clk;
  assign \prog_4_7.data_in  = \prog_4_6.data [0];
  assign \prog_4_7.data_out  = \prog_4_7.data [0];
  assign \prog_4_7.data_parallel  = \prog_4_7.data ;
  assign \prog_4_7.enable  = global_program_mem_enable;
  assign \prog_4_7.rst  = rst;
  assign \prog_4_7.rst$2  = global_program_mem_rst;
  assign \prog_5_0.clk  = clk;
  assign \prog_5_0.data_in  = \prog_5_1.data [0];
  assign \prog_5_0.data_out  = \prog_5_0.data [0];
  assign \prog_5_0.data_parallel  = \prog_5_0.data ;
  assign \prog_5_0.enable  = global_program_mem_enable;
  assign \prog_5_0.rst  = rst;
  assign \prog_5_0.rst$2  = global_program_mem_rst;
  assign \prog_5_1.clk  = clk;
  assign \prog_5_1.data_in  = \prog_5_2.data [0];
  assign \prog_5_1.data_out  = \prog_5_1.data [0];
  assign \prog_5_1.data_parallel  = \prog_5_1.data ;
  assign \prog_5_1.enable  = global_program_mem_enable;
  assign \prog_5_1.rst  = rst;
  assign \prog_5_1.rst$2  = global_program_mem_rst;
  assign \prog_5_2.clk  = clk;
  assign \prog_5_2.data_in  = \prog_5_3.data [0];
  assign \prog_5_2.data_out  = \prog_5_2.data [0];
  assign \prog_5_2.data_parallel  = \prog_5_2.data ;
  assign \prog_5_2.enable  = global_program_mem_enable;
  assign \prog_5_2.rst  = rst;
  assign \prog_5_2.rst$2  = global_program_mem_rst;
  assign \prog_5_3.clk  = clk;
  assign \prog_5_3.data_in  = \prog_5_4.data [0];
  assign \prog_5_3.data_out  = \prog_5_3.data [0];
  assign \prog_5_3.data_parallel  = \prog_5_3.data ;
  assign \prog_5_3.enable  = global_program_mem_enable;
  assign \prog_5_3.rst  = rst;
  assign \prog_5_3.rst$2  = global_program_mem_rst;
  assign \prog_5_4.clk  = clk;
  assign \prog_5_4.data_in  = \prog_5_5.data [0];
  assign \prog_5_4.data_out  = \prog_5_4.data [0];
  assign \prog_5_4.data_parallel  = \prog_5_4.data ;
  assign \prog_5_4.enable  = global_program_mem_enable;
  assign \prog_5_4.rst  = rst;
  assign \prog_5_4.rst$2  = global_program_mem_rst;
  assign \prog_5_5.clk  = clk;
  assign \prog_5_5.data_in  = \prog_5_6.data [0];
  assign \prog_5_5.data_out  = \prog_5_5.data [0];
  assign \prog_5_5.data_parallel  = \prog_5_5.data ;
  assign \prog_5_5.enable  = global_program_mem_enable;
  assign \prog_5_5.rst  = rst;
  assign \prog_5_5.rst$2  = global_program_mem_rst;
  assign \prog_5_6.clk  = clk;
  assign \prog_5_6.data_in  = \prog_5_7.data [0];
  assign \prog_5_6.data_out  = \prog_5_6.data [0];
  assign \prog_5_6.data_parallel  = \prog_5_6.data ;
  assign \prog_5_6.enable  = global_program_mem_enable;
  assign \prog_5_6.rst  = rst;
  assign \prog_5_6.rst$2  = global_program_mem_rst;
  assign \prog_5_7.clk  = clk;
  assign \prog_5_7.data_in  = \prog_4_7.data [0];
  assign \prog_5_7.data_out  = \prog_5_7.data [0];
  assign \prog_5_7.data_parallel  = \prog_5_7.data ;
  assign \prog_5_7.enable  = global_program_mem_enable;
  assign \prog_5_7.rst  = rst;
  assign \prog_5_7.rst$2  = global_program_mem_rst;
  assign \prog_6_0.clk  = clk;
  assign \prog_6_0.data_in  = \prog_5_0.data [0];
  assign \prog_6_0.data_out  = \prog_6_0.data [0];
  assign \prog_6_0.data_parallel  = \prog_6_0.data ;
  assign \prog_6_0.enable  = global_program_mem_enable;
  assign \prog_6_0.rst  = rst;
  assign \prog_6_0.rst$2  = global_program_mem_rst;
  assign \prog_6_1.clk  = clk;
  assign \prog_6_1.data_in  = \prog_6_0.data [0];
  assign \prog_6_1.data_out  = \prog_6_1.data [0];
  assign \prog_6_1.data_parallel  = \prog_6_1.data ;
  assign \prog_6_1.enable  = global_program_mem_enable;
  assign \prog_6_1.rst  = rst;
  assign \prog_6_1.rst$2  = global_program_mem_rst;
  assign \prog_6_2.clk  = clk;
  assign \prog_6_2.data_in  = \prog_6_1.data [0];
  assign \prog_6_2.data_out  = \prog_6_2.data [0];
  assign \prog_6_2.data_parallel  = \prog_6_2.data ;
  assign \prog_6_2.enable  = global_program_mem_enable;
  assign \prog_6_2.rst  = rst;
  assign \prog_6_2.rst$2  = global_program_mem_rst;
  assign \prog_6_3.clk  = clk;
  assign \prog_6_3.data_in  = \prog_6_2.data [0];
  assign \prog_6_3.data_out  = \prog_6_3.data [0];
  assign \prog_6_3.data_parallel  = \prog_6_3.data ;
  assign \prog_6_3.enable  = global_program_mem_enable;
  assign \prog_6_3.rst  = rst;
  assign \prog_6_3.rst$2  = global_program_mem_rst;
  assign \prog_6_4.clk  = clk;
  assign \prog_6_4.data_in  = \prog_6_3.data [0];
  assign \prog_6_4.data_out  = \prog_6_4.data [0];
  assign \prog_6_4.data_parallel  = \prog_6_4.data ;
  assign \prog_6_4.enable  = global_program_mem_enable;
  assign \prog_6_4.rst  = rst;
  assign \prog_6_4.rst$2  = global_program_mem_rst;
  assign \prog_6_5.clk  = clk;
  assign \prog_6_5.data_in  = \prog_6_4.data [0];
  assign \prog_6_5.data_out  = \prog_6_5.data [0];
  assign \prog_6_5.data_parallel  = \prog_6_5.data ;
  assign \prog_6_5.enable  = global_program_mem_enable;
  assign \prog_6_5.rst  = rst;
  assign \prog_6_5.rst$2  = global_program_mem_rst;
  assign \prog_6_6.clk  = clk;
  assign \prog_6_6.data_in  = \prog_6_5.data [0];
  assign \prog_6_6.data_out  = \prog_6_6.data [0];
  assign \prog_6_6.data_parallel  = \prog_6_6.data ;
  assign \prog_6_6.enable  = global_program_mem_enable;
  assign \prog_6_6.rst  = rst;
  assign \prog_6_6.rst$2  = global_program_mem_rst;
  assign \prog_6_7.clk  = clk;
  assign \prog_6_7.data_in  = \prog_6_6.data [0];
  assign \prog_6_7.data_out  = \prog_6_7.data [0];
  assign \prog_6_7.data_parallel  = \prog_6_7.data ;
  assign \prog_6_7.enable  = global_program_mem_enable;
  assign \prog_6_7.rst  = rst;
  assign \prog_6_7.rst$2  = global_program_mem_rst;
  assign \prog_7_0.clk  = clk;
  assign \prog_7_0.data_in  = \prog_7_1.data [0];
  assign \prog_7_0.data_out  = \prog_7_0.data [0];
  assign \prog_7_0.data_parallel  = \prog_7_0.data ;
  assign \prog_7_0.enable  = global_program_mem_enable;
  assign \prog_7_0.rst  = rst;
  assign \prog_7_0.rst$2  = global_program_mem_rst;
  assign \prog_7_1.clk  = clk;
  assign \prog_7_1.data_in  = \prog_7_2.data [0];
  assign \prog_7_1.data_out  = \prog_7_1.data [0];
  assign \prog_7_1.data_parallel  = \prog_7_1.data ;
  assign \prog_7_1.enable  = global_program_mem_enable;
  assign \prog_7_1.rst  = rst;
  assign \prog_7_1.rst$2  = global_program_mem_rst;
  assign \prog_7_2.clk  = clk;
  assign \prog_7_2.data_in  = \prog_7_3.data [0];
  assign \prog_7_2.data_out  = \prog_7_2.data [0];
  assign \prog_7_2.data_parallel  = \prog_7_2.data ;
  assign \prog_7_2.enable  = global_program_mem_enable;
  assign \prog_7_2.rst  = rst;
  assign \prog_7_2.rst$2  = global_program_mem_rst;
  assign \prog_7_3.clk  = clk;
  assign \prog_7_3.data_in  = \prog_7_4.data [0];
  assign \prog_7_3.data_out  = \prog_7_3.data [0];
  assign \prog_7_3.data_parallel  = \prog_7_3.data ;
  assign \prog_7_3.enable  = global_program_mem_enable;
  assign \prog_7_3.rst  = rst;
  assign \prog_7_3.rst$2  = global_program_mem_rst;
  assign \prog_7_4.clk  = clk;
  assign \prog_7_4.data_in  = \prog_7_5.data [0];
  assign \prog_7_4.data_out  = \prog_7_4.data [0];
  assign \prog_7_4.data_parallel  = \prog_7_4.data ;
  assign \prog_7_4.enable  = global_program_mem_enable;
  assign \prog_7_4.rst  = rst;
  assign \prog_7_4.rst$2  = global_program_mem_rst;
  assign \prog_7_5.clk  = clk;
  assign \prog_7_5.data_in  = \prog_7_6.data [0];
  assign \prog_7_5.data_out  = \prog_7_5.data [0];
  assign \prog_7_5.data_parallel  = \prog_7_5.data ;
  assign \prog_7_5.enable  = global_program_mem_enable;
  assign \prog_7_5.rst  = rst;
  assign \prog_7_5.rst$2  = global_program_mem_rst;
  assign \prog_7_6.clk  = clk;
  assign \prog_7_6.data_in  = \prog_7_7.data [0];
  assign \prog_7_6.data_out  = \prog_7_6.data [0];
  assign \prog_7_6.data_parallel  = \prog_7_6.data ;
  assign \prog_7_6.enable  = global_program_mem_enable;
  assign \prog_7_6.rst  = rst;
  assign \prog_7_6.rst$2  = global_program_mem_rst;
  assign \prog_7_7.clk  = clk;
  assign \prog_7_7.data_in  = \prog_6_7.data [0];
  assign \prog_7_7.data_out  = \prog_7_7.data [0];
  assign \prog_7_7.data_parallel  = \prog_7_7.data ;
  assign \prog_7_7.enable  = global_program_mem_enable;
  assign \prog_7_7.rst  = rst;
  assign \prog_7_7.rst$2  = global_program_mem_rst;
  assign program_down = \prog_0_0.data [31:16];
  assign \program_down$1006  = \prog_5_1.data [31:16];
  assign \program_down$1013  = \prog_5_2.data [31:16];
  assign \program_down$1020  = \prog_5_3.data [31:16];
  assign \program_down$1027  = \prog_5_4.data [31:16];
  assign \program_down$1034  = \prog_5_5.data [31:16];
  assign \program_down$1041  = \prog_5_6.data [31:16];
  assign \program_down$1048  = \prog_5_7.data [31:16];
  assign \program_down$1055  = \prog_6_0.data [31:16];
  assign \program_down$1062  = \prog_6_1.data [31:16];
  assign \program_down$1069  = \prog_6_2.data [31:16];
  assign \program_down$1076  = \prog_6_3.data [31:16];
  assign \program_down$1083  = \prog_6_4.data [31:16];
  assign \program_down$1090  = \prog_6_5.data [31:16];
  assign \program_down$1097  = \prog_6_6.data [31:16];
  assign \program_down$1104  = \prog_6_7.data [31:16];
  assign \program_down$1111  = \prog_7_0.data [31:16];
  assign \program_down$1118  = \prog_7_1.data [31:16];
  assign \program_down$1125  = \prog_7_2.data [31:16];
  assign \program_down$1132  = \prog_7_3.data [31:16];
  assign \program_down$1139  = \prog_7_4.data [31:16];
  assign \program_down$1146  = \prog_7_5.data [31:16];
  assign \program_down$1153  = \prog_7_6.data [31:16];
  assign \program_down$1160  = \prog_7_7.data [31:16];
  assign \program_down$726  = \prog_0_1.data [31:16];
  assign \program_down$733  = \prog_0_2.data [31:16];
  assign \program_down$740  = \prog_0_3.data [31:16];
  assign \program_down$747  = \prog_0_4.data [31:16];
  assign \program_down$754  = \prog_0_5.data [31:16];
  assign \program_down$761  = \prog_0_6.data [31:16];
  assign \program_down$768  = \prog_0_7.data [31:16];
  assign \program_down$775  = \prog_1_0.data [31:16];
  assign \program_down$782  = \prog_1_1.data [31:16];
  assign \program_down$789  = \prog_1_2.data [31:16];
  assign \program_down$796  = \prog_1_3.data [31:16];
  assign \program_down$803  = \prog_1_4.data [31:16];
  assign \program_down$810  = \prog_1_5.data [31:16];
  assign \program_down$817  = \prog_1_6.data [31:16];
  assign \program_down$824  = \prog_1_7.data [31:16];
  assign \program_down$831  = \prog_2_0.data [31:16];
  assign \program_down$838  = \prog_2_1.data [31:16];
  assign \program_down$845  = \prog_2_2.data [31:16];
  assign \program_down$852  = \prog_2_3.data [31:16];
  assign \program_down$859  = \prog_2_4.data [31:16];
  assign \program_down$866  = \prog_2_5.data [31:16];
  assign \program_down$873  = \prog_2_6.data [31:16];
  assign \program_down$880  = \prog_2_7.data [31:16];
  assign \program_down$887  = \prog_3_0.data [31:16];
  assign \program_down$894  = \prog_3_1.data [31:16];
  assign \program_down$901  = \prog_3_2.data [31:16];
  assign \program_down$908  = \prog_3_3.data [31:16];
  assign \program_down$915  = \prog_3_4.data [31:16];
  assign \program_down$922  = \prog_3_5.data [31:16];
  assign \program_down$929  = \prog_3_6.data [31:16];
  assign \program_down$936  = \prog_3_7.data [31:16];
  assign \program_down$943  = \prog_4_0.data [31:16];
  assign \program_down$950  = \prog_4_1.data [31:16];
  assign \program_down$957  = \prog_4_2.data [31:16];
  assign \program_down$964  = \prog_4_3.data [31:16];
  assign \program_down$971  = \prog_4_4.data [31:16];
  assign \program_down$978  = \prog_4_5.data [31:16];
  assign \program_down$985  = \prog_4_6.data [31:16];
  assign \program_down$992  = \prog_4_7.data [31:16];
  assign \program_down$999  = \prog_5_0.data [31:16];
  assign program_enable = global_program_enable;
  assign \program_enable$468  = global_program_enable;
  assign \program_enable$472  = global_program_enable;
  assign \program_enable$476  = global_program_enable;
  assign \program_enable$480  = global_program_enable;
  assign \program_enable$484  = global_program_enable;
  assign \program_enable$488  = global_program_enable;
  assign \program_enable$492  = global_program_enable;
  assign \program_enable$496  = global_program_enable;
  assign \program_enable$500  = global_program_enable;
  assign \program_enable$504  = global_program_enable;
  assign \program_enable$508  = global_program_enable;
  assign \program_enable$512  = global_program_enable;
  assign \program_enable$516  = global_program_enable;
  assign \program_enable$520  = global_program_enable;
  assign \program_enable$524  = global_program_enable;
  assign \program_enable$528  = global_program_enable;
  assign \program_enable$532  = global_program_enable;
  assign \program_enable$536  = global_program_enable;
  assign \program_enable$540  = global_program_enable;
  assign \program_enable$544  = global_program_enable;
  assign \program_enable$548  = global_program_enable;
  assign \program_enable$552  = global_program_enable;
  assign \program_enable$556  = global_program_enable;
  assign \program_enable$560  = global_program_enable;
  assign \program_enable$564  = global_program_enable;
  assign \program_enable$568  = global_program_enable;
  assign \program_enable$572  = global_program_enable;
  assign \program_enable$576  = global_program_enable;
  assign \program_enable$580  = global_program_enable;
  assign \program_enable$584  = global_program_enable;
  assign \program_enable$588  = global_program_enable;
  assign \program_enable$592  = global_program_enable;
  assign \program_enable$596  = global_program_enable;
  assign \program_enable$600  = global_program_enable;
  assign \program_enable$604  = global_program_enable;
  assign \program_enable$608  = global_program_enable;
  assign \program_enable$612  = global_program_enable;
  assign \program_enable$616  = global_program_enable;
  assign \program_enable$620  = global_program_enable;
  assign \program_enable$624  = global_program_enable;
  assign \program_enable$628  = global_program_enable;
  assign \program_enable$632  = global_program_enable;
  assign \program_enable$636  = global_program_enable;
  assign \program_enable$640  = global_program_enable;
  assign \program_enable$644  = global_program_enable;
  assign \program_enable$648  = global_program_enable;
  assign \program_enable$652  = global_program_enable;
  assign \program_enable$656  = global_program_enable;
  assign \program_enable$660  = global_program_enable;
  assign \program_enable$664  = global_program_enable;
  assign \program_enable$668  = global_program_enable;
  assign \program_enable$672  = global_program_enable;
  assign \program_enable$676  = global_program_enable;
  assign \program_enable$680  = global_program_enable;
  assign \program_enable$684  = global_program_enable;
  assign \program_enable$688  = global_program_enable;
  assign \program_enable$692  = global_program_enable;
  assign \program_enable$696  = global_program_enable;
  assign \program_enable$700  = global_program_enable;
  assign \program_enable$704  = global_program_enable;
  assign \program_enable$708  = global_program_enable;
  assign \program_enable$712  = global_program_enable;
  assign \program_enable$716  = global_program_enable;
  assign program_left = \prog_0_0.data [47:32];
  assign \program_left$1000  = \prog_5_0.data [47:32];
  assign \program_left$1007  = \prog_5_1.data [47:32];
  assign \program_left$1014  = \prog_5_2.data [47:32];
  assign \program_left$1021  = \prog_5_3.data [47:32];
  assign \program_left$1028  = \prog_5_4.data [47:32];
  assign \program_left$1035  = \prog_5_5.data [47:32];
  assign \program_left$1042  = \prog_5_6.data [47:32];
  assign \program_left$1049  = \prog_5_7.data [47:32];
  assign \program_left$1056  = \prog_6_0.data [47:32];
  assign \program_left$1063  = \prog_6_1.data [47:32];
  assign \program_left$1070  = \prog_6_2.data [47:32];
  assign \program_left$1077  = \prog_6_3.data [47:32];
  assign \program_left$1084  = \prog_6_4.data [47:32];
  assign \program_left$1091  = \prog_6_5.data [47:32];
  assign \program_left$1098  = \prog_6_6.data [47:32];
  assign \program_left$1105  = \prog_6_7.data [47:32];
  assign \program_left$1112  = \prog_7_0.data [47:32];
  assign \program_left$1119  = \prog_7_1.data [47:32];
  assign \program_left$1126  = \prog_7_2.data [47:32];
  assign \program_left$1133  = \prog_7_3.data [47:32];
  assign \program_left$1140  = \prog_7_4.data [47:32];
  assign \program_left$1147  = \prog_7_5.data [47:32];
  assign \program_left$1154  = \prog_7_6.data [47:32];
  assign \program_left$1161  = \prog_7_7.data [47:32];
  assign \program_left$727  = \prog_0_1.data [47:32];
  assign \program_left$734  = \prog_0_2.data [47:32];
  assign \program_left$741  = \prog_0_3.data [47:32];
  assign \program_left$748  = \prog_0_4.data [47:32];
  assign \program_left$755  = \prog_0_5.data [47:32];
  assign \program_left$762  = \prog_0_6.data [47:32];
  assign \program_left$769  = \prog_0_7.data [47:32];
  assign \program_left$776  = \prog_1_0.data [47:32];
  assign \program_left$783  = \prog_1_1.data [47:32];
  assign \program_left$790  = \prog_1_2.data [47:32];
  assign \program_left$797  = \prog_1_3.data [47:32];
  assign \program_left$804  = \prog_1_4.data [47:32];
  assign \program_left$811  = \prog_1_5.data [47:32];
  assign \program_left$818  = \prog_1_6.data [47:32];
  assign \program_left$825  = \prog_1_7.data [47:32];
  assign \program_left$832  = \prog_2_0.data [47:32];
  assign \program_left$839  = \prog_2_1.data [47:32];
  assign \program_left$846  = \prog_2_2.data [47:32];
  assign \program_left$853  = \prog_2_3.data [47:32];
  assign \program_left$860  = \prog_2_4.data [47:32];
  assign \program_left$867  = \prog_2_5.data [47:32];
  assign \program_left$874  = \prog_2_6.data [47:32];
  assign \program_left$881  = \prog_2_7.data [47:32];
  assign \program_left$888  = \prog_3_0.data [47:32];
  assign \program_left$895  = \prog_3_1.data [47:32];
  assign \program_left$902  = \prog_3_2.data [47:32];
  assign \program_left$909  = \prog_3_3.data [47:32];
  assign \program_left$916  = \prog_3_4.data [47:32];
  assign \program_left$923  = \prog_3_5.data [47:32];
  assign \program_left$930  = \prog_3_6.data [47:32];
  assign \program_left$937  = \prog_3_7.data [47:32];
  assign \program_left$944  = \prog_4_0.data [47:32];
  assign \program_left$951  = \prog_4_1.data [47:32];
  assign \program_left$958  = \prog_4_2.data [47:32];
  assign \program_left$965  = \prog_4_3.data [47:32];
  assign \program_left$972  = \prog_4_4.data [47:32];
  assign \program_left$979  = \prog_4_5.data [47:32];
  assign \program_left$986  = \prog_4_6.data [47:32];
  assign \program_left$993  = \prog_4_7.data [47:32];
  assign program_right = \prog_0_0.data [63:48];
  assign \program_right$1001  = \prog_5_0.data [63:48];
  assign \program_right$1008  = \prog_5_1.data [63:48];
  assign \program_right$1015  = \prog_5_2.data [63:48];
  assign \program_right$1022  = \prog_5_3.data [63:48];
  assign \program_right$1029  = \prog_5_4.data [63:48];
  assign \program_right$1036  = \prog_5_5.data [63:48];
  assign \program_right$1043  = \prog_5_6.data [63:48];
  assign \program_right$1050  = \prog_5_7.data [63:48];
  assign \program_right$1057  = \prog_6_0.data [63:48];
  assign \program_right$1064  = \prog_6_1.data [63:48];
  assign \program_right$1071  = \prog_6_2.data [63:48];
  assign \program_right$1078  = \prog_6_3.data [63:48];
  assign \program_right$1085  = \prog_6_4.data [63:48];
  assign \program_right$1092  = \prog_6_5.data [63:48];
  assign \program_right$1099  = \prog_6_6.data [63:48];
  assign \program_right$1106  = \prog_6_7.data [63:48];
  assign \program_right$1113  = \prog_7_0.data [63:48];
  assign \program_right$1120  = \prog_7_1.data [63:48];
  assign \program_right$1127  = \prog_7_2.data [63:48];
  assign \program_right$1134  = \prog_7_3.data [63:48];
  assign \program_right$1141  = \prog_7_4.data [63:48];
  assign \program_right$1148  = \prog_7_5.data [63:48];
  assign \program_right$1155  = \prog_7_6.data [63:48];
  assign \program_right$1162  = \prog_7_7.data [63:48];
  assign \program_right$728  = \prog_0_1.data [63:48];
  assign \program_right$735  = \prog_0_2.data [63:48];
  assign \program_right$742  = \prog_0_3.data [63:48];
  assign \program_right$749  = \prog_0_4.data [63:48];
  assign \program_right$756  = \prog_0_5.data [63:48];
  assign \program_right$763  = \prog_0_6.data [63:48];
  assign \program_right$770  = \prog_0_7.data [63:48];
  assign \program_right$777  = \prog_1_0.data [63:48];
  assign \program_right$784  = \prog_1_1.data [63:48];
  assign \program_right$791  = \prog_1_2.data [63:48];
  assign \program_right$798  = \prog_1_3.data [63:48];
  assign \program_right$805  = \prog_1_4.data [63:48];
  assign \program_right$812  = \prog_1_5.data [63:48];
  assign \program_right$819  = \prog_1_6.data [63:48];
  assign \program_right$826  = \prog_1_7.data [63:48];
  assign \program_right$833  = \prog_2_0.data [63:48];
  assign \program_right$840  = \prog_2_1.data [63:48];
  assign \program_right$847  = \prog_2_2.data [63:48];
  assign \program_right$854  = \prog_2_3.data [63:48];
  assign \program_right$861  = \prog_2_4.data [63:48];
  assign \program_right$868  = \prog_2_5.data [63:48];
  assign \program_right$875  = \prog_2_6.data [63:48];
  assign \program_right$882  = \prog_2_7.data [63:48];
  assign \program_right$889  = \prog_3_0.data [63:48];
  assign \program_right$896  = \prog_3_1.data [63:48];
  assign \program_right$903  = \prog_3_2.data [63:48];
  assign \program_right$910  = \prog_3_3.data [63:48];
  assign \program_right$917  = \prog_3_4.data [63:48];
  assign \program_right$924  = \prog_3_5.data [63:48];
  assign \program_right$931  = \prog_3_6.data [63:48];
  assign \program_right$938  = \prog_3_7.data [63:48];
  assign \program_right$945  = \prog_4_0.data [63:48];
  assign \program_right$952  = \prog_4_1.data [63:48];
  assign \program_right$959  = \prog_4_2.data [63:48];
  assign \program_right$966  = \prog_4_3.data [63:48];
  assign \program_right$973  = \prog_4_4.data [63:48];
  assign \program_right$980  = \prog_4_5.data [63:48];
  assign \program_right$987  = \prog_4_6.data [63:48];
  assign \program_right$994  = \prog_4_7.data [63:48];
  assign program_rst = global_program_rst;
  assign \program_rst$467  = global_program_rst;
  assign \program_rst$471  = global_program_rst;
  assign \program_rst$475  = global_program_rst;
  assign \program_rst$479  = global_program_rst;
  assign \program_rst$483  = global_program_rst;
  assign \program_rst$487  = global_program_rst;
  assign \program_rst$491  = global_program_rst;
  assign \program_rst$495  = global_program_rst;
  assign \program_rst$499  = global_program_rst;
  assign \program_rst$503  = global_program_rst;
  assign \program_rst$507  = global_program_rst;
  assign \program_rst$511  = global_program_rst;
  assign \program_rst$515  = global_program_rst;
  assign \program_rst$519  = global_program_rst;
  assign \program_rst$523  = global_program_rst;
  assign \program_rst$527  = global_program_rst;
  assign \program_rst$531  = global_program_rst;
  assign \program_rst$535  = global_program_rst;
  assign \program_rst$539  = global_program_rst;
  assign \program_rst$543  = global_program_rst;
  assign \program_rst$547  = global_program_rst;
  assign \program_rst$551  = global_program_rst;
  assign \program_rst$555  = global_program_rst;
  assign \program_rst$559  = global_program_rst;
  assign \program_rst$563  = global_program_rst;
  assign \program_rst$567  = global_program_rst;
  assign \program_rst$571  = global_program_rst;
  assign \program_rst$575  = global_program_rst;
  assign \program_rst$579  = global_program_rst;
  assign \program_rst$583  = global_program_rst;
  assign \program_rst$587  = global_program_rst;
  assign \program_rst$591  = global_program_rst;
  assign \program_rst$595  = global_program_rst;
  assign \program_rst$599  = global_program_rst;
  assign \program_rst$603  = global_program_rst;
  assign \program_rst$607  = global_program_rst;
  assign \program_rst$611  = global_program_rst;
  assign \program_rst$615  = global_program_rst;
  assign \program_rst$619  = global_program_rst;
  assign \program_rst$623  = global_program_rst;
  assign \program_rst$627  = global_program_rst;
  assign \program_rst$631  = global_program_rst;
  assign \program_rst$635  = global_program_rst;
  assign \program_rst$639  = global_program_rst;
  assign \program_rst$643  = global_program_rst;
  assign \program_rst$647  = global_program_rst;
  assign \program_rst$651  = global_program_rst;
  assign \program_rst$655  = global_program_rst;
  assign \program_rst$659  = global_program_rst;
  assign \program_rst$663  = global_program_rst;
  assign \program_rst$667  = global_program_rst;
  assign \program_rst$671  = global_program_rst;
  assign \program_rst$675  = global_program_rst;
  assign \program_rst$679  = global_program_rst;
  assign \program_rst$683  = global_program_rst;
  assign \program_rst$687  = global_program_rst;
  assign \program_rst$691  = global_program_rst;
  assign \program_rst$695  = global_program_rst;
  assign \program_rst$699  = global_program_rst;
  assign \program_rst$703  = global_program_rst;
  assign \program_rst$707  = global_program_rst;
  assign \program_rst$711  = global_program_rst;
  assign \program_rst$715  = global_program_rst;
  assign program_up = \prog_0_0.data [15:0];
  assign \program_up$1004  = \prog_5_1.data [15:0];
  assign \program_up$1011  = \prog_5_2.data [15:0];
  assign \program_up$1018  = \prog_5_3.data [15:0];
  assign \program_up$1025  = \prog_5_4.data [15:0];
  assign \program_up$1032  = \prog_5_5.data [15:0];
  assign \program_up$1039  = \prog_5_6.data [15:0];
  assign \program_up$1046  = \prog_5_7.data [15:0];
  assign \program_up$1053  = \prog_6_0.data [15:0];
  assign \program_up$1060  = \prog_6_1.data [15:0];
  assign \program_up$1067  = \prog_6_2.data [15:0];
  assign \program_up$1074  = \prog_6_3.data [15:0];
  assign \program_up$1081  = \prog_6_4.data [15:0];
  assign \program_up$1088  = \prog_6_5.data [15:0];
  assign \program_up$1095  = \prog_6_6.data [15:0];
  assign \program_up$1102  = \prog_6_7.data [15:0];
  assign \program_up$1109  = \prog_7_0.data [15:0];
  assign \program_up$1116  = \prog_7_1.data [15:0];
  assign \program_up$1123  = \prog_7_2.data [15:0];
  assign \program_up$1130  = \prog_7_3.data [15:0];
  assign \program_up$1137  = \prog_7_4.data [15:0];
  assign \program_up$1144  = \prog_7_5.data [15:0];
  assign \program_up$1151  = \prog_7_6.data [15:0];
  assign \program_up$1158  = \prog_7_7.data [15:0];
  assign \program_up$724  = \prog_0_1.data [15:0];
  assign \program_up$731  = \prog_0_2.data [15:0];
  assign \program_up$738  = \prog_0_3.data [15:0];
  assign \program_up$745  = \prog_0_4.data [15:0];
  assign \program_up$752  = \prog_0_5.data [15:0];
  assign \program_up$759  = \prog_0_6.data [15:0];
  assign \program_up$766  = \prog_0_7.data [15:0];
  assign \program_up$773  = \prog_1_0.data [15:0];
  assign \program_up$780  = \prog_1_1.data [15:0];
  assign \program_up$787  = \prog_1_2.data [15:0];
  assign \program_up$794  = \prog_1_3.data [15:0];
  assign \program_up$801  = \prog_1_4.data [15:0];
  assign \program_up$808  = \prog_1_5.data [15:0];
  assign \program_up$815  = \prog_1_6.data [15:0];
  assign \program_up$822  = \prog_1_7.data [15:0];
  assign \program_up$829  = \prog_2_0.data [15:0];
  assign \program_up$836  = \prog_2_1.data [15:0];
  assign \program_up$843  = \prog_2_2.data [15:0];
  assign \program_up$850  = \prog_2_3.data [15:0];
  assign \program_up$857  = \prog_2_4.data [15:0];
  assign \program_up$864  = \prog_2_5.data [15:0];
  assign \program_up$871  = \prog_2_6.data [15:0];
  assign \program_up$878  = \prog_2_7.data [15:0];
  assign \program_up$885  = \prog_3_0.data [15:0];
  assign \program_up$892  = \prog_3_1.data [15:0];
  assign \program_up$899  = \prog_3_2.data [15:0];
  assign \program_up$906  = \prog_3_3.data [15:0];
  assign \program_up$913  = \prog_3_4.data [15:0];
  assign \program_up$920  = \prog_3_5.data [15:0];
  assign \program_up$927  = \prog_3_6.data [15:0];
  assign \program_up$934  = \prog_3_7.data [15:0];
  assign \program_up$941  = \prog_4_0.data [15:0];
  assign \program_up$948  = \prog_4_1.data [15:0];
  assign \program_up$955  = \prog_4_2.data [15:0];
  assign \program_up$962  = \prog_4_3.data [15:0];
  assign \program_up$969  = \prog_4_4.data [15:0];
  assign \program_up$976  = \prog_4_5.data [15:0];
  assign \program_up$983  = \prog_4_6.data [15:0];
  assign \program_up$990  = \prog_4_7.data [15:0];
  assign \program_up$997  = \prog_5_0.data [15:0];
  assign \rst$1002  = global_program_mem_rst;
  assign \rst$1009  = global_program_mem_rst;
  assign \rst$1016  = global_program_mem_rst;
  assign \rst$1023  = global_program_mem_rst;
  assign \rst$1030  = global_program_mem_rst;
  assign \rst$1037  = global_program_mem_rst;
  assign \rst$1044  = global_program_mem_rst;
  assign \rst$1051  = global_program_mem_rst;
  assign \rst$1058  = global_program_mem_rst;
  assign \rst$1065  = global_program_mem_rst;
  assign \rst$1072  = global_program_mem_rst;
  assign \rst$1079  = global_program_mem_rst;
  assign \rst$1086  = global_program_mem_rst;
  assign \rst$1093  = global_program_mem_rst;
  assign \rst$1100  = global_program_mem_rst;
  assign \rst$1107  = global_program_mem_rst;
  assign \rst$1114  = global_program_mem_rst;
  assign \rst$1121  = global_program_mem_rst;
  assign \rst$1128  = global_program_mem_rst;
  assign \rst$1135  = global_program_mem_rst;
  assign \rst$1142  = global_program_mem_rst;
  assign \rst$1149  = global_program_mem_rst;
  assign \rst$1156  = global_program_mem_rst;
  assign \rst$1163  = global_program_mem_rst;
  assign \rst$1168  = global_state_mem_rst;
  assign \rst$1173  = global_state_mem_rst;
  assign \rst$1178  = global_state_mem_rst;
  assign \rst$1183  = global_state_mem_rst;
  assign \rst$1188  = global_state_mem_rst;
  assign \rst$1193  = global_state_mem_rst;
  assign \rst$1198  = global_state_mem_rst;
  assign \rst$1204  = global_state_mem_rst;
  assign \rst$1209  = global_state_mem_rst;
  assign \rst$1213  = global_state_mem_rst;
  assign \rst$1217  = global_state_mem_rst;
  assign \rst$1221  = global_state_mem_rst;
  assign \rst$1225  = global_state_mem_rst;
  assign \rst$1229  = global_state_mem_rst;
  assign \rst$1233  = global_state_mem_rst;
  assign \rst$1238  = global_state_mem_rst;
  assign \rst$1243  = global_state_mem_rst;
  assign \rst$1247  = global_state_mem_rst;
  assign \rst$1251  = global_state_mem_rst;
  assign \rst$1255  = global_state_mem_rst;
  assign \rst$1259  = global_state_mem_rst;
  assign \rst$1263  = global_state_mem_rst;
  assign \rst$1267  = global_state_mem_rst;
  assign \rst$1272  = global_state_mem_rst;
  assign \rst$1277  = global_state_mem_rst;
  assign \rst$1281  = global_state_mem_rst;
  assign \rst$1285  = global_state_mem_rst;
  assign \rst$1289  = global_state_mem_rst;
  assign \rst$1293  = global_state_mem_rst;
  assign \rst$1297  = global_state_mem_rst;
  assign \rst$1301  = global_state_mem_rst;
  assign \rst$1306  = global_state_mem_rst;
  assign \rst$1311  = global_state_mem_rst;
  assign \rst$1315  = global_state_mem_rst;
  assign \rst$1319  = global_state_mem_rst;
  assign \rst$1323  = global_state_mem_rst;
  assign \rst$1327  = global_state_mem_rst;
  assign \rst$1331  = global_state_mem_rst;
  assign \rst$1335  = global_state_mem_rst;
  assign \rst$1340  = global_state_mem_rst;
  assign \rst$1345  = global_state_mem_rst;
  assign \rst$1349  = global_state_mem_rst;
  assign \rst$1353  = global_state_mem_rst;
  assign \rst$1357  = global_state_mem_rst;
  assign \rst$1361  = global_state_mem_rst;
  assign \rst$1365  = global_state_mem_rst;
  assign \rst$1369  = global_state_mem_rst;
  assign \rst$1374  = global_state_mem_rst;
  assign \rst$1379  = global_state_mem_rst;
  assign \rst$1383  = global_state_mem_rst;
  assign \rst$1387  = global_state_mem_rst;
  assign \rst$1391  = global_state_mem_rst;
  assign \rst$1395  = global_state_mem_rst;
  assign \rst$1399  = global_state_mem_rst;
  assign \rst$1403  = global_state_mem_rst;
  assign \rst$1408  = global_state_mem_rst;
  assign \rst$1414  = global_state_mem_rst;
  assign \rst$1419  = global_state_mem_rst;
  assign \rst$1424  = global_state_mem_rst;
  assign \rst$1429  = global_state_mem_rst;
  assign \rst$1434  = global_state_mem_rst;
  assign \rst$1439  = global_state_mem_rst;
  assign \rst$1444  = global_state_mem_rst;
  assign \rst$1450  = global_state_mem_rst;
  assign \rst$722  = global_program_mem_rst;
  assign \rst$729  = global_program_mem_rst;
  assign \rst$736  = global_program_mem_rst;
  assign \rst$743  = global_program_mem_rst;
  assign \rst$750  = global_program_mem_rst;
  assign \rst$757  = global_program_mem_rst;
  assign \rst$764  = global_program_mem_rst;
  assign \rst$771  = global_program_mem_rst;
  assign \rst$778  = global_program_mem_rst;
  assign \rst$785  = global_program_mem_rst;
  assign \rst$792  = global_program_mem_rst;
  assign \rst$799  = global_program_mem_rst;
  assign \rst$806  = global_program_mem_rst;
  assign \rst$813  = global_program_mem_rst;
  assign \rst$820  = global_program_mem_rst;
  assign \rst$827  = global_program_mem_rst;
  assign \rst$834  = global_program_mem_rst;
  assign \rst$841  = global_program_mem_rst;
  assign \rst$848  = global_program_mem_rst;
  assign \rst$855  = global_program_mem_rst;
  assign \rst$862  = global_program_mem_rst;
  assign \rst$869  = global_program_mem_rst;
  assign \rst$876  = global_program_mem_rst;
  assign \rst$883  = global_program_mem_rst;
  assign \rst$890  = global_program_mem_rst;
  assign \rst$897  = global_program_mem_rst;
  assign \rst$904  = global_program_mem_rst;
  assign \rst$911  = global_program_mem_rst;
  assign \rst$918  = global_program_mem_rst;
  assign \rst$925  = global_program_mem_rst;
  assign \rst$932  = global_program_mem_rst;
  assign \rst$939  = global_program_mem_rst;
  assign \rst$946  = global_program_mem_rst;
  assign \rst$953  = global_program_mem_rst;
  assign \rst$960  = global_program_mem_rst;
  assign \rst$967  = global_program_mem_rst;
  assign \rst$974  = global_program_mem_rst;
  assign \rst$981  = global_program_mem_rst;
  assign \rst$988  = global_program_mem_rst;
  assign \rst$995  = global_program_mem_rst;
  assign run_enable = global_run_enable;
  assign \run_enable$465  = global_run_enable;
  assign \run_enable$469  = global_run_enable;
  assign \run_enable$473  = global_run_enable;
  assign \run_enable$477  = global_run_enable;
  assign \run_enable$481  = global_run_enable;
  assign \run_enable$485  = global_run_enable;
  assign \run_enable$489  = global_run_enable;
  assign \run_enable$493  = global_run_enable;
  assign \run_enable$497  = global_run_enable;
  assign \run_enable$501  = global_run_enable;
  assign \run_enable$505  = global_run_enable;
  assign \run_enable$509  = global_run_enable;
  assign \run_enable$513  = global_run_enable;
  assign \run_enable$517  = global_run_enable;
  assign \run_enable$521  = global_run_enable;
  assign \run_enable$525  = global_run_enable;
  assign \run_enable$529  = global_run_enable;
  assign \run_enable$533  = global_run_enable;
  assign \run_enable$537  = global_run_enable;
  assign \run_enable$541  = global_run_enable;
  assign \run_enable$545  = global_run_enable;
  assign \run_enable$549  = global_run_enable;
  assign \run_enable$553  = global_run_enable;
  assign \run_enable$557  = global_run_enable;
  assign \run_enable$561  = global_run_enable;
  assign \run_enable$565  = global_run_enable;
  assign \run_enable$569  = global_run_enable;
  assign \run_enable$573  = global_run_enable;
  assign \run_enable$577  = global_run_enable;
  assign \run_enable$581  = global_run_enable;
  assign \run_enable$585  = global_run_enable;
  assign \run_enable$589  = global_run_enable;
  assign \run_enable$593  = global_run_enable;
  assign \run_enable$597  = global_run_enable;
  assign \run_enable$601  = global_run_enable;
  assign \run_enable$605  = global_run_enable;
  assign \run_enable$609  = global_run_enable;
  assign \run_enable$613  = global_run_enable;
  assign \run_enable$617  = global_run_enable;
  assign \run_enable$621  = global_run_enable;
  assign \run_enable$625  = global_run_enable;
  assign \run_enable$629  = global_run_enable;
  assign \run_enable$633  = global_run_enable;
  assign \run_enable$637  = global_run_enable;
  assign \run_enable$641  = global_run_enable;
  assign \run_enable$645  = global_run_enable;
  assign \run_enable$649  = global_run_enable;
  assign \run_enable$653  = global_run_enable;
  assign \run_enable$657  = global_run_enable;
  assign \run_enable$661  = global_run_enable;
  assign \run_enable$665  = global_run_enable;
  assign \run_enable$669  = global_run_enable;
  assign \run_enable$673  = global_run_enable;
  assign \run_enable$677  = global_run_enable;
  assign \run_enable$681  = global_run_enable;
  assign \run_enable$685  = global_run_enable;
  assign \run_enable$689  = global_run_enable;
  assign \run_enable$693  = global_run_enable;
  assign \run_enable$697  = global_run_enable;
  assign \run_enable$701  = global_run_enable;
  assign \run_enable$705  = global_run_enable;
  assign \run_enable$709  = global_run_enable;
  assign \run_enable$713  = global_run_enable;
  assign run_rst = global_run_rst;
  assign \run_rst$466  = global_run_rst;
  assign \run_rst$470  = global_run_rst;
  assign \run_rst$474  = global_run_rst;
  assign \run_rst$478  = global_run_rst;
  assign \run_rst$482  = global_run_rst;
  assign \run_rst$486  = global_run_rst;
  assign \run_rst$490  = global_run_rst;
  assign \run_rst$494  = global_run_rst;
  assign \run_rst$498  = global_run_rst;
  assign \run_rst$502  = global_run_rst;
  assign \run_rst$506  = global_run_rst;
  assign \run_rst$510  = global_run_rst;
  assign \run_rst$514  = global_run_rst;
  assign \run_rst$518  = global_run_rst;
  assign \run_rst$522  = global_run_rst;
  assign \run_rst$526  = global_run_rst;
  assign \run_rst$530  = global_run_rst;
  assign \run_rst$534  = global_run_rst;
  assign \run_rst$538  = global_run_rst;
  assign \run_rst$542  = global_run_rst;
  assign \run_rst$546  = global_run_rst;
  assign \run_rst$550  = global_run_rst;
  assign \run_rst$554  = global_run_rst;
  assign \run_rst$558  = global_run_rst;
  assign \run_rst$562  = global_run_rst;
  assign \run_rst$566  = global_run_rst;
  assign \run_rst$570  = global_run_rst;
  assign \run_rst$574  = global_run_rst;
  assign \run_rst$578  = global_run_rst;
  assign \run_rst$582  = global_run_rst;
  assign \run_rst$586  = global_run_rst;
  assign \run_rst$590  = global_run_rst;
  assign \run_rst$594  = global_run_rst;
  assign \run_rst$598  = global_run_rst;
  assign \run_rst$602  = global_run_rst;
  assign \run_rst$606  = global_run_rst;
  assign \run_rst$610  = global_run_rst;
  assign \run_rst$614  = global_run_rst;
  assign \run_rst$618  = global_run_rst;
  assign \run_rst$622  = global_run_rst;
  assign \run_rst$626  = global_run_rst;
  assign \run_rst$630  = global_run_rst;
  assign \run_rst$634  = global_run_rst;
  assign \run_rst$638  = global_run_rst;
  assign \run_rst$642  = global_run_rst;
  assign \run_rst$646  = global_run_rst;
  assign \run_rst$650  = global_run_rst;
  assign \run_rst$654  = global_run_rst;
  assign \run_rst$658  = global_run_rst;
  assign \run_rst$662  = global_run_rst;
  assign \run_rst$666  = global_run_rst;
  assign \run_rst$670  = global_run_rst;
  assign \run_rst$674  = global_run_rst;
  assign \run_rst$678  = global_run_rst;
  assign \run_rst$682  = global_run_rst;
  assign \run_rst$686  = global_run_rst;
  assign \run_rst$690  = global_run_rst;
  assign \run_rst$694  = global_run_rst;
  assign \run_rst$698  = global_run_rst;
  assign \run_rst$702  = global_run_rst;
  assign \run_rst$706  = global_run_rst;
  assign \run_rst$710  = global_run_rst;
  assign \run_rst$714  = global_run_rst;
  assign \state_0_0.clk  = clk;
  assign \state_0_0.data_copy  = global_state_mem_copy;
  assign \state_0_0.data_in  = 1'h0;
  assign \state_0_0.data_out  = \state_0_0.data [0];
  assign \state_0_0.data_parallel  = \cell_0_0.out_reg ;
  assign \state_0_0.enable  = global_state_mem_enable;
  assign \state_0_0.rst  = rst;
  assign \state_0_0.rst$2  = global_state_mem_rst;
  assign \state_0_1.clk  = clk;
  assign \state_0_1.data_copy  = global_state_mem_copy;
  assign \state_0_1.data_in  = \state_0_0.data [0];
  assign \state_0_1.data_out  = \state_0_1.data [0];
  assign \state_0_1.data_parallel  = \cell_0_1.out_reg ;
  assign \state_0_1.enable  = global_state_mem_enable;
  assign \state_0_1.rst  = rst;
  assign \state_0_1.rst$2  = global_state_mem_rst;
  assign \state_0_2.clk  = clk;
  assign \state_0_2.data_copy  = global_state_mem_copy;
  assign \state_0_2.data_in  = \state_0_1.data [0];
  assign \state_0_2.data_out  = \state_0_2.data [0];
  assign \state_0_2.data_parallel  = \cell_0_2.out_reg ;
  assign \state_0_2.enable  = global_state_mem_enable;
  assign \state_0_2.rst  = rst;
  assign \state_0_2.rst$2  = global_state_mem_rst;
  assign \state_0_3.clk  = clk;
  assign \state_0_3.data_copy  = global_state_mem_copy;
  assign \state_0_3.data_in  = \state_0_2.data [0];
  assign \state_0_3.data_out  = \state_0_3.data [0];
  assign \state_0_3.data_parallel  = \cell_0_3.out_reg ;
  assign \state_0_3.enable  = global_state_mem_enable;
  assign \state_0_3.rst  = rst;
  assign \state_0_3.rst$2  = global_state_mem_rst;
  assign \state_0_4.clk  = clk;
  assign \state_0_4.data_copy  = global_state_mem_copy;
  assign \state_0_4.data_in  = \state_0_3.data [0];
  assign \state_0_4.data_out  = \state_0_4.data [0];
  assign \state_0_4.data_parallel  = \cell_0_4.out_reg ;
  assign \state_0_4.enable  = global_state_mem_enable;
  assign \state_0_4.rst  = rst;
  assign \state_0_4.rst$2  = global_state_mem_rst;
  assign \state_0_5.clk  = clk;
  assign \state_0_5.data_copy  = global_state_mem_copy;
  assign \state_0_5.data_in  = \state_0_4.data [0];
  assign \state_0_5.data_out  = \state_0_5.data [0];
  assign \state_0_5.data_parallel  = \cell_0_5.out_reg ;
  assign \state_0_5.enable  = global_state_mem_enable;
  assign \state_0_5.rst  = rst;
  assign \state_0_5.rst$2  = global_state_mem_rst;
  assign \state_0_6.clk  = clk;
  assign \state_0_6.data_copy  = global_state_mem_copy;
  assign \state_0_6.data_in  = \state_0_5.data [0];
  assign \state_0_6.data_out  = \state_0_6.data [0];
  assign \state_0_6.data_parallel  = \cell_0_6.out_reg ;
  assign \state_0_6.enable  = global_state_mem_enable;
  assign \state_0_6.rst  = rst;
  assign \state_0_6.rst$2  = global_state_mem_rst;
  assign \state_0_7.clk  = clk;
  assign \state_0_7.data_copy  = global_state_mem_copy;
  assign \state_0_7.data_in  = \state_0_6.data [0];
  assign \state_0_7.data_out  = \state_0_7.data [0];
  assign \state_0_7.data_parallel  = \cell_0_7.out_reg ;
  assign \state_0_7.enable  = global_state_mem_enable;
  assign \state_0_7.rst  = rst;
  assign \state_0_7.rst$2  = global_state_mem_rst;
  assign \state_1_0.clk  = clk;
  assign \state_1_0.data_copy  = global_state_mem_copy;
  assign \state_1_0.data_in  = \state_1_1.data [0];
  assign \state_1_0.data_out  = \state_1_0.data [0];
  assign \state_1_0.data_parallel  = \cell_1_0.out_reg ;
  assign \state_1_0.enable  = global_state_mem_enable;
  assign \state_1_0.rst  = rst;
  assign \state_1_0.rst$2  = global_state_mem_rst;
  assign \state_1_1.clk  = clk;
  assign \state_1_1.data_copy  = global_state_mem_copy;
  assign \state_1_1.data_in  = \state_1_2.data [0];
  assign \state_1_1.data_out  = \state_1_1.data [0];
  assign \state_1_1.data_parallel  = \cell_1_1.out_reg ;
  assign \state_1_1.enable  = global_state_mem_enable;
  assign \state_1_1.rst  = rst;
  assign \state_1_1.rst$2  = global_state_mem_rst;
  assign \state_1_2.clk  = clk;
  assign \state_1_2.data_copy  = global_state_mem_copy;
  assign \state_1_2.data_in  = \state_1_3.data [0];
  assign \state_1_2.data_out  = \state_1_2.data [0];
  assign \state_1_2.data_parallel  = \cell_1_2.out_reg ;
  assign \state_1_2.enable  = global_state_mem_enable;
  assign \state_1_2.rst  = rst;
  assign \state_1_2.rst$2  = global_state_mem_rst;
  assign \state_1_3.clk  = clk;
  assign \state_1_3.data_copy  = global_state_mem_copy;
  assign \state_1_3.data_in  = \state_1_4.data [0];
  assign \state_1_3.data_out  = \state_1_3.data [0];
  assign \state_1_3.data_parallel  = \cell_1_3.out_reg ;
  assign \state_1_3.enable  = global_state_mem_enable;
  assign \state_1_3.rst  = rst;
  assign \state_1_3.rst$2  = global_state_mem_rst;
  assign \state_1_4.clk  = clk;
  assign \state_1_4.data_copy  = global_state_mem_copy;
  assign \state_1_4.data_in  = \state_1_5.data [0];
  assign \state_1_4.data_out  = \state_1_4.data [0];
  assign \state_1_4.data_parallel  = \cell_1_4.out_reg ;
  assign \state_1_4.enable  = global_state_mem_enable;
  assign \state_1_4.rst  = rst;
  assign \state_1_4.rst$2  = global_state_mem_rst;
  assign \state_1_5.clk  = clk;
  assign \state_1_5.data_copy  = global_state_mem_copy;
  assign \state_1_5.data_in  = \state_1_6.data [0];
  assign \state_1_5.data_out  = \state_1_5.data [0];
  assign \state_1_5.data_parallel  = \cell_1_5.out_reg ;
  assign \state_1_5.enable  = global_state_mem_enable;
  assign \state_1_5.rst  = rst;
  assign \state_1_5.rst$2  = global_state_mem_rst;
  assign \state_1_6.clk  = clk;
  assign \state_1_6.data_copy  = global_state_mem_copy;
  assign \state_1_6.data_in  = \state_1_7.data [0];
  assign \state_1_6.data_out  = \state_1_6.data [0];
  assign \state_1_6.data_parallel  = \cell_1_6.out_reg ;
  assign \state_1_6.enable  = global_state_mem_enable;
  assign \state_1_6.rst  = rst;
  assign \state_1_6.rst$2  = global_state_mem_rst;
  assign \state_1_7.clk  = clk;
  assign \state_1_7.data_copy  = global_state_mem_copy;
  assign \state_1_7.data_in  = \state_0_7.data [0];
  assign \state_1_7.data_out  = \state_1_7.data [0];
  assign \state_1_7.data_parallel  = \cell_1_7.out_reg ;
  assign \state_1_7.enable  = global_state_mem_enable;
  assign \state_1_7.rst  = rst;
  assign \state_1_7.rst$2  = global_state_mem_rst;
  assign \state_2_0.clk  = clk;
  assign \state_2_0.data_copy  = global_state_mem_copy;
  assign \state_2_0.data_in  = \state_1_0.data [0];
  assign \state_2_0.data_out  = \state_2_0.data [0];
  assign \state_2_0.data_parallel  = \cell_2_0.out_reg ;
  assign \state_2_0.enable  = global_state_mem_enable;
  assign \state_2_0.rst  = rst;
  assign \state_2_0.rst$2  = global_state_mem_rst;
  assign \state_2_1.clk  = clk;
  assign \state_2_1.data_copy  = global_state_mem_copy;
  assign \state_2_1.data_in  = \state_2_0.data [0];
  assign \state_2_1.data_out  = \state_2_1.data [0];
  assign \state_2_1.data_parallel  = \cell_2_1.out_reg ;
  assign \state_2_1.enable  = global_state_mem_enable;
  assign \state_2_1.rst  = rst;
  assign \state_2_1.rst$2  = global_state_mem_rst;
  assign \state_2_2.clk  = clk;
  assign \state_2_2.data_copy  = global_state_mem_copy;
  assign \state_2_2.data_in  = \state_2_1.data [0];
  assign \state_2_2.data_out  = \state_2_2.data [0];
  assign \state_2_2.data_parallel  = \cell_2_2.out_reg ;
  assign \state_2_2.enable  = global_state_mem_enable;
  assign \state_2_2.rst  = rst;
  assign \state_2_2.rst$2  = global_state_mem_rst;
  assign \state_2_3.clk  = clk;
  assign \state_2_3.data_copy  = global_state_mem_copy;
  assign \state_2_3.data_in  = \state_2_2.data [0];
  assign \state_2_3.data_out  = \state_2_3.data [0];
  assign \state_2_3.data_parallel  = \cell_2_3.out_reg ;
  assign \state_2_3.enable  = global_state_mem_enable;
  assign \state_2_3.rst  = rst;
  assign \state_2_3.rst$2  = global_state_mem_rst;
  assign \state_2_4.clk  = clk;
  assign \state_2_4.data_copy  = global_state_mem_copy;
  assign \state_2_4.data_in  = \state_2_3.data [0];
  assign \state_2_4.data_out  = \state_2_4.data [0];
  assign \state_2_4.data_parallel  = \cell_2_4.out_reg ;
  assign \state_2_4.enable  = global_state_mem_enable;
  assign \state_2_4.rst  = rst;
  assign \state_2_4.rst$2  = global_state_mem_rst;
  assign \state_2_5.clk  = clk;
  assign \state_2_5.data_copy  = global_state_mem_copy;
  assign \state_2_5.data_in  = \state_2_4.data [0];
  assign \state_2_5.data_out  = \state_2_5.data [0];
  assign \state_2_5.data_parallel  = \cell_2_5.out_reg ;
  assign \state_2_5.enable  = global_state_mem_enable;
  assign \state_2_5.rst  = rst;
  assign \state_2_5.rst$2  = global_state_mem_rst;
  assign \state_2_6.clk  = clk;
  assign \state_2_6.data_copy  = global_state_mem_copy;
  assign \state_2_6.data_in  = \state_2_5.data [0];
  assign \state_2_6.data_out  = \state_2_6.data [0];
  assign \state_2_6.data_parallel  = \cell_2_6.out_reg ;
  assign \state_2_6.enable  = global_state_mem_enable;
  assign \state_2_6.rst  = rst;
  assign \state_2_6.rst$2  = global_state_mem_rst;
  assign \state_2_7.clk  = clk;
  assign \state_2_7.data_copy  = global_state_mem_copy;
  assign \state_2_7.data_in  = \state_2_6.data [0];
  assign \state_2_7.data_out  = \state_2_7.data [0];
  assign \state_2_7.data_parallel  = \cell_2_7.out_reg ;
  assign \state_2_7.enable  = global_state_mem_enable;
  assign \state_2_7.rst  = rst;
  assign \state_2_7.rst$2  = global_state_mem_rst;
  assign \state_3_0.clk  = clk;
  assign \state_3_0.data_copy  = global_state_mem_copy;
  assign \state_3_0.data_in  = \state_3_1.data [0];
  assign \state_3_0.data_out  = \state_3_0.data [0];
  assign \state_3_0.data_parallel  = \cell_3_0.out_reg ;
  assign \state_3_0.enable  = global_state_mem_enable;
  assign \state_3_0.rst  = rst;
  assign \state_3_0.rst$2  = global_state_mem_rst;
  assign \state_3_1.clk  = clk;
  assign \state_3_1.data_copy  = global_state_mem_copy;
  assign \state_3_1.data_in  = \state_3_2.data [0];
  assign \state_3_1.data_out  = \state_3_1.data [0];
  assign \state_3_1.data_parallel  = \cell_3_1.out_reg ;
  assign \state_3_1.enable  = global_state_mem_enable;
  assign \state_3_1.rst  = rst;
  assign \state_3_1.rst$2  = global_state_mem_rst;
  assign \state_3_2.clk  = clk;
  assign \state_3_2.data_copy  = global_state_mem_copy;
  assign \state_3_2.data_in  = \state_3_3.data [0];
  assign \state_3_2.data_out  = \state_3_2.data [0];
  assign \state_3_2.data_parallel  = \cell_3_2.out_reg ;
  assign \state_3_2.enable  = global_state_mem_enable;
  assign \state_3_2.rst  = rst;
  assign \state_3_2.rst$2  = global_state_mem_rst;
  assign \state_3_3.clk  = clk;
  assign \state_3_3.data_copy  = global_state_mem_copy;
  assign \state_3_3.data_in  = \state_3_4.data [0];
  assign \state_3_3.data_out  = \state_3_3.data [0];
  assign \state_3_3.data_parallel  = \cell_3_3.out_reg ;
  assign \state_3_3.enable  = global_state_mem_enable;
  assign \state_3_3.rst  = rst;
  assign \state_3_3.rst$2  = global_state_mem_rst;
  assign \state_3_4.clk  = clk;
  assign \state_3_4.data_copy  = global_state_mem_copy;
  assign \state_3_4.data_in  = \state_3_5.data [0];
  assign \state_3_4.data_out  = \state_3_4.data [0];
  assign \state_3_4.data_parallel  = \cell_3_4.out_reg ;
  assign \state_3_4.enable  = global_state_mem_enable;
  assign \state_3_4.rst  = rst;
  assign \state_3_4.rst$2  = global_state_mem_rst;
  assign \state_3_5.clk  = clk;
  assign \state_3_5.data_copy  = global_state_mem_copy;
  assign \state_3_5.data_in  = \state_3_6.data [0];
  assign \state_3_5.data_out  = \state_3_5.data [0];
  assign \state_3_5.data_parallel  = \cell_3_5.out_reg ;
  assign \state_3_5.enable  = global_state_mem_enable;
  assign \state_3_5.rst  = rst;
  assign \state_3_5.rst$2  = global_state_mem_rst;
  assign \state_3_6.clk  = clk;
  assign \state_3_6.data_copy  = global_state_mem_copy;
  assign \state_3_6.data_in  = \state_3_7.data [0];
  assign \state_3_6.data_out  = \state_3_6.data [0];
  assign \state_3_6.data_parallel  = \cell_3_6.out_reg ;
  assign \state_3_6.enable  = global_state_mem_enable;
  assign \state_3_6.rst  = rst;
  assign \state_3_6.rst$2  = global_state_mem_rst;
  assign \state_3_7.clk  = clk;
  assign \state_3_7.data_copy  = global_state_mem_copy;
  assign \state_3_7.data_in  = \state_2_7.data [0];
  assign \state_3_7.data_out  = \state_3_7.data [0];
  assign \state_3_7.data_parallel  = \cell_3_7.out_reg ;
  assign \state_3_7.enable  = global_state_mem_enable;
  assign \state_3_7.rst  = rst;
  assign \state_3_7.rst$2  = global_state_mem_rst;
  assign \state_4_0.clk  = clk;
  assign \state_4_0.data_copy  = global_state_mem_copy;
  assign \state_4_0.data_in  = \state_3_0.data [0];
  assign \state_4_0.data_out  = \state_4_0.data [0];
  assign \state_4_0.data_parallel  = \cell_4_0.out_reg ;
  assign \state_4_0.enable  = global_state_mem_enable;
  assign \state_4_0.rst  = rst;
  assign \state_4_0.rst$2  = global_state_mem_rst;
  assign \state_4_1.clk  = clk;
  assign \state_4_1.data_copy  = global_state_mem_copy;
  assign \state_4_1.data_in  = \state_4_0.data [0];
  assign \state_4_1.data_out  = \state_4_1.data [0];
  assign \state_4_1.data_parallel  = \cell_4_1.out_reg ;
  assign \state_4_1.enable  = global_state_mem_enable;
  assign \state_4_1.rst  = rst;
  assign \state_4_1.rst$2  = global_state_mem_rst;
  assign \state_4_2.clk  = clk;
  assign \state_4_2.data_copy  = global_state_mem_copy;
  assign \state_4_2.data_in  = \state_4_1.data [0];
  assign \state_4_2.data_out  = \state_4_2.data [0];
  assign \state_4_2.data_parallel  = \cell_4_2.out_reg ;
  assign \state_4_2.enable  = global_state_mem_enable;
  assign \state_4_2.rst  = rst;
  assign \state_4_2.rst$2  = global_state_mem_rst;
  assign \state_4_3.clk  = clk;
  assign \state_4_3.data_copy  = global_state_mem_copy;
  assign \state_4_3.data_in  = \state_4_2.data [0];
  assign \state_4_3.data_out  = \state_4_3.data [0];
  assign \state_4_3.data_parallel  = \cell_4_3.out_reg ;
  assign \state_4_3.enable  = global_state_mem_enable;
  assign \state_4_3.rst  = rst;
  assign \state_4_3.rst$2  = global_state_mem_rst;
  assign \state_4_4.clk  = clk;
  assign \state_4_4.data_copy  = global_state_mem_copy;
  assign \state_4_4.data_in  = \state_4_3.data [0];
  assign \state_4_4.data_out  = \state_4_4.data [0];
  assign \state_4_4.data_parallel  = \cell_4_4.out_reg ;
  assign \state_4_4.enable  = global_state_mem_enable;
  assign \state_4_4.rst  = rst;
  assign \state_4_4.rst$2  = global_state_mem_rst;
  assign \state_4_5.clk  = clk;
  assign \state_4_5.data_copy  = global_state_mem_copy;
  assign \state_4_5.data_in  = \state_4_4.data [0];
  assign \state_4_5.data_out  = \state_4_5.data [0];
  assign \state_4_5.data_parallel  = \cell_4_5.out_reg ;
  assign \state_4_5.enable  = global_state_mem_enable;
  assign \state_4_5.rst  = rst;
  assign \state_4_5.rst$2  = global_state_mem_rst;
  assign \state_4_6.clk  = clk;
  assign \state_4_6.data_copy  = global_state_mem_copy;
  assign \state_4_6.data_in  = \state_4_5.data [0];
  assign \state_4_6.data_out  = \state_4_6.data [0];
  assign \state_4_6.data_parallel  = \cell_4_6.out_reg ;
  assign \state_4_6.enable  = global_state_mem_enable;
  assign \state_4_6.rst  = rst;
  assign \state_4_6.rst$2  = global_state_mem_rst;
  assign \state_4_7.clk  = clk;
  assign \state_4_7.data_copy  = global_state_mem_copy;
  assign \state_4_7.data_in  = \state_4_6.data [0];
  assign \state_4_7.data_out  = \state_4_7.data [0];
  assign \state_4_7.data_parallel  = \cell_4_7.out_reg ;
  assign \state_4_7.enable  = global_state_mem_enable;
  assign \state_4_7.rst  = rst;
  assign \state_4_7.rst$2  = global_state_mem_rst;
  assign \state_5_0.clk  = clk;
  assign \state_5_0.data_copy  = global_state_mem_copy;
  assign \state_5_0.data_in  = \state_5_1.data [0];
  assign \state_5_0.data_out  = \state_5_0.data [0];
  assign \state_5_0.data_parallel  = \cell_5_0.out_reg ;
  assign \state_5_0.enable  = global_state_mem_enable;
  assign \state_5_0.rst  = rst;
  assign \state_5_0.rst$2  = global_state_mem_rst;
  assign \state_5_1.clk  = clk;
  assign \state_5_1.data_copy  = global_state_mem_copy;
  assign \state_5_1.data_in  = \state_5_2.data [0];
  assign \state_5_1.data_out  = \state_5_1.data [0];
  assign \state_5_1.data_parallel  = \cell_5_1.out_reg ;
  assign \state_5_1.enable  = global_state_mem_enable;
  assign \state_5_1.rst  = rst;
  assign \state_5_1.rst$2  = global_state_mem_rst;
  assign \state_5_2.clk  = clk;
  assign \state_5_2.data_copy  = global_state_mem_copy;
  assign \state_5_2.data_in  = \state_5_3.data [0];
  assign \state_5_2.data_out  = \state_5_2.data [0];
  assign \state_5_2.data_parallel  = \cell_5_2.out_reg ;
  assign \state_5_2.enable  = global_state_mem_enable;
  assign \state_5_2.rst  = rst;
  assign \state_5_2.rst$2  = global_state_mem_rst;
  assign \state_5_3.clk  = clk;
  assign \state_5_3.data_copy  = global_state_mem_copy;
  assign \state_5_3.data_in  = \state_5_4.data [0];
  assign \state_5_3.data_out  = \state_5_3.data [0];
  assign \state_5_3.data_parallel  = \cell_5_3.out_reg ;
  assign \state_5_3.enable  = global_state_mem_enable;
  assign \state_5_3.rst  = rst;
  assign \state_5_3.rst$2  = global_state_mem_rst;
  assign \state_5_4.clk  = clk;
  assign \state_5_4.data_copy  = global_state_mem_copy;
  assign \state_5_4.data_in  = \state_5_5.data [0];
  assign \state_5_4.data_out  = \state_5_4.data [0];
  assign \state_5_4.data_parallel  = \cell_5_4.out_reg ;
  assign \state_5_4.enable  = global_state_mem_enable;
  assign \state_5_4.rst  = rst;
  assign \state_5_4.rst$2  = global_state_mem_rst;
  assign \state_5_5.clk  = clk;
  assign \state_5_5.data_copy  = global_state_mem_copy;
  assign \state_5_5.data_in  = \state_5_6.data [0];
  assign \state_5_5.data_out  = \state_5_5.data [0];
  assign \state_5_5.data_parallel  = \cell_5_5.out_reg ;
  assign \state_5_5.enable  = global_state_mem_enable;
  assign \state_5_5.rst  = rst;
  assign \state_5_5.rst$2  = global_state_mem_rst;
  assign \state_5_6.clk  = clk;
  assign \state_5_6.data_copy  = global_state_mem_copy;
  assign \state_5_6.data_in  = \state_5_7.data [0];
  assign \state_5_6.data_out  = \state_5_6.data [0];
  assign \state_5_6.data_parallel  = \cell_5_6.out_reg ;
  assign \state_5_6.enable  = global_state_mem_enable;
  assign \state_5_6.rst  = rst;
  assign \state_5_6.rst$2  = global_state_mem_rst;
  assign \state_5_7.clk  = clk;
  assign \state_5_7.data_copy  = global_state_mem_copy;
  assign \state_5_7.data_in  = \state_4_7.data [0];
  assign \state_5_7.data_out  = \state_5_7.data [0];
  assign \state_5_7.data_parallel  = \cell_5_7.out_reg ;
  assign \state_5_7.enable  = global_state_mem_enable;
  assign \state_5_7.rst  = rst;
  assign \state_5_7.rst$2  = global_state_mem_rst;
  assign \state_6_0.clk  = clk;
  assign \state_6_0.data_copy  = global_state_mem_copy;
  assign \state_6_0.data_in  = \state_5_0.data [0];
  assign \state_6_0.data_out  = \state_6_0.data [0];
  assign \state_6_0.data_parallel  = \cell_6_0.out_reg ;
  assign \state_6_0.enable  = global_state_mem_enable;
  assign \state_6_0.rst  = rst;
  assign \state_6_0.rst$2  = global_state_mem_rst;
  assign \state_6_1.clk  = clk;
  assign \state_6_1.data_copy  = global_state_mem_copy;
  assign \state_6_1.data_in  = \state_6_0.data [0];
  assign \state_6_1.data_out  = \state_6_1.data [0];
  assign \state_6_1.data_parallel  = \cell_6_1.out_reg ;
  assign \state_6_1.enable  = global_state_mem_enable;
  assign \state_6_1.rst  = rst;
  assign \state_6_1.rst$2  = global_state_mem_rst;
  assign \state_6_2.clk  = clk;
  assign \state_6_2.data_copy  = global_state_mem_copy;
  assign \state_6_2.data_in  = \state_6_1.data [0];
  assign \state_6_2.data_out  = \state_6_2.data [0];
  assign \state_6_2.data_parallel  = \cell_6_2.out_reg ;
  assign \state_6_2.enable  = global_state_mem_enable;
  assign \state_6_2.rst  = rst;
  assign \state_6_2.rst$2  = global_state_mem_rst;
  assign \state_6_3.clk  = clk;
  assign \state_6_3.data_copy  = global_state_mem_copy;
  assign \state_6_3.data_in  = \state_6_2.data [0];
  assign \state_6_3.data_out  = \state_6_3.data [0];
  assign \state_6_3.data_parallel  = \cell_6_3.out_reg ;
  assign \state_6_3.enable  = global_state_mem_enable;
  assign \state_6_3.rst  = rst;
  assign \state_6_3.rst$2  = global_state_mem_rst;
  assign \state_6_4.clk  = clk;
  assign \state_6_4.data_copy  = global_state_mem_copy;
  assign \state_6_4.data_in  = \state_6_3.data [0];
  assign \state_6_4.data_out  = \state_6_4.data [0];
  assign \state_6_4.data_parallel  = \cell_6_4.out_reg ;
  assign \state_6_4.enable  = global_state_mem_enable;
  assign \state_6_4.rst  = rst;
  assign \state_6_4.rst$2  = global_state_mem_rst;
  assign \state_6_5.clk  = clk;
  assign \state_6_5.data_copy  = global_state_mem_copy;
  assign \state_6_5.data_in  = \state_6_4.data [0];
  assign \state_6_5.data_out  = \state_6_5.data [0];
  assign \state_6_5.data_parallel  = \cell_6_5.out_reg ;
  assign \state_6_5.enable  = global_state_mem_enable;
  assign \state_6_5.rst  = rst;
  assign \state_6_5.rst$2  = global_state_mem_rst;
  assign \state_6_6.clk  = clk;
  assign \state_6_6.data_copy  = global_state_mem_copy;
  assign \state_6_6.data_in  = \state_6_5.data [0];
  assign \state_6_6.data_out  = \state_6_6.data [0];
  assign \state_6_6.data_parallel  = \cell_6_6.out_reg ;
  assign \state_6_6.enable  = global_state_mem_enable;
  assign \state_6_6.rst  = rst;
  assign \state_6_6.rst$2  = global_state_mem_rst;
  assign \state_6_7.clk  = clk;
  assign \state_6_7.data_copy  = global_state_mem_copy;
  assign \state_6_7.data_in  = \state_6_6.data [0];
  assign \state_6_7.data_out  = \state_6_7.data [0];
  assign \state_6_7.data_parallel  = \cell_6_7.out_reg ;
  assign \state_6_7.enable  = global_state_mem_enable;
  assign \state_6_7.rst  = rst;
  assign \state_6_7.rst$2  = global_state_mem_rst;
  assign \state_7_7.clk  = clk;
  assign \state_7_7.data_copy  = global_state_mem_copy;
  assign \state_7_7.data_in  = \state_6_7.data [0];
  assign \state_7_7.data_out  = \state_7_7.data [0];
  assign \state_7_7.data_parallel  = \cell_7_7.out_reg ;
  assign \state_7_7.enable  = global_state_mem_enable;
  assign \state_7_7.rst  = rst;
  assign \state_7_7.rst$2  = global_state_mem_rst;
endmodule
