{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 11:52:01 2023 " "Info: Processing started: Wed Aug 16 11:52:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off upanddowncounter_evenodd -c upanddowncounter_evenodd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off upanddowncounter_evenodd -c upanddowncounter_evenodd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upanddowncounter_evenodd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file upanddowncounter_evenodd.v" { { "Info" "ISGN_ENTITY_NAME" "1 upanddowncounter_evenodd " "Info: Found entity 1: upanddowncounter_evenodd" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "upanddowncounter_evenodd " "Info: Elaborating entity \"upanddowncounter_evenodd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Q upanddowncounter_evenodd.v(5) " "Warning (10855): Verilog HDL warning at upanddowncounter_evenodd.v(5): initial value for variable Q should be constant" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 5 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 upanddowncounter_evenodd.v(11) " "Warning (10230): Verilog HDL assignment warning at upanddowncounter_evenodd.v(11): truncated value with size 32 to match size of target (8)" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 upanddowncounter_evenodd.v(13) " "Warning (10230): Verilog HDL assignment warning at upanddowncounter_evenodd.v(13): truncated value with size 32 to match size of target (8)" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "Q\[0\]~8 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"Q\[0\]~8\"" {  } { { "upanddowncounter_evenodd.v" "Q\[0\]~8" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 7 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:Q_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:Q_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:Q_rtl_0 " "Info: Instantiated megafunction \"lpm_counter:Q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:Q_rtl_0\|alt_counter_f10ke:wysi_counter lpm_counter:Q_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:Q_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter:Q_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "Warning (15610): No output dependent on input pin \"A\[1\]\"" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "Warning (15610): No output dependent on input pin \"A\[2\]\"" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "Warning (15610): No output dependent on input pin \"A\[3\]\"" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "Warning (15610): No output dependent on input pin \"A\[4\]\"" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "Warning (15610): No output dependent on input pin \"A\[5\]\"" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "Warning (15610): No output dependent on input pin \"A\[6\]\"" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "Warning (15610): No output dependent on input pin \"A\[7\]\"" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load " "Warning (15610): No output dependent on input pin \"load\"" {  } { { "upanddowncounter_evenodd.v" "" { Text "F:/Verilog Codes/random solves/upanddowncounter_evenodd/upanddowncounter_evenodd.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 16 11:52:02 2023 " "Info: Processing ended: Wed Aug 16 11:52:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
