<?xml version="1.0" encoding="UTF-8"?>

 <peripheral constructor="constructor"
    imagefile="pse.pse"
    library="peripheral"
    name="tlb"
    vendor="mcgill.ca"
    version="1.0">
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="TLB."/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="The range of the input slave port must not conflict with any exiting port connected to the bus.
The output bus width is hard coded to be 32 bits."/>
    </docsection>
    <netport name="TLB_RESET"
        type="input"
        updatefunction="do_reset"
        updatefunctionargument="0">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="reset signal"/>
        </docsection>
    </netport>
    <busslaveport addresswidth="32"
        mustbeconnected="T"
        name="TLB_SLAVE"
        remappable="T"
        size="0x0"/>
    <busslaveport addresswidth="32"
        name="TLB_CSR"
        size="0x400">
        <addressblock name="ab32"
            size="0x400"
            width="32">
            <memorymappedregister access="rw"
                isvolatile="T"
                name="lineEnableReg"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <memorymappedregister access="r"
                isvolatile="T"
                name="lineValidReg"
                offset="0x20"
                readfunction="regRd32"
                width="32"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="tlbActivateReg"
                offset="0x200"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <localmemory name="physical_table"
                offset="0x180"
                size="0x80"
                writefunction="memregWr"/>
            <localmemory name="virtual_table"
                offset="0x100"
                size="0x80"
                writefunction="memregWr"/>
        </addressblock>
    </busslaveport>
    <busmasterport addresswidth="32"
        mustbeconnected="T"
        name="TLB_MASTER"/>
    <busmasterport addresswidth="32"
        name="TLB_FPRINT_MASTER"/>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </peripheral>
