$date
	Sat Oct 22 22:34:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#557276
b101 !
1"
#557278
b101 &
b101 %
1$
#557279
0"
#557282
b10000 &
b10000 %
#557286
b1000 &
b1000 %
#557290
b100 &
b100 %
#557294
b10 &
b10 %
#557298
b1 &
b1 %
1#
#557302
b0 &
0#
b0 %
0$
#1463014
b1111 &
b1111 %
1$
b1111 !
1"
#1463015
0"
#1463018
b101110 &
b101110 %
#1463022
b10111 &
b10111 %
#1463026
b1000110 &
b1000110 %
#1463030
b100011 &
b100011 %
#1463034
b1101010 &
b1101010 %
#1463038
b110101 &
b110101 %
#1463042
b10100000 &
b10100000 %
#1463046
b1010000 &
b1010000 %
#1463050
b101000 &
b101000 %
#1463054
b10100 &
b10100 %
#1463058
b1010 &
b1010 %
#1463062
b101 &
b101 %
#1463066
b10000 &
b10000 %
#1463070
b1000 &
b1000 %
#1463074
b100 &
b100 %
#1463078
b10 &
b10 %
#1463082
b1 &
b1 %
1#
#1463086
b0 &
0#
b0 %
0$
#2474188
b110 !
1"
#2474190
b110 &
b110 %
1$
#2474191
0"
#2474194
b11 &
b11 %
#2474198
b1010 &
b1010 %
#2474202
b101 &
b101 %
#2474206
b10000 &
b10000 %
#2474210
b1000 &
b1000 %
#2474214
b100 &
b100 %
#2474218
b10 &
b10 %
#2474222
b1 &
1#
b1 %
#2474226
b0 &
b0 %
0#
0$
#4500012
