// Seed: 1479595260
module module_0;
  logic [7:0] id_1;
  always @(id_1[1'b0] or negedge -1) force id_1[{-1, -1}] = id_1;
  wire id_2;
  wire id_3;
endmodule
module module_0 #(
    parameter id_0 = 32'd62,
    parameter id_1 = 32'd86
) (
    input  uwire module_1,
    input  wor   _id_1,
    output uwire id_2
);
  logic [id_0 : id_1] id_4 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_16 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17
);
  output wire id_17;
  inout wire _id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output supply1 id_10;
  inout wire id_9;
  inout wire id_8;
  module_0 modCall_1 ();
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1 : 1 'b0] id_18;
  ;
  assign id_10 = 1 !=? -1;
  assign id_3[1==id_16] = 1;
endmodule
