0.6
2017.4
Dec 15 2017
20:57:24
/home/unvariant/code/digital-electronics/neural/neural.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/BenchNeuron.sv,1717104179,systemVerilog,,,,BenchNeuron,,xil_defaultlib,/home/unvariant/code/digital-electronics/vivado/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/TestLayer.sv,1717294995,systemVerilog,,,/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/fixedpoint.v;/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/fixedpoint.sv,TestLayer,,xil_defaultlib,/home/unvariant/code/digital-electronics/vivado/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/configuration.v,1717089192,verilog,,,,,,xil_defaultlib,/home/unvariant/code/digital-electronics/vivado/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/draft.v,1717004474,verilog,,,,,,xil_defaultlib,/home/unvariant/code/digital-electronics/vivado/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/fixedpoint.sv,1717295326,verilog,,,,,,,,,,,,
/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/layer.sv,1717094321,systemVerilog,,/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/TestLayer.sv,,layer,,xil_defaultlib,/home/unvariant/code/digital-electronics/vivado/Vivado/2017.4/data/xilinx_vip/include,,,,,
/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/neuron.sv,1717214432,systemVerilog,,/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/BenchNeuron.sv,/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/fixedpoint.v;/home/unvariant/code/digital-electronics/neural/neural.srcs/sources_1/new/fixedpoint.sv,neuron,,xil_defaultlib,/home/unvariant/code/digital-electronics/vivado/Vivado/2017.4/data/xilinx_vip/include,,,,,
