verilog work ../../pll50_to_33_and_18.v
verilog work ../example_design/pll50_to_33_and_18_exdes.v
