#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f7bb60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f94250 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1f94cc0 .functor NOT 1, L_0x1fd0080, C4<0>, C4<0>, C4<0>;
L_0x1fcfd90 .functor XOR 1, L_0x1fcfbc0, L_0x1fcfcf0, C4<0>, C4<0>;
L_0x1fcff70 .functor XOR 1, L_0x1fcfd90, L_0x1fcfea0, C4<0>, C4<0>;
v0x1fbe3e0_0 .net *"_ivl_10", 0 0, L_0x1fcfea0;  1 drivers
v0x1fbe4e0_0 .net *"_ivl_12", 0 0, L_0x1fcff70;  1 drivers
v0x1fbe5c0_0 .net *"_ivl_2", 0 0, L_0x1fcfb20;  1 drivers
v0x1fbe680_0 .net *"_ivl_4", 0 0, L_0x1fcfbc0;  1 drivers
v0x1fbe760_0 .net *"_ivl_6", 0 0, L_0x1fcfcf0;  1 drivers
v0x1fbe890_0 .net *"_ivl_8", 0 0, L_0x1fcfd90;  1 drivers
v0x1fbe970_0 .var "clk", 0 0;
v0x1fbea10_0 .net "done_dut", 0 0, v0x1fbdce0_0;  1 drivers
v0x1fbeab0_0 .net "done_ref", 0 0, L_0x1fcf310;  1 drivers
v0x1fbebe0_0 .net "in", 7 0, v0x1fbced0_0;  1 drivers
v0x1fbec80_0 .net "reset", 0 0, v0x1fbcfa0_0;  1 drivers
v0x1fbed20_0 .var/2u "stats1", 159 0;
v0x1fbede0_0 .var/2u "strobe", 0 0;
v0x1fbeea0_0 .net "tb_match", 0 0, L_0x1fd0080;  1 drivers
v0x1fbef60_0 .net "tb_mismatch", 0 0, L_0x1f94cc0;  1 drivers
E_0x1f8ff20/0 .event negedge, v0x1fbc520_0;
E_0x1f8ff20/1 .event posedge, v0x1fbc520_0;
E_0x1f8ff20 .event/or E_0x1f8ff20/0, E_0x1f8ff20/1;
L_0x1fcfb20 .concat [ 1 0 0 0], L_0x1fcf310;
L_0x1fcfbc0 .concat [ 1 0 0 0], L_0x1fcf310;
L_0x1fcfcf0 .concat [ 1 0 0 0], v0x1fbdce0_0;
L_0x1fcfea0 .concat [ 1 0 0 0], L_0x1fcf310;
L_0x1fd0080 .cmp/eeq 1, L_0x1fcfb20, L_0x1fcff70;
S_0x1f943e0 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x1f94250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_0x1f87e30 .param/l "BYTE1" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1f87e70 .param/l "BYTE2" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1f87eb0 .param/l "BYTE3" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1f87ef0 .param/l "DONE" 0 3 10, +C4<00000000000000000000000000000011>;
v0x1f85da0_0 .net *"_ivl_2", 31 0, L_0x1fbf1a0;  1 drivers
L_0x7f5211796018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fbc350_0 .net *"_ivl_5", 29 0, L_0x7f5211796018;  1 drivers
L_0x7f5211796060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1fbc430_0 .net/2u *"_ivl_6", 31 0, L_0x7f5211796060;  1 drivers
v0x1fbc520_0 .net "clk", 0 0, v0x1fbe970_0;  1 drivers
v0x1fbc5e0_0 .net "done", 0 0, L_0x1fcf310;  alias, 1 drivers
v0x1fbc6f0_0 .net "in", 7 0, v0x1fbced0_0;  alias, 1 drivers
v0x1fbc7d0_0 .net "in3", 0 0, L_0x1fbf040;  1 drivers
v0x1fbc890_0 .var "next", 1 0;
v0x1fbc970_0 .net "reset", 0 0, v0x1fbcfa0_0;  alias, 1 drivers
v0x1fbcac0_0 .var "state", 1 0;
E_0x1f8f000 .event posedge, v0x1fbc520_0;
E_0x1f8fbb0 .event anyedge, v0x1fbcac0_0, v0x1fbc7d0_0;
L_0x1fbf040 .part v0x1fbced0_0, 3, 1;
L_0x1fbf1a0 .concat [ 2 30 0 0], v0x1fbcac0_0, L_0x7f5211796018;
L_0x1fcf310 .cmp/eq 32, L_0x1fbf1a0, L_0x7f5211796060;
S_0x1fbcc20 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0x1f94250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0x1fbce10_0 .net "clk", 0 0, v0x1fbe970_0;  alias, 1 drivers
v0x1fbced0_0 .var "in", 7 0;
v0x1fbcfa0_0 .var "reset", 0 0;
E_0x1f789f0 .event negedge, v0x1fbc520_0;
S_0x1fbd0c0 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x1f94250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
L_0x1f88b30 .functor AND 1, L_0x1fcf630, L_0x1fcf940, C4<1>, C4<1>;
v0x1fbd3b0_0 .net *"_ivl_1", 0 0, L_0x1fcf450;  1 drivers
v0x1fbd490_0 .net *"_ivl_10", 31 0, L_0x1fcf7a0;  1 drivers
L_0x7f5211796138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fbd570_0 .net *"_ivl_13", 28 0, L_0x7f5211796138;  1 drivers
L_0x7f5211796180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fbd660_0 .net/2u *"_ivl_14", 31 0, L_0x7f5211796180;  1 drivers
v0x1fbd740_0 .net *"_ivl_16", 0 0, L_0x1fcf940;  1 drivers
v0x1fbd850_0 .net *"_ivl_2", 31 0, L_0x1fcf4f0;  1 drivers
L_0x7f52117960a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fbd930_0 .net *"_ivl_5", 30 0, L_0x7f52117960a8;  1 drivers
L_0x7f52117960f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1fbda10_0 .net/2u *"_ivl_6", 31 0, L_0x7f52117960f0;  1 drivers
v0x1fbdaf0_0 .net *"_ivl_8", 0 0, L_0x1fcf630;  1 drivers
v0x1fbdc40_0 .net "clk", 0 0, v0x1fbe970_0;  alias, 1 drivers
v0x1fbdce0_0 .var "done", 0 0;
v0x1fbdda0_0 .net "flag", 0 0, L_0x1f88b30;  1 drivers
v0x1fbde60_0 .net "in", 7 0, v0x1fbced0_0;  alias, 1 drivers
v0x1fbdf70_0 .net "reset", 0 0, v0x1fbcfa0_0;  alias, 1 drivers
v0x1fbe060_0 .var "state", 2 0;
E_0x1f9dcb0 .event posedge, v0x1fbc970_0, v0x1fbc520_0;
L_0x1fcf450 .part v0x1fbced0_0, 3, 1;
L_0x1fcf4f0 .concat [ 1 31 0 0], L_0x1fcf450, L_0x7f52117960a8;
L_0x1fcf630 .cmp/eq 32, L_0x1fcf4f0, L_0x7f52117960f0;
L_0x1fcf7a0 .concat [ 3 29 0 0], v0x1fbe060_0, L_0x7f5211796138;
L_0x1fcf940 .cmp/ne 32, L_0x1fcf7a0, L_0x7f5211796180;
S_0x1fbe1c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0x1f94250;
 .timescale -12 -12;
E_0x1f9dfd0 .event anyedge, v0x1fbede0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fbede0_0;
    %nor/r;
    %assign/vec4 v0x1fbede0_0, 0;
    %wait E_0x1f9dfd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fbcc20;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f789f0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1fbced0_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1fbcfa0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f943e0;
T_2 ;
Ewait_0 .event/or E_0x1f8fbb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1fbcac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x1fbc7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v0x1fbc890_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1fbc890_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1fbc890_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x1fbc7d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v0x1fbc890_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1f943e0;
T_3 ;
    %wait E_0x1f8f000;
    %load/vec4 v0x1fbc970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1fbcac0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1fbc890_0;
    %assign/vec4 v0x1fbcac0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1fbd0c0;
T_4 ;
    %wait E_0x1f9dcb0;
    %load/vec4 v0x1fbdf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1fbe060_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1fbdda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1fbe060_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1fbe060_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1fbe060_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fbd0c0;
T_5 ;
    %wait E_0x1f8f000;
    %load/vec4 v0x1fbe060_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fbdce0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fbdce0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f94250;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fbe970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fbede0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f94250;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fbe970_0;
    %inv;
    %store/vec4 v0x1fbe970_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f94250;
T_8 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fbce10_0, v0x1fbef60_0, v0x1fbe970_0, v0x1fbebe0_0, v0x1fbec80_0, v0x1fbeab0_0, v0x1fbea10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f94250;
T_9 ;
    %load/vec4 v0x1fbed20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fbed20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fbed20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fbed20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fbed20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fbed20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fbed20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f94250;
T_10 ;
    %wait E_0x1f8ff20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fbed20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fbed20_0, 4, 32;
    %load/vec4 v0x1fbeea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fbed20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fbed20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fbed20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fbed20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fbeab0_0;
    %load/vec4 v0x1fbeab0_0;
    %load/vec4 v0x1fbea10_0;
    %xor;
    %load/vec4 v0x1fbeab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fbed20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fbed20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fbed20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fbed20_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_ps2/fsm_ps2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/fsm_ps2/iter3/response3/top_module.sv";
