<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Verilog on Wen Gao 的小站</title><link>https://salvely.github.io/tags/verilog/</link><description>Recent content in Verilog on Wen Gao 的小站</description><generator>Hugo</generator><language>zh-CN</language><managingEditor>iamgwen9@gmail.com (Salvely)</managingEditor><webMaster>iamgwen9@gmail.com (Salvely)</webMaster><copyright>This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.</copyright><lastBuildDate>Tue, 08 Apr 2025 17:14:33 +0800</lastBuildDate><atom:link href="https://salvely.github.io/tags/verilog/index.xml" rel="self" type="application/rss+xml"/><item><title>Verilog Language</title><link>https://salvely.github.io/verilog-language/</link><pubDate>Mon, 07 Apr 2025 18:31:01 +0800</pubDate><author>iamgwen9@gmail.com (Salvely)</author><guid>https://salvely.github.io/verilog-language/</guid><description/></item><item><title>Getting Started</title><link>https://salvely.github.io/getting-started/</link><pubDate>Mon, 07 Apr 2025 18:15:25 +0800</pubDate><author>iamgwen9@gmail.com (Salvely)</author><guid>https://salvely.github.io/getting-started/</guid><description/></item></channel></rss>