//
// Module mopshub_lib.node_rec_mux.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 12:27:09 10/31/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module node_rec_mux( 
   // Port Declarations
   input   wire            clk, 
   input   wire            enable_cs_sig, 
   input   wire            endwait, 
   input   wire            ireqsucrec, 
   input   wire            ireqsucrec0, 
   input   wire            ireqsucrec1, 
   input   wire            ireqsucrec10, 
   input   wire            ireqsucrec11, 
   input   wire            ireqsucrec12, 
   input   wire            ireqsucrec13, 
   input   wire            ireqsucrec14, 
   input   wire            ireqsucrec15, 
   input   wire            ireqsucrec16, 
   input   wire            ireqsucrec17, 
   input   wire            ireqsucrec18, 
   input   wire            ireqsucrec19, 
   input   wire            ireqsucrec2, 
   input   wire            ireqsucrec20, 
   input   wire            ireqsucrec21, 
   input   wire            ireqsucrec22, 
   input   wire            ireqsucrec23, 
   input   wire            ireqsucrec24, 
   input   wire            ireqsucrec25, 
   input   wire            ireqsucrec26, 
   input   wire            ireqsucrec27, 
   input   wire            ireqsucrec28, 
   input   wire            ireqsucrec29, 
   input   wire            ireqsucrec3, 
   input   wire            ireqsucrec30, 
   input   wire            ireqsucrec31, 
   input   wire            ireqsucrec4, 
   input   wire            ireqsucrec5, 
   input   wire            ireqsucrec6, 
   input   wire            ireqsucrec7, 
   input   wire            ireqsucrec8, 
   input   wire            ireqsucrec9, 
   input   wire            read_n_sig, 
   input   wire    [15:0]  readdata0, 
   input   wire    [15:0]  readdata1, 
   input   wire    [15:0]  readdata10, 
   input   wire    [15:0]  readdata11, 
   input   wire    [15:0]  readdata12, 
   input   wire    [15:0]  readdata13, 
   input   wire    [15:0]  readdata14, 
   input   wire    [15:0]  readdata15, 
   input   wire    [15:0]  readdata16, 
   input   wire    [15:0]  readdata17, 
   input   wire    [15:0]  readdata18, 
   input   wire    [15:0]  readdata19, 
   input   wire    [15:0]  readdata2, 
   input   wire    [15:0]  readdata20, 
   input   wire    [15:0]  readdata21, 
   input   wire    [15:0]  readdata22, 
   input   wire    [15:0]  readdata23, 
   input   wire    [15:0]  readdata24, 
   input   wire    [15:0]  readdata25, 
   input   wire    [15:0]  readdata26, 
   input   wire    [15:0]  readdata27, 
   input   wire    [15:0]  readdata28, 
   input   wire    [15:0]  readdata29, 
   input   wire    [15:0]  readdata3, 
   input   wire    [15:0]  readdata30, 
   input   wire    [15:0]  readdata31, 
   input   wire    [15:0]  readdata4, 
   input   wire    [15:0]  readdata5, 
   input   wire    [15:0]  readdata6, 
   input   wire    [15:0]  readdata7, 
   input   wire    [15:0]  readdata8, 
   input   wire    [15:0]  readdata9, 
   input   wire            rst, 
   input   wire            timeoutrst, 
   output  wire    [4:0]   bus_rec_select, 
   output  wire            cs_rec0, 
   output  wire            cs_rec1, 
   output  wire            cs_rec10, 
   output  wire            cs_rec11, 
   output  wire            cs_rec12, 
   output  wire            cs_rec13, 
   output  wire            cs_rec14, 
   output  wire            cs_rec15, 
   output  wire            cs_rec16, 
   output  wire            cs_rec17, 
   output  wire            cs_rec18, 
   output  wire            cs_rec19, 
   output  wire            cs_rec2, 
   output  wire            cs_rec20, 
   output  wire            cs_rec21, 
   output  wire            cs_rec22, 
   output  wire            cs_rec23, 
   output  wire            cs_rec24, 
   output  wire            cs_rec25, 
   output  wire            cs_rec26, 
   output  wire            cs_rec27, 
   output  wire            cs_rec28, 
   output  wire            cs_rec29, 
   output  wire            cs_rec3, 
   output  wire            cs_rec30, 
   output  wire            cs_rec31, 
   output  wire            cs_rec4, 
   output  wire            cs_rec5, 
   output  wire            cs_rec6, 
   output  wire            cs_rec7, 
   output  wire            cs_rec8, 
   output  wire            cs_rec9, 
   output  wire            entimeout, 
   output  wire            irq_can_rec, 
   output  wire            read_n0, 
   output  wire            read_n1, 
   output  wire            read_n10, 
   output  wire            read_n11, 
   output  wire            read_n12, 
   output  wire            read_n13, 
   output  wire            read_n14, 
   output  wire            read_n15, 
   output  wire            read_n16, 
   output  wire            read_n17, 
   output  wire            read_n18, 
   output  wire            read_n19, 
   output  wire            read_n2, 
   output  wire            read_n20, 
   output  wire            read_n21, 
   output  wire            read_n22, 
   output  wire            read_n23, 
   output  wire            read_n24, 
   output  wire            read_n25, 
   output  wire            read_n26, 
   output  wire            read_n27, 
   output  wire            read_n28, 
   output  wire            read_n29, 
   output  wire            read_n3, 
   output  wire            read_n30, 
   output  wire            read_n31, 
   output  wire            read_n4, 
   output  wire            read_n5, 
   output  wire            read_n6, 
   output  wire            read_n7, 
   output  wire            read_n8, 
   output  wire            read_n9, 
   output  wire    [15:0]  readdata
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [31:0] can_rec_counter;
wire         cs_signal_read;
wire         data_bit           = 1;
wire  [31:0] data_rec_out;
wire  [4:0]  data_tra_in;
wire         done_bus_loop;
wire         en_irqsucrec_read;
wire         end_choose_bus;
wire  [31:0] irqsucrec_signals;
wire         start_bus_loop;           // to initialize the node


// Instances 
bit_shifter bit_shifter( 
   .ext_rst    (done_bus_loop), 
   .rst        (rst), 
   .data_bit   (data_bit), 
   .data_out   (can_rec_counter), 
   .clk        (clk), 
   .cnt_enable (start_bus_loop)
); 

buffer_rec_canakari canakari_rec_buffer_can( 
   .clk          (clk), 
   .data_tra_in  (data_tra_in), 
   .buffer_en    (irq_can_rec), 
   .rst          (rst), 
   .data_tra_out (bus_rec_select)
); 

bus_rec_SM bus_rec_SM0( 
   .bus_rec_select    (data_tra_in), 
   .entimeout         (entimeout), 
   .can_rec           (irqsucrec_signals), 
   .irq_can_rec       (irq_can_rec), 
   .clk               (clk), 
   .end_choose_bus    (end_choose_bus), 
   .endwait           (endwait), 
   .start_bus_loop    (start_bus_loop), 
   .ireqsucrec        (ireqsucrec), 
   .rst               (rst), 
   .done_bus_loop     (done_bus_loop), 
   .can_rec_counter   (can_rec_counter), 
   .en_irqsucrec_read (en_irqsucrec_read), 
   .timeoutrst        (timeoutrst), 
   .can_rec_update    (data_rec_out)
); 

dec1_Nbit dec1_Nbit_rec( 
   .clk            (clk), 
   .rst            (rst), 
   .buffer_en      (en_irqsucrec_read), 
   .rst_bus_sig    (end_choose_bus), 
   .bus_rec_select (bus_rec_select), 
   .data_rec_in    (irqsucrec_signals), 
   .data_rec_out   (data_rec_out)
); 

dec32_Nbit dec32_ireqsucrec( 
   .clk          (clk), 
   .rst          (rst), 
   .ireqsucrec   (ireqsucrec), 
   .Input0       (ireqsucrec0), 
   .Input1       (ireqsucrec1), 
   .Input2       (ireqsucrec2), 
   .Input3       (ireqsucrec3), 
   .Input4       (ireqsucrec4), 
   .Input5       (ireqsucrec5), 
   .Input6       (ireqsucrec6), 
   .Input7       (ireqsucrec7), 
   .Input8       (ireqsucrec8), 
   .Input9       (ireqsucrec9), 
   .Input10      (ireqsucrec10), 
   .Input11      (ireqsucrec11), 
   .Input12      (ireqsucrec12), 
   .Input13      (ireqsucrec13), 
   .Input14      (ireqsucrec14), 
   .Input15      (ireqsucrec15), 
   .Input16      (ireqsucrec16), 
   .Input17      (ireqsucrec17), 
   .Input18      (ireqsucrec18), 
   .Input19      (ireqsucrec19), 
   .Input20      (ireqsucrec20), 
   .Input21      (ireqsucrec21), 
   .Input22      (ireqsucrec22), 
   .Input23      (ireqsucrec23), 
   .Input24      (ireqsucrec24), 
   .Input25      (ireqsucrec25), 
   .Input26      (ireqsucrec26), 
   .Input27      (ireqsucrec27), 
   .Input28      (ireqsucrec28), 
   .Input29      (ireqsucrec29), 
   .Input30      (ireqsucrec30), 
   .Input31      (ireqsucrec31), 
   .data_tra_out (irqsucrec_signals)
); 

demux1_1bit #(1'b0) demux1_1bit_cs_rec( 
   .sel        (bus_rec_select), 
   .input_port (cs_signal_read), 
   .output9    (cs_rec9), 
   .output18   (cs_rec18), 
   .output19   (cs_rec19), 
   .output20   (cs_rec20), 
   .output21   (cs_rec21), 
   .output22   (cs_rec22), 
   .output23   (cs_rec23), 
   .output24   (cs_rec24), 
   .output4    (cs_rec4), 
   .output5    (cs_rec5), 
   .output6    (cs_rec6), 
   .output7    (cs_rec7), 
   .output8    (cs_rec8), 
   .output10   (cs_rec10), 
   .output11   (cs_rec11), 
   .output12   (cs_rec12), 
   .output13   (cs_rec13), 
   .output14   (cs_rec14), 
   .output15   (cs_rec15), 
   .output16   (cs_rec16), 
   .output17   (cs_rec17), 
   .output0    (cs_rec0), 
   .output1    (cs_rec1), 
   .output2    (cs_rec2), 
   .output3    (cs_rec3), 
   .output26   (cs_rec26), 
   .output27   (cs_rec27), 
   .output28   (cs_rec28), 
   .output29   (cs_rec29), 
   .output30   (cs_rec30), 
   .output31   (cs_rec31), 
   .output25   (cs_rec25)
); 

demux1_1bit #(1'b1) demux1_read_n( 
   .sel        (bus_rec_select), 
   .input_port (read_n_sig), 
   .output9    (read_n9), 
   .output18   (read_n18), 
   .output19   (read_n19), 
   .output20   (read_n20), 
   .output21   (read_n21), 
   .output22   (read_n22), 
   .output23   (read_n23), 
   .output24   (read_n24), 
   .output4    (read_n4), 
   .output5    (read_n5), 
   .output6    (read_n6), 
   .output7    (read_n7), 
   .output8    (read_n8), 
   .output10   (read_n10), 
   .output11   (read_n11), 
   .output12   (read_n12), 
   .output13   (read_n13), 
   .output14   (read_n14), 
   .output15   (read_n15), 
   .output16   (read_n16), 
   .output17   (read_n17), 
   .output0    (read_n0), 
   .output1    (read_n1), 
   .output2    (read_n2), 
   .output3    (read_n3), 
   .output26   (read_n26), 
   .output27   (read_n27), 
   .output28   (read_n28), 
   .output29   (read_n29), 
   .output30   (read_n30), 
   .output31   (read_n31), 
   .output25   (read_n25)
); 

mux32_Nbit mux32_Nbit_readdata( 
   .data0    (readdata0), 
   .data1    (readdata1), 
   .data2    (readdata2), 
   .data3    (readdata3), 
   .data4    (readdata4), 
   .data5    (readdata5), 
   .data6    (readdata6), 
   .data7    (readdata7), 
   .data8    (readdata8), 
   .data9    (readdata9), 
   .data10   (readdata10), 
   .data11   (readdata11), 
   .data12   (readdata12), 
   .data13   (readdata13), 
   .data14   (readdata14), 
   .data15   (readdata15), 
   .data16   (readdata16), 
   .data17   (readdata17), 
   .data18   (readdata18), 
   .data19   (readdata19), 
   .data20   (readdata20), 
   .data21   (readdata21), 
   .data22   (readdata22), 
   .data23   (readdata23), 
   .data24   (readdata24), 
   .data25   (readdata25), 
   .data26   (readdata26), 
   .data27   (readdata27), 
   .data28   (readdata28), 
   .data29   (readdata29), 
   .data30   (readdata30), 
   .data31   (readdata31), 
   .sel      (bus_rec_select), 
   .data_out (readdata)
); 

// HDL Embedded Text Block 3 cs_signal2
// eb1 1                                        
assign cs_signal_read = (enable_cs_sig && !read_n_sig);







endmodule // node_rec_mux

