

================================================================
== Vivado HLS Report for 'p_foword_FDC'
================================================================
* Date:           Tue Nov 19 20:39:27 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        jpeg2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.335|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   96|   96|   96|   96|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- FDC1    |   47|   47|        20|          4|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 69
* Pipeline : 1
  Pipeline-0 : II = 4, D = 20, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 22 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 2 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%quant_57_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_57_read)"   --->   Operation 70 'read' 'quant_57_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%quant_56_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_56_read)"   --->   Operation 71 'read' 'quant_56_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%quant_51_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_51_read)"   --->   Operation 72 'read' 'quant_51_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%quant_50_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_50_read)"   --->   Operation 73 'read' 'quant_50_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%quant_49_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_49_read)"   --->   Operation 74 'read' 'quant_49_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%quant_48_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_48_read)"   --->   Operation 75 'read' 'quant_48_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%quant_47_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_47_read)"   --->   Operation 76 'read' 'quant_47_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%quant_44_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_44_read)"   --->   Operation 77 'read' 'quant_44_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%quant_43_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_43_read)"   --->   Operation 78 'read' 'quant_43_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%quant_42_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_42_read)"   --->   Operation 79 'read' 'quant_42_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%quant_41_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_41_read)"   --->   Operation 80 'read' 'quant_41_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%quant_40_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_40_read)"   --->   Operation 81 'read' 'quant_40_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%quant_39_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_39_read)"   --->   Operation 82 'read' 'quant_39_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%quant_36_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_36_read)"   --->   Operation 83 'read' 'quant_36_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%quant_35_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_35_read)"   --->   Operation 84 'read' 'quant_35_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%quant_34_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_34_read)"   --->   Operation 85 'read' 'quant_34_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%quant_33_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_33_read)"   --->   Operation 86 'read' 'quant_33_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%quant_32_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_32_read)"   --->   Operation 87 'read' 'quant_32_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%quant_31_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_31_read)"   --->   Operation 88 'read' 'quant_31_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%quant_30_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_30_read)"   --->   Operation 89 'read' 'quant_30_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%quant_29_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_29_read)"   --->   Operation 90 'read' 'quant_29_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%quant_28_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_28_read)"   --->   Operation 91 'read' 'quant_28_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%quant_27_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_27_read)"   --->   Operation 92 'read' 'quant_27_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%quant_26_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_26_read)"   --->   Operation 93 'read' 'quant_26_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%quant_25_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_25_read)"   --->   Operation 94 'read' 'quant_25_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%quant_24_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_24_read)"   --->   Operation 95 'read' 'quant_24_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%quant_23_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_23_read)"   --->   Operation 96 'read' 'quant_23_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%quant_22_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_22_read)"   --->   Operation 97 'read' 'quant_22_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%quant_21_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_21_read)"   --->   Operation 98 'read' 'quant_21_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%quant_20_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_20_read)"   --->   Operation 99 'read' 'quant_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%quant_19_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_19_read)"   --->   Operation 100 'read' 'quant_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%quant_18_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_18_read)"   --->   Operation 101 'read' 'quant_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%quant_17_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_17_read)"   --->   Operation 102 'read' 'quant_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%quant_16_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_16_read)"   --->   Operation 103 'read' 'quant_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%quant_15_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_15_read)"   --->   Operation 104 'read' 'quant_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%quant_14_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_14_read)"   --->   Operation 105 'read' 'quant_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%quant_13_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_13_read)"   --->   Operation 106 'read' 'quant_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%quant_12_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_12_read)"   --->   Operation 107 'read' 'quant_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%quant_11_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_11_read)"   --->   Operation 108 'read' 'quant_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%quant_10_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_10_read)"   --->   Operation 109 'read' 'quant_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%quant_9_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %quant_9_read)"   --->   Operation 110 'read' 'quant_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%quant_8_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %quant_8_read)"   --->   Operation 111 'read' 'quant_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%quant_7_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_7_read)"   --->   Operation 112 'read' 'quant_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%quant_6_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_6_read)"   --->   Operation 113 'read' 'quant_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%quant_5_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_5_read)"   --->   Operation 114 'read' 'quant_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%quant_4_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_4_read)"   --->   Operation 115 'read' 'quant_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%quant_3_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_3_read)"   --->   Operation 116 'read' 'quant_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%quant_2_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %quant_2_read)"   --->   Operation 117 'read' 'quant_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%quant_1_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %quant_1_read)"   --->   Operation 118 'read' 'quant_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mid_V = alloca [64 x i24], align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:178]   --->   Operation 119 'alloca' 'mid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%channel_data_0_addr = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 120 'getelementptr' 'channel_data_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%channel_data_1_addr = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 121 'getelementptr' 'channel_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%channel_data_2_addr = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 122 'getelementptr' 'channel_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%channel_data_3_addr = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 123 'getelementptr' 'channel_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%channel_data_4_addr = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 124 'getelementptr' 'channel_data_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%channel_data_5_addr = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 125 'getelementptr' 'channel_data_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%channel_data_6_addr = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 126 'getelementptr' 'channel_data_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%channel_data_7_addr = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 127 'getelementptr' 'channel_data_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%channel_data_0_addr_1 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 128 'getelementptr' 'channel_data_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%channel_data_1_addr_1 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 129 'getelementptr' 'channel_data_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%channel_data_2_addr_1 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 130 'getelementptr' 'channel_data_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%channel_data_3_addr_1 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 131 'getelementptr' 'channel_data_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%channel_data_4_addr_1 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 132 'getelementptr' 'channel_data_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%channel_data_5_addr_1 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 133 'getelementptr' 'channel_data_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%channel_data_6_addr_1 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 134 'getelementptr' 'channel_data_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%channel_data_7_addr_1 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 135 'getelementptr' 'channel_data_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%channel_data_0_addr_2 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 136 'getelementptr' 'channel_data_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%channel_data_1_addr_2 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 137 'getelementptr' 'channel_data_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%channel_data_2_addr_2 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 138 'getelementptr' 'channel_data_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%channel_data_3_addr_2 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 139 'getelementptr' 'channel_data_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%channel_data_4_addr_2 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 140 'getelementptr' 'channel_data_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%channel_data_5_addr_2 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 141 'getelementptr' 'channel_data_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%channel_data_6_addr_2 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 142 'getelementptr' 'channel_data_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%channel_data_7_addr_2 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 143 'getelementptr' 'channel_data_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%channel_data_0_addr_3 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 144 'getelementptr' 'channel_data_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%channel_data_1_addr_3 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 145 'getelementptr' 'channel_data_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%channel_data_2_addr_3 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 146 'getelementptr' 'channel_data_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%channel_data_3_addr_3 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 147 'getelementptr' 'channel_data_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%channel_data_4_addr_3 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 148 'getelementptr' 'channel_data_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%channel_data_5_addr_3 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 149 'getelementptr' 'channel_data_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%channel_data_6_addr_3 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 150 'getelementptr' 'channel_data_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%channel_data_7_addr_3 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 151 'getelementptr' 'channel_data_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%channel_data_0_addr_4 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 152 'getelementptr' 'channel_data_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%channel_data_1_addr_4 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 153 'getelementptr' 'channel_data_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%channel_data_2_addr_4 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 154 'getelementptr' 'channel_data_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%channel_data_3_addr_4 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 155 'getelementptr' 'channel_data_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%channel_data_4_addr_4 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 156 'getelementptr' 'channel_data_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%channel_data_5_addr_4 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 157 'getelementptr' 'channel_data_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%channel_data_6_addr_4 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 158 'getelementptr' 'channel_data_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%channel_data_7_addr_4 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 159 'getelementptr' 'channel_data_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%channel_data_0_addr_5 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 160 'getelementptr' 'channel_data_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%channel_data_1_addr_5 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 161 'getelementptr' 'channel_data_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%channel_data_2_addr_5 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 162 'getelementptr' 'channel_data_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%channel_data_3_addr_5 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 163 'getelementptr' 'channel_data_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%channel_data_4_addr_5 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 164 'getelementptr' 'channel_data_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%channel_data_5_addr_5 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 165 'getelementptr' 'channel_data_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%channel_data_6_addr_5 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 166 'getelementptr' 'channel_data_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%channel_data_7_addr_5 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 167 'getelementptr' 'channel_data_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%channel_data_0_addr_6 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 168 'getelementptr' 'channel_data_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%channel_data_1_addr_6 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 169 'getelementptr' 'channel_data_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%channel_data_2_addr_6 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 170 'getelementptr' 'channel_data_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%channel_data_3_addr_6 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 171 'getelementptr' 'channel_data_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%channel_data_4_addr_6 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 172 'getelementptr' 'channel_data_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%channel_data_5_addr_6 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 173 'getelementptr' 'channel_data_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%channel_data_6_addr_6 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 174 'getelementptr' 'channel_data_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%channel_data_7_addr_6 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 175 'getelementptr' 'channel_data_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%channel_data_0_addr_7 = getelementptr [8 x i8]* %channel_data_0, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 176 'getelementptr' 'channel_data_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%channel_data_1_addr_7 = getelementptr [8 x i8]* %channel_data_1, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 177 'getelementptr' 'channel_data_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%channel_data_2_addr_7 = getelementptr [8 x i8]* %channel_data_2, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 178 'getelementptr' 'channel_data_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%channel_data_3_addr_7 = getelementptr [8 x i8]* %channel_data_3, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 179 'getelementptr' 'channel_data_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%channel_data_4_addr_7 = getelementptr [8 x i8]* %channel_data_4, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 180 'getelementptr' 'channel_data_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%channel_data_5_addr_7 = getelementptr [8 x i8]* %channel_data_5, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 181 'getelementptr' 'channel_data_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%channel_data_6_addr_7 = getelementptr [8 x i8]* %channel_data_6, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 182 'getelementptr' 'channel_data_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%channel_data_7_addr_7 = getelementptr [8 x i8]* %channel_data_7, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 183 'getelementptr' 'channel_data_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (1.76ns)   --->   "br label %.preheader6391" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:185]   --->   Operation 184 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %FDC1 ], [ 0, %arrayctor.loop4.preheader ]"   --->   Operation 185 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.30ns)   --->   "%icmp_ln185 = icmp eq i4 %i_0, -8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:185]   --->   Operation 186 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 187 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:185]   --->   Operation 188 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %_ZN13ap_fixed_baseILi25ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi15ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i918.0_ifconv, label %FDC1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:185]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [2/2] (2.32ns)   --->   "%channel_data_0_load = load i8* %channel_data_0_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 190 'load' 'channel_data_0_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 191 [2/2] (2.32ns)   --->   "%channel_data_1_load = load i8* %channel_data_1_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 191 'load' 'channel_data_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 192 [2/2] (2.32ns)   --->   "%channel_data_2_load = load i8* %channel_data_2_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 192 'load' 'channel_data_2_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 193 [2/2] (2.32ns)   --->   "%channel_data_3_load = load i8* %channel_data_3_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 193 'load' 'channel_data_3_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 194 [2/2] (2.32ns)   --->   "%channel_data_4_load = load i8* %channel_data_4_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 194 'load' 'channel_data_4_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 195 [2/2] (2.32ns)   --->   "%channel_data_5_load = load i8* %channel_data_5_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 195 'load' 'channel_data_5_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 196 [2/2] (2.32ns)   --->   "%channel_data_6_load = load i8* %channel_data_6_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 196 'load' 'channel_data_6_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 197 [2/2] (2.32ns)   --->   "%channel_data_7_load = load i8* %channel_data_7_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 197 'load' 'channel_data_7_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 198 [2/2] (2.32ns)   --->   "%channel_data_0_load_1 = load i8* %channel_data_0_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 198 'load' 'channel_data_0_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 199 [2/2] (2.32ns)   --->   "%channel_data_1_load_1 = load i8* %channel_data_1_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 199 'load' 'channel_data_1_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 200 [2/2] (2.32ns)   --->   "%channel_data_2_load_1 = load i8* %channel_data_2_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 200 'load' 'channel_data_2_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 201 [2/2] (2.32ns)   --->   "%channel_data_3_load_1 = load i8* %channel_data_3_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 201 'load' 'channel_data_3_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 202 [2/2] (2.32ns)   --->   "%channel_data_4_load_1 = load i8* %channel_data_4_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 202 'load' 'channel_data_4_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 203 [2/2] (2.32ns)   --->   "%channel_data_5_load_1 = load i8* %channel_data_5_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 203 'load' 'channel_data_5_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 204 [2/2] (2.32ns)   --->   "%channel_data_6_load_1 = load i8* %channel_data_6_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 204 'load' 'channel_data_6_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_2 : Operation 205 [2/2] (2.32ns)   --->   "%channel_data_7_load_1 = load i8* %channel_data_7_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 205 'load' 'channel_data_7_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 206 [1/2] (2.32ns)   --->   "%channel_data_0_load = load i8* %channel_data_0_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 206 'load' 'channel_data_0_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 207 [1/2] (2.32ns)   --->   "%channel_data_1_load = load i8* %channel_data_1_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 207 'load' 'channel_data_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 208 [1/2] (2.32ns)   --->   "%channel_data_2_load = load i8* %channel_data_2_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 208 'load' 'channel_data_2_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 209 [1/2] (2.32ns)   --->   "%channel_data_3_load = load i8* %channel_data_3_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 209 'load' 'channel_data_3_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 210 [1/2] (2.32ns)   --->   "%channel_data_4_load = load i8* %channel_data_4_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 210 'load' 'channel_data_4_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 211 [1/2] (2.32ns)   --->   "%channel_data_5_load = load i8* %channel_data_5_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 211 'load' 'channel_data_5_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 212 [1/2] (2.32ns)   --->   "%channel_data_6_load = load i8* %channel_data_6_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 212 'load' 'channel_data_6_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 213 [1/2] (2.32ns)   --->   "%channel_data_7_load = load i8* %channel_data_7_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 213 'load' 'channel_data_7_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 214 [1/2] (2.32ns)   --->   "%channel_data_0_load_1 = load i8* %channel_data_0_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 214 'load' 'channel_data_0_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 215 [1/2] (2.32ns)   --->   "%channel_data_1_load_1 = load i8* %channel_data_1_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 215 'load' 'channel_data_1_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 216 [1/2] (2.32ns)   --->   "%channel_data_2_load_1 = load i8* %channel_data_2_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 216 'load' 'channel_data_2_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 217 [1/2] (2.32ns)   --->   "%channel_data_3_load_1 = load i8* %channel_data_3_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 217 'load' 'channel_data_3_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 218 [1/2] (2.32ns)   --->   "%channel_data_4_load_1 = load i8* %channel_data_4_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 218 'load' 'channel_data_4_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 219 [1/2] (2.32ns)   --->   "%channel_data_5_load_1 = load i8* %channel_data_5_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 219 'load' 'channel_data_5_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 220 [1/2] (2.32ns)   --->   "%channel_data_6_load_1 = load i8* %channel_data_6_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 220 'load' 'channel_data_6_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 221 [1/2] (2.32ns)   --->   "%channel_data_7_load_1 = load i8* %channel_data_7_addr_1, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 221 'load' 'channel_data_7_load_1' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 222 [2/2] (2.32ns)   --->   "%channel_data_0_load_2 = load i8* %channel_data_0_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 222 'load' 'channel_data_0_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 223 [2/2] (2.32ns)   --->   "%channel_data_1_load_2 = load i8* %channel_data_1_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 223 'load' 'channel_data_1_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 224 [2/2] (2.32ns)   --->   "%channel_data_2_load_2 = load i8* %channel_data_2_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 224 'load' 'channel_data_2_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 225 [2/2] (2.32ns)   --->   "%channel_data_3_load_2 = load i8* %channel_data_3_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 225 'load' 'channel_data_3_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 226 [2/2] (2.32ns)   --->   "%channel_data_4_load_2 = load i8* %channel_data_4_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 226 'load' 'channel_data_4_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 227 [2/2] (2.32ns)   --->   "%channel_data_5_load_2 = load i8* %channel_data_5_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 227 'load' 'channel_data_5_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 228 [2/2] (2.32ns)   --->   "%channel_data_6_load_2 = load i8* %channel_data_6_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 228 'load' 'channel_data_6_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 229 [2/2] (2.32ns)   --->   "%channel_data_7_load_2 = load i8* %channel_data_7_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 229 'load' 'channel_data_7_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 230 [2/2] (2.32ns)   --->   "%channel_data_0_load_3 = load i8* %channel_data_0_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 230 'load' 'channel_data_0_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 231 [2/2] (2.32ns)   --->   "%channel_data_1_load_3 = load i8* %channel_data_1_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 231 'load' 'channel_data_1_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 232 [2/2] (2.32ns)   --->   "%channel_data_2_load_3 = load i8* %channel_data_2_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 232 'load' 'channel_data_2_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 233 [2/2] (2.32ns)   --->   "%channel_data_3_load_3 = load i8* %channel_data_3_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 233 'load' 'channel_data_3_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 234 [2/2] (2.32ns)   --->   "%channel_data_4_load_3 = load i8* %channel_data_4_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 234 'load' 'channel_data_4_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 235 [2/2] (2.32ns)   --->   "%channel_data_5_load_3 = load i8* %channel_data_5_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 235 'load' 'channel_data_5_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 236 [2/2] (2.32ns)   --->   "%channel_data_6_load_3 = load i8* %channel_data_6_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 236 'load' 'channel_data_6_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_3 : Operation 237 [2/2] (2.32ns)   --->   "%channel_data_7_load_3 = load i8* %channel_data_7_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 237 'load' 'channel_data_7_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 2.47>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i4 %i_0 to i3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:185]   --->   Operation 238 'trunc' 'trunc_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i3 %trunc_ln185 to i32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 239 'zext' 'zext_ln189' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (2.47ns)   --->   "%tmp_s = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load, i8 %channel_data_1_load, i8 %channel_data_2_load, i8 %channel_data_3_load, i8 %channel_data_4_load, i8 %channel_data_5_load, i8 %channel_data_6_load, i8 %channel_data_7_load, i32 %zext_ln189)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 240 'mux' 'tmp_s' <Predicate = (!icmp_ln185)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (2.47ns)   --->   "%tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_1, i8 %channel_data_1_load_1, i8 %channel_data_2_load_1, i8 %channel_data_3_load_1, i8 %channel_data_4_load_1, i8 %channel_data_5_load_1, i8 %channel_data_6_load_1, i8 %channel_data_7_load_1, i32 %zext_ln189)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 241 'mux' 'tmp_17' <Predicate = (!icmp_ln185)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/2] (2.32ns)   --->   "%channel_data_0_load_2 = load i8* %channel_data_0_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 242 'load' 'channel_data_0_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 243 [1/2] (2.32ns)   --->   "%channel_data_1_load_2 = load i8* %channel_data_1_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 243 'load' 'channel_data_1_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 244 [1/2] (2.32ns)   --->   "%channel_data_2_load_2 = load i8* %channel_data_2_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 244 'load' 'channel_data_2_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 245 [1/2] (2.32ns)   --->   "%channel_data_3_load_2 = load i8* %channel_data_3_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 245 'load' 'channel_data_3_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 246 [1/2] (2.32ns)   --->   "%channel_data_4_load_2 = load i8* %channel_data_4_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 246 'load' 'channel_data_4_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 247 [1/2] (2.32ns)   --->   "%channel_data_5_load_2 = load i8* %channel_data_5_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 247 'load' 'channel_data_5_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 248 [1/2] (2.32ns)   --->   "%channel_data_6_load_2 = load i8* %channel_data_6_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 248 'load' 'channel_data_6_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 249 [1/2] (2.32ns)   --->   "%channel_data_7_load_2 = load i8* %channel_data_7_addr_2, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 249 'load' 'channel_data_7_load_2' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 250 [1/2] (2.32ns)   --->   "%channel_data_0_load_3 = load i8* %channel_data_0_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 250 'load' 'channel_data_0_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 251 [1/2] (2.32ns)   --->   "%channel_data_1_load_3 = load i8* %channel_data_1_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 251 'load' 'channel_data_1_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 252 [1/2] (2.32ns)   --->   "%channel_data_2_load_3 = load i8* %channel_data_2_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 252 'load' 'channel_data_2_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 253 [1/2] (2.32ns)   --->   "%channel_data_3_load_3 = load i8* %channel_data_3_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 253 'load' 'channel_data_3_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 254 [1/2] (2.32ns)   --->   "%channel_data_4_load_3 = load i8* %channel_data_4_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 254 'load' 'channel_data_4_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 255 [1/2] (2.32ns)   --->   "%channel_data_5_load_3 = load i8* %channel_data_5_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 255 'load' 'channel_data_5_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 256 [1/2] (2.32ns)   --->   "%channel_data_6_load_3 = load i8* %channel_data_6_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 256 'load' 'channel_data_6_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 257 [1/2] (2.32ns)   --->   "%channel_data_7_load_3 = load i8* %channel_data_7_addr_3, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 257 'load' 'channel_data_7_load_3' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 258 [2/2] (2.32ns)   --->   "%channel_data_0_load_4 = load i8* %channel_data_0_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 258 'load' 'channel_data_0_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 259 [2/2] (2.32ns)   --->   "%channel_data_1_load_4 = load i8* %channel_data_1_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 259 'load' 'channel_data_1_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 260 [2/2] (2.32ns)   --->   "%channel_data_2_load_4 = load i8* %channel_data_2_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 260 'load' 'channel_data_2_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 261 [2/2] (2.32ns)   --->   "%channel_data_3_load_4 = load i8* %channel_data_3_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 261 'load' 'channel_data_3_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 262 [2/2] (2.32ns)   --->   "%channel_data_4_load_4 = load i8* %channel_data_4_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 262 'load' 'channel_data_4_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 263 [2/2] (2.32ns)   --->   "%channel_data_5_load_4 = load i8* %channel_data_5_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 263 'load' 'channel_data_5_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 264 [2/2] (2.32ns)   --->   "%channel_data_6_load_4 = load i8* %channel_data_6_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 264 'load' 'channel_data_6_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 265 [2/2] (2.32ns)   --->   "%channel_data_7_load_4 = load i8* %channel_data_7_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 265 'load' 'channel_data_7_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 266 [2/2] (2.32ns)   --->   "%channel_data_0_load_5 = load i8* %channel_data_0_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 266 'load' 'channel_data_0_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 267 [2/2] (2.32ns)   --->   "%channel_data_1_load_5 = load i8* %channel_data_1_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 267 'load' 'channel_data_1_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 268 [2/2] (2.32ns)   --->   "%channel_data_2_load_5 = load i8* %channel_data_2_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 268 'load' 'channel_data_2_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 269 [2/2] (2.32ns)   --->   "%channel_data_3_load_5 = load i8* %channel_data_3_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 269 'load' 'channel_data_3_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 270 [2/2] (2.32ns)   --->   "%channel_data_4_load_5 = load i8* %channel_data_4_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 270 'load' 'channel_data_4_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 271 [2/2] (2.32ns)   --->   "%channel_data_5_load_5 = load i8* %channel_data_5_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 271 'load' 'channel_data_5_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 272 [2/2] (2.32ns)   --->   "%channel_data_6_load_5 = load i8* %channel_data_6_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 272 'load' 'channel_data_6_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_4 : Operation 273 [2/2] (2.32ns)   --->   "%channel_data_7_load_5 = load i8* %channel_data_7_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 273 'load' 'channel_data_7_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 2.47>
ST_5 : Operation 274 [1/1] (2.47ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_2, i8 %channel_data_1_load_2, i8 %channel_data_2_load_2, i8 %channel_data_3_load_2, i8 %channel_data_4_load_2, i8 %channel_data_5_load_2, i8 %channel_data_6_load_2, i8 %channel_data_7_load_2, i32 %zext_ln189)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 274 'mux' 'tmp_18' <Predicate = (!icmp_ln185)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (2.47ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_3, i8 %channel_data_1_load_3, i8 %channel_data_2_load_3, i8 %channel_data_3_load_3, i8 %channel_data_4_load_3, i8 %channel_data_5_load_3, i8 %channel_data_6_load_3, i8 %channel_data_7_load_3, i32 %zext_ln189)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 275 'mux' 'tmp_19' <Predicate = (!icmp_ln185)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/2] (2.32ns)   --->   "%channel_data_0_load_4 = load i8* %channel_data_0_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 276 'load' 'channel_data_0_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 277 [1/2] (2.32ns)   --->   "%channel_data_1_load_4 = load i8* %channel_data_1_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 277 'load' 'channel_data_1_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 278 [1/2] (2.32ns)   --->   "%channel_data_2_load_4 = load i8* %channel_data_2_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 278 'load' 'channel_data_2_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 279 [1/2] (2.32ns)   --->   "%channel_data_3_load_4 = load i8* %channel_data_3_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 279 'load' 'channel_data_3_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 280 [1/2] (2.32ns)   --->   "%channel_data_4_load_4 = load i8* %channel_data_4_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 280 'load' 'channel_data_4_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 281 [1/2] (2.32ns)   --->   "%channel_data_5_load_4 = load i8* %channel_data_5_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 281 'load' 'channel_data_5_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 282 [1/2] (2.32ns)   --->   "%channel_data_6_load_4 = load i8* %channel_data_6_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 282 'load' 'channel_data_6_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 283 [1/2] (2.32ns)   --->   "%channel_data_7_load_4 = load i8* %channel_data_7_addr_4, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 283 'load' 'channel_data_7_load_4' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 284 [1/2] (2.32ns)   --->   "%channel_data_0_load_5 = load i8* %channel_data_0_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 284 'load' 'channel_data_0_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 285 [1/2] (2.32ns)   --->   "%channel_data_1_load_5 = load i8* %channel_data_1_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 285 'load' 'channel_data_1_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 286 [1/2] (2.32ns)   --->   "%channel_data_2_load_5 = load i8* %channel_data_2_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 286 'load' 'channel_data_2_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 287 [1/2] (2.32ns)   --->   "%channel_data_3_load_5 = load i8* %channel_data_3_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 287 'load' 'channel_data_3_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 288 [1/2] (2.32ns)   --->   "%channel_data_4_load_5 = load i8* %channel_data_4_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 288 'load' 'channel_data_4_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 289 [1/2] (2.32ns)   --->   "%channel_data_5_load_5 = load i8* %channel_data_5_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 289 'load' 'channel_data_5_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 290 [1/2] (2.32ns)   --->   "%channel_data_6_load_5 = load i8* %channel_data_6_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 290 'load' 'channel_data_6_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 291 [1/2] (2.32ns)   --->   "%channel_data_7_load_5 = load i8* %channel_data_7_addr_5, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 291 'load' 'channel_data_7_load_5' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 292 [2/2] (2.32ns)   --->   "%channel_data_0_load_6 = load i8* %channel_data_0_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 292 'load' 'channel_data_0_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 293 [2/2] (2.32ns)   --->   "%channel_data_1_load_6 = load i8* %channel_data_1_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 293 'load' 'channel_data_1_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 294 [2/2] (2.32ns)   --->   "%channel_data_2_load_6 = load i8* %channel_data_2_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 294 'load' 'channel_data_2_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 295 [2/2] (2.32ns)   --->   "%channel_data_3_load_6 = load i8* %channel_data_3_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 295 'load' 'channel_data_3_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 296 [2/2] (2.32ns)   --->   "%channel_data_4_load_6 = load i8* %channel_data_4_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 296 'load' 'channel_data_4_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 297 [2/2] (2.32ns)   --->   "%channel_data_5_load_6 = load i8* %channel_data_5_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 297 'load' 'channel_data_5_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 298 [2/2] (2.32ns)   --->   "%channel_data_6_load_6 = load i8* %channel_data_6_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 298 'load' 'channel_data_6_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 299 [2/2] (2.32ns)   --->   "%channel_data_7_load_6 = load i8* %channel_data_7_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 299 'load' 'channel_data_7_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 300 [2/2] (2.32ns)   --->   "%channel_data_0_load_7 = load i8* %channel_data_0_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 300 'load' 'channel_data_0_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 301 [2/2] (2.32ns)   --->   "%channel_data_1_load_7 = load i8* %channel_data_1_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 301 'load' 'channel_data_1_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 302 [2/2] (2.32ns)   --->   "%channel_data_2_load_7 = load i8* %channel_data_2_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 302 'load' 'channel_data_2_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 303 [2/2] (2.32ns)   --->   "%channel_data_3_load_7 = load i8* %channel_data_3_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 303 'load' 'channel_data_3_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 304 [2/2] (2.32ns)   --->   "%channel_data_4_load_7 = load i8* %channel_data_4_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 304 'load' 'channel_data_4_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 305 [2/2] (2.32ns)   --->   "%channel_data_5_load_7 = load i8* %channel_data_5_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 305 'load' 'channel_data_5_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 306 [2/2] (2.32ns)   --->   "%channel_data_6_load_7 = load i8* %channel_data_6_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 306 'load' 'channel_data_6_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_5 : Operation 307 [2/2] (2.32ns)   --->   "%channel_data_7_load_7 = load i8* %channel_data_7_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 307 'load' 'channel_data_7_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 2.47>
ST_6 : Operation 308 [1/1] (2.47ns)   --->   "%tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_4, i8 %channel_data_1_load_4, i8 %channel_data_2_load_4, i8 %channel_data_3_load_4, i8 %channel_data_4_load_4, i8 %channel_data_5_load_4, i8 %channel_data_6_load_4, i8 %channel_data_7_load_4, i32 %zext_ln189)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 308 'mux' 'tmp_20' <Predicate = (!icmp_ln185)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [1/1] (2.47ns)   --->   "%tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_5, i8 %channel_data_1_load_5, i8 %channel_data_2_load_5, i8 %channel_data_3_load_5, i8 %channel_data_4_load_5, i8 %channel_data_5_load_5, i8 %channel_data_6_load_5, i8 %channel_data_7_load_5, i32 %zext_ln189)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 309 'mux' 'tmp_21' <Predicate = (!icmp_ln185)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 310 [1/2] (2.32ns)   --->   "%channel_data_0_load_6 = load i8* %channel_data_0_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 310 'load' 'channel_data_0_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 311 [1/2] (2.32ns)   --->   "%channel_data_1_load_6 = load i8* %channel_data_1_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 311 'load' 'channel_data_1_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 312 [1/2] (2.32ns)   --->   "%channel_data_2_load_6 = load i8* %channel_data_2_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 312 'load' 'channel_data_2_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 313 [1/2] (2.32ns)   --->   "%channel_data_3_load_6 = load i8* %channel_data_3_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 313 'load' 'channel_data_3_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 314 [1/2] (2.32ns)   --->   "%channel_data_4_load_6 = load i8* %channel_data_4_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 314 'load' 'channel_data_4_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 315 [1/2] (2.32ns)   --->   "%channel_data_5_load_6 = load i8* %channel_data_5_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 315 'load' 'channel_data_5_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 316 [1/2] (2.32ns)   --->   "%channel_data_6_load_6 = load i8* %channel_data_6_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 316 'load' 'channel_data_6_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 317 [1/2] (2.32ns)   --->   "%channel_data_7_load_6 = load i8* %channel_data_7_addr_6, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 317 'load' 'channel_data_7_load_6' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 318 [1/2] (2.32ns)   --->   "%channel_data_0_load_7 = load i8* %channel_data_0_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 318 'load' 'channel_data_0_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 319 [1/2] (2.32ns)   --->   "%channel_data_1_load_7 = load i8* %channel_data_1_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 319 'load' 'channel_data_1_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 320 [1/2] (2.32ns)   --->   "%channel_data_2_load_7 = load i8* %channel_data_2_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 320 'load' 'channel_data_2_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 321 [1/2] (2.32ns)   --->   "%channel_data_3_load_7 = load i8* %channel_data_3_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 321 'load' 'channel_data_3_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 322 [1/2] (2.32ns)   --->   "%channel_data_4_load_7 = load i8* %channel_data_4_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 322 'load' 'channel_data_4_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 323 [1/2] (2.32ns)   --->   "%channel_data_5_load_7 = load i8* %channel_data_5_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 323 'load' 'channel_data_5_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 324 [1/2] (2.32ns)   --->   "%channel_data_6_load_7 = load i8* %channel_data_6_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 324 'load' 'channel_data_6_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_6 : Operation 325 [1/2] (2.32ns)   --->   "%channel_data_7_load_7 = load i8* %channel_data_7_addr_7, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 325 'load' 'channel_data_7_load_7' <Predicate = (!icmp_ln185)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 2.47>
ST_7 : Operation 326 [1/1] (2.47ns)   --->   "%tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_6, i8 %channel_data_1_load_6, i8 %channel_data_2_load_6, i8 %channel_data_3_load_6, i8 %channel_data_4_load_6, i8 %channel_data_5_load_6, i8 %channel_data_6_load_6, i8 %channel_data_7_load_6, i32 %zext_ln189)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 326 'mux' 'tmp_22' <Predicate = (!icmp_ln185)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (2.47ns)   --->   "%tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %channel_data_0_load_7, i8 %channel_data_1_load_7, i8 %channel_data_2_load_7, i8 %channel_data_3_load_7, i8 %channel_data_4_load_7, i8 %channel_data_5_load_7, i8 %channel_data_6_load_7, i8 %channel_data_7_load_7, i32 %zext_ln189)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 327 'mux' 'tmp_23' <Predicate = (!icmp_ln185)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%p_Val2_s = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_s, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 328 'bitconcatenate' 'p_Val2_s' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i17 %p_Val2_s to i18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 329 'sext' 'sext_ln728_8' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_17, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 330 'bitconcatenate' 'p_Val2_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln728_9 = sext i17 %p_Val2_2 to i18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 331 'sext' 'sext_ln728_9' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_18, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 332 'bitconcatenate' 'p_Val2_4' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln728_10 = sext i17 %p_Val2_4 to i18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 333 'sext' 'sext_ln728_10' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_19, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 334 'bitconcatenate' 'p_Val2_6' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln728_11 = sext i17 %p_Val2_6 to i18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 335 'sext' 'sext_ln728_11' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 336 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_20, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 336 'bitconcatenate' 'p_Val2_7' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln728_12 = sext i17 %p_Val2_7 to i18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 337 'sext' 'sext_ln728_12' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 338 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_21, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 338 'bitconcatenate' 'p_Val2_5' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln728_13 = sext i17 %p_Val2_5 to i18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 339 'sext' 'sext_ln728_13' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 340 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_22, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 340 'bitconcatenate' 'p_Val2_3' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln728_14 = sext i17 %p_Val2_3 to i18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 341 'sext' 'sext_ln728_14' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 342 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %tmp_23, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 342 'bitconcatenate' 'p_Val2_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln728_15 = sext i17 %p_Val2_1 to i18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:189]   --->   Operation 343 'sext' 'sext_ln728_15' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (2.10ns)   --->   "%p_Val2_14 = add i18 %sext_ln728_8, %sext_ln728_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:192]   --->   Operation 344 'add' 'p_Val2_14' <Predicate = (!icmp_ln185)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln703_64 = sext i18 %p_Val2_14 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:192]   --->   Operation 345 'sext' 'sext_ln703_64' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 346 [1/1] (2.10ns)   --->   "%p_Val2_16 = add i18 %sext_ln728_9, %sext_ln728_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:193]   --->   Operation 346 'add' 'p_Val2_16' <Predicate = (!icmp_ln185)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln703_65 = sext i18 %p_Val2_16 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:193]   --->   Operation 347 'sext' 'sext_ln703_65' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (2.10ns)   --->   "%p_Val2_17 = add i18 %sext_ln728_10, %sext_ln728_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:194]   --->   Operation 348 'add' 'p_Val2_17' <Predicate = (!icmp_ln185)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln703_66 = sext i18 %p_Val2_17 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:194]   --->   Operation 349 'sext' 'sext_ln703_66' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (2.10ns)   --->   "%p_Val2_15 = add i18 %sext_ln728_11, %sext_ln728_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:195]   --->   Operation 350 'add' 'p_Val2_15' <Predicate = (!icmp_ln185)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln703_67 = sext i18 %p_Val2_15 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:195]   --->   Operation 351 'sext' 'sext_ln703_67' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (2.10ns)   --->   "%p_Val2_8 = sub i18 %sext_ln728_11, %sext_ln728_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:196]   --->   Operation 352 'sub' 'p_Val2_8' <Predicate = (!icmp_ln185)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 353 [1/1] (2.10ns)   --->   "%p_Val2_11 = sub i18 %sext_ln728_10, %sext_ln728_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:197]   --->   Operation 353 'sub' 'p_Val2_11' <Predicate = (!icmp_ln185)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 354 [1/1] (2.10ns)   --->   "%p_Val2_12 = sub i18 %sext_ln728_9, %sext_ln728_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:198]   --->   Operation 354 'sub' 'p_Val2_12' <Predicate = (!icmp_ln185)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 355 [1/1] (2.10ns)   --->   "%p_Val2_9 = sub i18 %sext_ln728_8, %sext_ln728_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:199]   --->   Operation 355 'sub' 'p_Val2_9' <Predicate = (!icmp_ln185)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 356 [1/1] (2.13ns)   --->   "%p_Val2_29 = add i19 %sext_ln703_64, %sext_ln703_67" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:204]   --->   Operation 356 'add' 'p_Val2_29' <Predicate = (!icmp_ln185)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 357 [1/1] (2.13ns)   --->   "%p_Val2_30 = add i19 %sext_ln703_65, %sext_ln703_66" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:205]   --->   Operation 357 'add' 'p_Val2_30' <Predicate = (!icmp_ln185)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 358 [1/1] (2.13ns)   --->   "%p_Val2_26 = sub i19 %sext_ln703_65, %sext_ln703_66" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:206]   --->   Operation 358 'sub' 'p_Val2_26' <Predicate = (!icmp_ln185)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 359 [1/1] (2.13ns)   --->   "%p_Val2_27 = sub i19 %sext_ln703_64, %sext_ln703_67" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:207]   --->   Operation 359 'sub' 'p_Val2_27' <Predicate = (!icmp_ln185)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.30>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln703_68 = sext i18 %p_Val2_8 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:196]   --->   Operation 360 'sext' 'sext_ln703_68' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln703_69 = sext i18 %p_Val2_11 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:197]   --->   Operation 361 'sext' 'sext_ln703_69' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln703_70 = sext i18 %p_Val2_12 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:198]   --->   Operation 362 'sext' 'sext_ln703_70' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln703_71 = sext i18 %p_Val2_9 to i19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:199]   --->   Operation 363 'sext' 'sext_ln703_71' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (2.25ns) (grouped into DSP with root node r_V)   --->   "%add_ln1192_6 = add i19 %sext_ln703_71, %sext_ln703_68" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:202]   --->   Operation 364 'add' 'add_ln1192_6' <Predicate = (!icmp_ln185)> <Delay = 2.25> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 365 [1/1] (0.00ns) (grouped into DSP with root node r_V)   --->   "%sext_ln1116 = sext i19 %add_ln1192_6 to i30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:202]   --->   Operation 365 'sext' 'sext_ln1116' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 366 [3/3] (1.05ns) (root node of the DSP)   --->   "%r_V = mul i30 602, %sext_ln1116" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:202]   --->   Operation 366 'mul' 'r_V' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 367 [1/1] (2.25ns) (grouped into DSP with root node r_V_1)   --->   "%add_ln1192_7 = add i19 %sext_ln703_70, %sext_ln703_69" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:203]   --->   Operation 367 'add' 'add_ln1192_7' <Predicate = (!icmp_ln185)> <Delay = 2.25> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 368 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%sext_ln1116_1 = sext i19 %add_ln1192_7 to i30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:203]   --->   Operation 368 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 369 [3/3] (1.05ns) (root node of the DSP)   --->   "%r_V_1 = mul i30 710, %sext_ln1116_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:203]   --->   Operation 369 'mul' 'r_V_1' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln703_74 = sext i19 %p_Val2_26 to i20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:206]   --->   Operation 370 'sext' 'sext_ln703_74' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln703_75 = sext i19 %p_Val2_27 to i20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:207]   --->   Operation 371 'sext' 'sext_ln703_75' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i18 %p_Val2_9 to i27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:208]   --->   Operation 372 'sext' 'sext_ln1118_72' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 373 [3/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_2 = mul i27 -200, %sext_ln1118_72" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:208]   --->   Operation 373 'mul' 'r_V_2' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1118_73 = sext i18 %p_Val2_12 to i29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:209]   --->   Operation 374 'sext' 'sext_ln1118_73' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 375 [3/3] (1.05ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_3 = mul i29 -569, %sext_ln1118_73" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:209]   --->   Operation 375 'mul' 'r_V_3' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1118_74 = sext i18 %p_Val2_11 to i29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:210]   --->   Operation 376 'sext' 'sext_ln1118_74' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 377 [3/3] (1.05ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_4 = mul i29 851, %sext_ln1118_74" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:210]   --->   Operation 377 'mul' 'r_V_4' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 378 [1/1] (2.25ns) (grouped into DSP with root node r_V_6)   --->   "%add_ln1192_10 = add i20 %sext_ln703_74, %sext_ln703_75" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:213]   --->   Operation 378 'add' 'add_ln1192_10' <Predicate = (!icmp_ln185)> <Delay = 2.25> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 379 [1/1] (0.00ns) (grouped into DSP with root node r_V_6)   --->   "%sext_ln1116_2 = sext i20 %add_ln1192_10 to i30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:213]   --->   Operation 379 'sext' 'sext_ln1116_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 380 [3/3] (1.05ns) (root node of the DSP)   --->   "%r_V_6 = mul i30 277, %sext_ln1116_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:213]   --->   Operation 380 'mul' 'r_V_6' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.05>
ST_10 : Operation 381 [2/3] (1.05ns) (root node of the DSP)   --->   "%r_V = mul i30 602, %sext_ln1116" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:202]   --->   Operation 381 'mul' 'r_V' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 382 [2/3] (1.05ns) (root node of the DSP)   --->   "%r_V_1 = mul i30 710, %sext_ln1116_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:203]   --->   Operation 382 'mul' 'r_V_1' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 383 [2/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_2 = mul i27 -200, %sext_ln1118_72" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:208]   --->   Operation 383 'mul' 'r_V_2' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 384 [2/3] (1.05ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_3 = mul i29 -569, %sext_ln1118_73" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:209]   --->   Operation 384 'mul' 'r_V_3' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 385 [2/3] (1.05ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_4 = mul i29 851, %sext_ln1118_74" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:210]   --->   Operation 385 'mul' 'r_V_4' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1118_75 = sext i18 %p_Val2_8 to i29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:211]   --->   Operation 386 'sext' 'sext_ln1118_75' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_10 : Operation 387 [3/3] (1.05ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_5 = mul i29 1004, %sext_ln1118_75" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:211]   --->   Operation 387 'mul' 'r_V_5' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 388 [2/3] (1.05ns) (root node of the DSP)   --->   "%r_V_6 = mul i30 277, %sext_ln1116_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:213]   --->   Operation 388 'mul' 'r_V_6' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.02>
ST_11 : Operation 389 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i30 602, %sext_ln1116" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:202]   --->   Operation 389 'mul' 'r_V' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i21 @_ssdm_op_PartSelect.i21.i30.i32.i32(i30 %r_V, i32 9, i32 29)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:202]   --->   Operation 390 'partselect' 'trunc_ln708_35' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 391 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_1 = mul i30 710, %sext_ln1116_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:203]   --->   Operation 391 'mul' 'r_V_1' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = call i21 @_ssdm_op_PartSelect.i21.i30.i32.i32(i30 %r_V_1, i32 9, i32 29)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:203]   --->   Operation 392 'partselect' 'trunc_ln708_36' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 393 [1/3] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%r_V_2 = mul i27 -200, %sext_ln1118_72" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:208]   --->   Operation 393 'mul' 'r_V_2' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_33 = call i30 @_ssdm_op_BitConcatenate.i30.i21.i9(i21 %trunc_ln708_35, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:208]   --->   Operation 394 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln728_16 = sext i30 %tmp_33 to i31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:208]   --->   Operation 395 'sext' 'sext_ln728_16' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%sext_ln1192_8 = sext i27 %r_V_2 to i31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:208]   --->   Operation 396 'sext' 'sext_ln1192_8' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 397 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_8 = add i31 %sext_ln728_16, %sext_ln1192_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:208]   --->   Operation 397 'add' 'ret_V_8' <Predicate = (!icmp_ln185)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_130 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_8, i32 9, i32 30)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:208]   --->   Operation 398 'partselect' 'tmp_130' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 399 [1/3] (0.00ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_3 = mul i29 -569, %sext_ln1118_73" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:209]   --->   Operation 399 'mul' 'r_V_3' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_34 = call i30 @_ssdm_op_BitConcatenate.i30.i21.i9(i21 %trunc_ln708_36, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:209]   --->   Operation 400 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln728_17 = sext i30 %tmp_34 to i31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:209]   --->   Operation 401 'sext' 'sext_ln728_17' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 402 [1/1] (0.00ns) (grouped into DSP with root node ret_V_9)   --->   "%sext_ln1192_9 = sext i29 %r_V_3 to i31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:209]   --->   Operation 402 'sext' 'sext_ln1192_9' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 403 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_9 = add i31 %sext_ln728_17, %sext_ln1192_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:209]   --->   Operation 403 'add' 'ret_V_9' <Predicate = (!icmp_ln185)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_131 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_9, i32 9, i32 30)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:209]   --->   Operation 404 'partselect' 'tmp_131' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 405 [1/3] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_4 = mul i29 851, %sext_ln1118_74" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:210]   --->   Operation 405 'mul' 'r_V_4' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 406 [1/1] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%sext_ln1193_16 = sext i29 %r_V_4 to i31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:210]   --->   Operation 406 'sext' 'sext_ln1193_16' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_10 = sub i31 %sext_ln728_17, %sext_ln1193_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:210]   --->   Operation 407 'sub' 'ret_V_10' <Predicate = (!icmp_ln185)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_132 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_10, i32 9, i32 30)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:210]   --->   Operation 408 'partselect' 'tmp_132' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 409 [2/3] (1.05ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_5 = mul i29 1004, %sext_ln1118_75" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:211]   --->   Operation 409 'mul' 'r_V_5' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 410 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_6 = mul i30 277, %sext_ln1116_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:213]   --->   Operation 410 'mul' 'r_V_6' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = call i21 @_ssdm_op_PartSelect.i21.i30.i32.i32(i30 %r_V_6, i32 9, i32 29)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:213]   --->   Operation 411 'partselect' 'trunc_ln708_37' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.02>
ST_12 : Operation 412 [1/3] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_5 = mul i29 1004, %sext_ln1118_75" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:211]   --->   Operation 412 'mul' 'r_V_5' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 413 [1/1] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%sext_ln1193_17 = sext i29 %r_V_5 to i31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:211]   --->   Operation 413 'sext' 'sext_ln1193_17' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_12 : Operation 414 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_11 = sub i31 %sext_ln728_16, %sext_ln1193_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:211]   --->   Operation 414 'sub' 'ret_V_11' <Predicate = (!icmp_ln185)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_133 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_11, i32 9, i32 30)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:211]   --->   Operation 415 'partselect' 'tmp_133' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_12 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln1118_76 = sext i19 %p_Val2_27 to i30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:217]   --->   Operation 416 'sext' 'sext_ln1118_76' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1118_77 = sext i19 %p_Val2_27 to i29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:217]   --->   Operation 417 'sext' 'sext_ln1118_77' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_12 : Operation 418 [3/3] (1.05ns) (grouped into DSP with root node ret_V_12)   --->   "%r_V_7 = mul i29 391, %sext_ln1118_77" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:217]   --->   Operation 418 'mul' 'r_V_7' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 419 [3/3] (1.05ns) (grouped into DSP with root node ret_V_13)   --->   "%r_V_8 = mul i30 945, %sext_ln1118_76" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:218]   --->   Operation 419 'mul' 'r_V_8' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.05>
ST_13 : Operation 420 [2/3] (1.05ns) (grouped into DSP with root node ret_V_12)   --->   "%r_V_7 = mul i29 391, %sext_ln1118_77" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:217]   --->   Operation 420 'mul' 'r_V_7' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 421 [2/3] (1.05ns) (grouped into DSP with root node ret_V_13)   --->   "%r_V_8 = mul i30 945, %sext_ln1118_76" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:218]   --->   Operation 421 'mul' 'r_V_8' <Predicate = (!icmp_ln185)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.02>
ST_14 : Operation 422 [1/1] (0.00ns)   --->   "%p_Val2_37 = sext i22 %tmp_130 to i24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:208]   --->   Operation 422 'sext' 'p_Val2_37' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "%p_Val2_36 = sext i22 %tmp_131 to i24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:209]   --->   Operation 423 'sext' 'p_Val2_36' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (0.00ns)   --->   "%p_Val2_38 = sext i22 %tmp_132 to i24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:210]   --->   Operation 424 'sext' 'p_Val2_38' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%p_Val2_35 = sext i22 %tmp_133 to i24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:211]   --->   Operation 425 'sext' 'p_Val2_35' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_14 : Operation 426 [1/3] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%r_V_7 = mul i29 391, %sext_ln1118_77" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:217]   --->   Operation 426 'mul' 'r_V_7' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_35 = call i30 @_ssdm_op_BitConcatenate.i30.i21.i9(i21 %trunc_ln708_37, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:217]   --->   Operation 427 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln728_18 = sext i30 %tmp_35 to i31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:217]   --->   Operation 428 'sext' 'sext_ln728_18' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%sext_ln1192_10 = sext i29 %r_V_7 to i31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:217]   --->   Operation 429 'sext' 'sext_ln1192_10' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_12 = add i31 %sext_ln728_18, %sext_ln1192_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:217]   --->   Operation 430 'add' 'ret_V_12' <Predicate = (!icmp_ln185)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_134 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_12, i32 9, i32 30)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:217]   --->   Operation 431 'partselect' 'tmp_134' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_14 : Operation 432 [1/3] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%r_V_8 = mul i30 945, %sext_ln1118_76" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:218]   --->   Operation 432 'mul' 'r_V_8' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 433 [1/1] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%sext_ln1193_18 = sext i30 %r_V_8 to i31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:218]   --->   Operation 433 'sext' 'sext_ln1193_18' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_13 = sub i31 %sext_ln728_18, %sext_ln1193_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:218]   --->   Operation 434 'sub' 'ret_V_13' <Predicate = (!icmp_ln185)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_135 = call i22 @_ssdm_op_PartSelect.i22.i31.i32.i32(i31 %ret_V_13, i32 9, i32 30)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:218]   --->   Operation 435 'partselect' 'tmp_135' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (2.25ns)   --->   "%sub_ln703_14 = sub i24 %p_Val2_35, %p_Val2_36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:219]   --->   Operation 436 'sub' 'sub_ln703_14' <Predicate = (!icmp_ln185)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 437 [1/1] (2.25ns)   --->   "%p_Val2_40 = add i24 %p_Val2_38, %p_Val2_37" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:220]   --->   Operation 437 'add' 'p_Val2_40' <Predicate = (!icmp_ln185)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 438 [1/1] (2.25ns)   --->   "%sub_ln703_15 = sub i24 %p_Val2_37, %p_Val2_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:221]   --->   Operation 438 'sub' 'sub_ln703_15' <Predicate = (!icmp_ln185)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 439 [1/1] (2.25ns)   --->   "%p_Val2_39 = add i24 %p_Val2_36, %p_Val2_35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:222]   --->   Operation 439 'add' 'p_Val2_39' <Predicate = (!icmp_ln185)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.28>
ST_15 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln703_72 = sext i19 %p_Val2_29 to i20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:204]   --->   Operation 440 'sext' 'sext_ln703_72' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln703_73 = sext i19 %p_Val2_30 to i20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:205]   --->   Operation 441 'sext' 'sext_ln703_73' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 442 [1/1] (2.16ns)   --->   "%add_ln703 = add i20 %sext_ln703_73, %sext_ln703_72" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:215]   --->   Operation 442 'add' 'add_ln703' <Predicate = (!icmp_ln185)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 443 [1/1] (2.16ns)   --->   "%sub_ln703_13 = sub i20 %sext_ln703_72, %sext_ln703_73" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:216]   --->   Operation 443 'sub' 'sub_ln703_13' <Predicate = (!icmp_ln185)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 444 [1/1] (0.00ns)   --->   "%lhs_V = sext i24 %p_Val2_39 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 444 'sext' 'lhs_V' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 445 [1/1] (0.00ns)   --->   "%rhs_V = sext i24 %p_Val2_40 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 445 'sext' 'rhs_V' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 446 [1/1] (2.28ns)   --->   "%ret_V = add nsw i25 %lhs_V, %rhs_V" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 446 'add' 'ret_V' <Predicate = (!icmp_ln185)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 447 [1/1] (2.28ns)   --->   "%ret_V_7 = sub i25 %lhs_V, %rhs_V" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:232]   --->   Operation 447 'sub' 'ret_V_7' <Predicate = (!icmp_ln185)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i4 %i_0 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:185]   --->   Operation 448 'zext' 'zext_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_16 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln703_76 = sext i20 %add_ln703 to i24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:215]   --->   Operation 449 'sext' 'sext_ln703_76' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_16 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i4 %i_0 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:225]   --->   Operation 450 'zext' 'zext_ln225' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_16 : Operation 451 [1/1] (0.00ns)   --->   "%mid_V_addr_8 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln225" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:225]   --->   Operation 451 'getelementptr' 'mid_V_addr_8' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_16 : Operation 452 [1/1] (3.25ns)   --->   "store i24 %sext_ln703_76, i24* %mid_V_addr_8, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:225]   --->   Operation 452 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_16 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i25 %ret_V to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 453 'sext' 'sext_ln1116_3' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_16 : Operation 454 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_9 = mul i33 362, %sext_ln1116_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 454 'mul' 'r_V_9' <Predicate = (!icmp_ln185)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 455 [1/1] (1.82ns)   --->   "%add_ln230 = add i6 -24, %zext_ln185" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:230]   --->   Operation 455 'add' 'add_ln230' <Predicate = (!icmp_ln185)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i25 %ret_V_7 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:232]   --->   Operation 456 'sext' 'sext_ln1116_4' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_16 : Operation 457 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_10 = mul i33 362, %sext_ln1116_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:232]   --->   Operation 457 'mul' 'r_V_10' <Predicate = (!icmp_ln185)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 458 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_9 = mul i33 362, %sext_ln1116_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 458 'mul' 'r_V_9' <Predicate = (!icmp_ln185)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i6 %add_ln230 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:230]   --->   Operation 459 'zext' 'zext_ln230' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_17 : Operation 460 [1/1] (0.00ns)   --->   "%mid_V_addr_13 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln230" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:230]   --->   Operation 460 'getelementptr' 'mid_V_addr_13' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_17 : Operation 461 [1/1] (3.25ns)   --->   "store i24 %sub_ln703_15, i24* %mid_V_addr_13, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:230]   --->   Operation 461 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_17 : Operation 462 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_10 = mul i33 362, %sext_ln1116_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:232]   --->   Operation 462 'mul' 'r_V_10' <Predicate = (!icmp_ln185)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln703_77 = sext i20 %sub_ln703_13 to i24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:216]   --->   Operation 463 'sext' 'sext_ln703_77' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_18 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln708_4 = sext i22 %tmp_134 to i24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:217]   --->   Operation 464 'sext' 'sext_ln708_4' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_18 : Operation 465 [1/1] (0.97ns)   --->   "%xor_ln226 = xor i4 %i_0, -8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 465 'xor' 'xor_ln226' <Predicate = (!icmp_ln185)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 466 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_9 = mul i33 362, %sext_ln1116_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 466 'mul' 'r_V_9' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 467 [1/1] (0.00ns)   --->   "%or_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %i_0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:227]   --->   Operation 467 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_18 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i5 %or_ln to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:227]   --->   Operation 468 'zext' 'zext_ln227' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_18 : Operation 469 [1/1] (0.00ns)   --->   "%mid_V_addr_10 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln227" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:227]   --->   Operation 469 'getelementptr' 'mid_V_addr_10' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_18 : Operation 470 [1/1] (3.25ns)   --->   "store i24 %sext_ln708_4, i24* %mid_V_addr_10, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:227]   --->   Operation 470 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 -2, i4 %i_0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:229]   --->   Operation 471 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_18 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i6 %or_ln1 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:229]   --->   Operation 472 'zext' 'zext_ln229' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_18 : Operation 473 [1/1] (0.00ns)   --->   "%mid_V_addr_12 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln229" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:229]   --->   Operation 473 'getelementptr' 'mid_V_addr_12' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_18 : Operation 474 [1/1] (3.25ns)   --->   "store i24 %sext_ln703_77, i24* %mid_V_addr_12, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:229]   --->   Operation 474 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_18 : Operation 475 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_10 = mul i33 362, %sext_ln1116_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:232]   --->   Operation 475 'mul' 'r_V_10' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln708_5 = sext i22 %tmp_135 to i24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:218]   --->   Operation 476 'sext' 'sext_ln708_5' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_19 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i4 %xor_ln226 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 477 'zext' 'zext_ln226' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_19 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %r_V_9, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 478 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_19 : Operation 479 [1/1] (0.00ns)   --->   "%mid_V_addr_9 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln226" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 479 'getelementptr' 'mid_V_addr_9' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_19 : Operation 480 [1/1] (3.25ns)   --->   "store i24 %trunc_ln8, i24* %mid_V_addr_9, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:226]   --->   Operation 480 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_19 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln231 = sext i5 %or_ln to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:231]   --->   Operation 481 'sext' 'sext_ln231' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_19 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i6 %sext_ln231 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:231]   --->   Operation 482 'zext' 'zext_ln231' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_19 : Operation 483 [1/1] (0.00ns)   --->   "%mid_V_addr_14 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln231" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:231]   --->   Operation 483 'getelementptr' 'mid_V_addr_14' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_19 : Operation 484 [1/1] (3.25ns)   --->   "store i24 %sext_ln708_5, i24* %mid_V_addr_14, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:231]   --->   Operation 484 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_19 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %r_V_10, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:232]   --->   Operation 485 'partselect' 'trunc_ln708_13' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln228 = sext i4 %xor_ln226 to i5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:228]   --->   Operation 486 'sext' 'sext_ln228' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_20 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i5 %sext_ln228 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:228]   --->   Operation 487 'zext' 'zext_ln228' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%mid_V_addr_11 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln228" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:228]   --->   Operation 488 'getelementptr' 'mid_V_addr_11' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (3.25ns)   --->   "store i24 %sub_ln703_14, i24* %mid_V_addr_11, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:228]   --->   Operation 489 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 490 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str21) nounwind" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:186]   --->   Operation 490 'specloopname' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_21 : Operation 491 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str21)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:186]   --->   Operation 491 'specregionbegin' 'tmp' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_21 : Operation 492 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:187]   --->   Operation 492 'specpipeline' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_21 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i4 %xor_ln226 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:232]   --->   Operation 493 'sext' 'sext_ln232' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_21 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i6 %sext_ln232 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:232]   --->   Operation 494 'zext' 'zext_ln232' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_21 : Operation 495 [1/1] (0.00ns)   --->   "%mid_V_addr_15 = getelementptr [64 x i24]* %mid_V, i64 0, i64 %zext_ln232" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:232]   --->   Operation 495 'getelementptr' 'mid_V_addr_15' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_21 : Operation 496 [1/1] (3.25ns)   --->   "store i24 %trunc_ln708_13, i24* %mid_V_addr_15, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:232]   --->   Operation 496 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_21 : Operation 497 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str21, i32 %tmp)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:233]   --->   Operation 497 'specregionend' 'empty' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_21 : Operation 498 [1/1] (0.00ns)   --->   "br label %.preheader6391" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:185]   --->   Operation 498 'br' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 22 <SV = 2> <Delay = 3.25>
ST_22 : Operation 499 [1/1] (0.00ns)   --->   "%mid_V_addr = getelementptr [64 x i24]* %mid_V, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 499 'getelementptr' 'mid_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 500 [2/2] (3.25ns)   --->   "%mid_V_load = load i24* %mid_V_addr, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 500 'load' 'mid_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_22 : Operation 501 [1/1] (0.00ns)   --->   "%mid_V_addr_1 = getelementptr [64 x i24]* %mid_V, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 501 'getelementptr' 'mid_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 502 [2/2] (3.25ns)   --->   "%mid_V_load_1 = load i24* %mid_V_addr_1, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 502 'load' 'mid_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 23 <SV = 3> <Delay = 3.25>
ST_23 : Operation 503 [1/2] (3.25ns)   --->   "%mid_V_load = load i24* %mid_V_addr, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 503 'load' 'mid_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_23 : Operation 504 [1/2] (3.25ns)   --->   "%mid_V_load_1 = load i24* %mid_V_addr_1, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 504 'load' 'mid_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_23 : Operation 505 [1/1] (0.00ns)   --->   "%mid_V_addr_2 = getelementptr [64 x i24]* %mid_V, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 505 'getelementptr' 'mid_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 506 [2/2] (3.25ns)   --->   "%mid_V_load_2 = load i24* %mid_V_addr_2, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 506 'load' 'mid_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_23 : Operation 507 [1/1] (0.00ns)   --->   "%mid_V_addr_3 = getelementptr [64 x i24]* %mid_V, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 507 'getelementptr' 'mid_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 508 [2/2] (3.25ns)   --->   "%mid_V_load_3 = load i24* %mid_V_addr_3, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 508 'load' 'mid_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 24 <SV = 4> <Delay = 3.25>
ST_24 : Operation 509 [1/2] (3.25ns)   --->   "%mid_V_load_2 = load i24* %mid_V_addr_2, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 509 'load' 'mid_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_24 : Operation 510 [1/2] (3.25ns)   --->   "%mid_V_load_3 = load i24* %mid_V_addr_3, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 510 'load' 'mid_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_24 : Operation 511 [1/1] (0.00ns)   --->   "%mid_V_addr_4 = getelementptr [64 x i24]* %mid_V, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 511 'getelementptr' 'mid_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 512 [2/2] (3.25ns)   --->   "%mid_V_load_4 = load i24* %mid_V_addr_4, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 512 'load' 'mid_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_24 : Operation 513 [1/1] (0.00ns)   --->   "%mid_V_addr_5 = getelementptr [64 x i24]* %mid_V, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 513 'getelementptr' 'mid_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 514 [2/2] (3.25ns)   --->   "%mid_V_load_5 = load i24* %mid_V_addr_5, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 514 'load' 'mid_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 25 <SV = 5> <Delay = 3.25>
ST_25 : Operation 515 [1/2] (3.25ns)   --->   "%mid_V_load_4 = load i24* %mid_V_addr_4, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 515 'load' 'mid_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_25 : Operation 516 [1/2] (3.25ns)   --->   "%mid_V_load_5 = load i24* %mid_V_addr_5, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 516 'load' 'mid_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_25 : Operation 517 [1/1] (0.00ns)   --->   "%mid_V_addr_6 = getelementptr [64 x i24]* %mid_V, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 517 'getelementptr' 'mid_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 518 [2/2] (3.25ns)   --->   "%mid_V_load_6 = load i24* %mid_V_addr_6, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 518 'load' 'mid_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_25 : Operation 519 [1/1] (0.00ns)   --->   "%mid_V_addr_7 = getelementptr [64 x i24]* %mid_V, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 519 'getelementptr' 'mid_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 520 [2/2] (3.25ns)   --->   "%mid_V_load_7 = load i24* %mid_V_addr_7, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 520 'load' 'mid_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 26 <SV = 6> <Delay = 3.25>
ST_26 : Operation 521 [1/2] (3.25ns)   --->   "%mid_V_load_6 = load i24* %mid_V_addr_6, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 521 'load' 'mid_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_26 : Operation 522 [1/2] (3.25ns)   --->   "%mid_V_load_7 = load i24* %mid_V_addr_7, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 522 'load' 'mid_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_26 : Operation 523 [1/1] (0.00ns)   --->   "%mid_V_addr_16 = getelementptr [64 x i24]* %mid_V, i64 0, i64 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 523 'getelementptr' 'mid_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 524 [2/2] (3.25ns)   --->   "%mid_V_load_8 = load i24* %mid_V_addr_16, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 524 'load' 'mid_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_26 : Operation 525 [1/1] (0.00ns)   --->   "%mid_V_addr_17 = getelementptr [64 x i24]* %mid_V, i64 0, i64 15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 525 'getelementptr' 'mid_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 526 [2/2] (3.25ns)   --->   "%mid_V_load_9 = load i24* %mid_V_addr_17, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 526 'load' 'mid_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 27 <SV = 7> <Delay = 3.25>
ST_27 : Operation 527 [1/1] (2.31ns)   --->   "%add_ln703_1 = add i24 %mid_V_load_1, %mid_V_load" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 527 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 528 [1/1] (2.31ns)   --->   "%add_ln703_2 = add i24 %mid_V_load_3, %mid_V_load_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 528 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 529 [1/1] (2.31ns)   --->   "%add_ln703_3 = add i24 %mid_V_load_5, %mid_V_load_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 529 'add' 'add_ln703_3' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 530 [1/1] (2.31ns)   --->   "%add_ln703_4 = add i24 %mid_V_load_7, %mid_V_load_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 530 'add' 'add_ln703_4' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 531 [1/1] (2.31ns)   --->   "%sub_ln703 = sub i24 %mid_V_load_6, %mid_V_load_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:241]   --->   Operation 531 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 532 [1/1] (2.31ns)   --->   "%sub_ln703_1 = sub i24 %mid_V_load_4, %mid_V_load_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:242]   --->   Operation 532 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 533 [1/1] (2.31ns)   --->   "%sub_ln703_2 = sub i24 %mid_V_load_2, %mid_V_load_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:243]   --->   Operation 533 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 534 [1/1] (2.31ns)   --->   "%sub_ln703_3 = sub i24 %mid_V_load, %mid_V_load_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:244]   --->   Operation 534 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 535 [1/2] (3.25ns)   --->   "%mid_V_load_8 = load i24* %mid_V_addr_16, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 535 'load' 'mid_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_27 : Operation 536 [1/2] (3.25ns)   --->   "%mid_V_load_9 = load i24* %mid_V_addr_17, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 536 'load' 'mid_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_27 : Operation 537 [1/1] (0.00ns)   --->   "%mid_V_addr_18 = getelementptr [64 x i24]* %mid_V, i64 0, i64 9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 537 'getelementptr' 'mid_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 538 [2/2] (3.25ns)   --->   "%mid_V_load_10 = load i24* %mid_V_addr_18, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 538 'load' 'mid_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_27 : Operation 539 [1/1] (0.00ns)   --->   "%mid_V_addr_19 = getelementptr [64 x i24]* %mid_V, i64 0, i64 14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 539 'getelementptr' 'mid_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 540 [2/2] (3.25ns)   --->   "%mid_V_load_11 = load i24* %mid_V_addr_19, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 540 'load' 'mid_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 28 <SV = 8> <Delay = 3.25>
ST_28 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i24 %sub_ln703 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 541 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i24 %sub_ln703_3 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 542 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 543 [1/1] (2.31ns)   --->   "%add_ln1192 = add nsw i25 %sext_ln703, %sext_ln703_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 543 'add' 'add_ln1192' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i24 %sub_ln703_1 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 544 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i24 %sub_ln703_2 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 545 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 546 [1/1] (2.31ns)   --->   "%add_ln1192_1 = add nsw i25 %sext_ln703_2, %sext_ln703_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 546 'add' 'add_ln1192_1' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 547 [1/1] (2.31ns)   --->   "%add_ln703_5 = add i24 %add_ln703_4, %add_ln703_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:249]   --->   Operation 547 'add' 'add_ln703_5' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 548 [1/1] (2.31ns)   --->   "%add_ln703_6 = add i24 %add_ln703_3, %add_ln703_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:250]   --->   Operation 548 'add' 'add_ln703_6' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 549 [1/1] (2.31ns)   --->   "%sub_ln703_4 = sub i24 %add_ln703_2, %add_ln703_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:251]   --->   Operation 549 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 550 [1/1] (2.31ns)   --->   "%sub_ln703_5 = sub i24 %add_ln703_1, %add_ln703_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:252]   --->   Operation 550 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 551 [1/2] (3.25ns)   --->   "%mid_V_load_10 = load i24* %mid_V_addr_18, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 551 'load' 'mid_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_28 : Operation 552 [1/2] (3.25ns)   --->   "%mid_V_load_11 = load i24* %mid_V_addr_19, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 552 'load' 'mid_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_28 : Operation 553 [1/1] (0.00ns)   --->   "%mid_V_addr_20 = getelementptr [64 x i24]* %mid_V, i64 0, i64 10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 553 'getelementptr' 'mid_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 554 [2/2] (3.25ns)   --->   "%mid_V_load_12 = load i24* %mid_V_addr_20, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 554 'load' 'mid_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_28 : Operation 555 [1/1] (0.00ns)   --->   "%mid_V_addr_21 = getelementptr [64 x i24]* %mid_V, i64 0, i64 13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 555 'getelementptr' 'mid_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 556 [2/2] (3.25ns)   --->   "%mid_V_load_13 = load i24* %mid_V_addr_21, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 556 'load' 'mid_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 29 <SV = 9> <Delay = 3.97>
ST_29 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i25 %add_ln1192 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 557 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 558 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i33 602, %sext_ln1118" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 558 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i25 %add_ln1192_1 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 559 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 560 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i33 710, %sext_ln1118_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 560 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i24 %sub_ln703_4 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 561 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i24 %sub_ln703_5 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 562 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 563 [1/1] (2.31ns)   --->   "%add_ln1192_4 = add nsw i25 %sext_ln703_5, %sext_ln703_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 563 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 564 [1/1] (2.31ns)   --->   "%add_ln703_7 = add i24 %add_ln703_5, %add_ln703_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:260]   --->   Operation 564 'add' 'add_ln703_7' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 565 [1/1] (2.31ns)   --->   "%sub_ln703_6 = sub i24 %add_ln703_5, %add_ln703_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:261]   --->   Operation 565 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 566 [1/1] (0.00ns)   --->   "%p_Result_s = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_7, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 566 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i24 %add_ln703_7 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 567 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 568 [1/1] (1.66ns)   --->   "%icmp_ln851 = icmp eq i9 %trunc_ln851, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 568 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 569 [1/1] (0.00ns)   --->   "%p_Result_5 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_6, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 569 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln851_18 = trunc i24 %sub_ln703_6 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 570 'trunc' 'trunc_ln851_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 571 [1/1] (1.66ns)   --->   "%icmp_ln851_5 = icmp eq i9 %trunc_ln851_18, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 571 'icmp' 'icmp_ln851_5' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 572 [1/2] (3.25ns)   --->   "%mid_V_load_12 = load i24* %mid_V_addr_20, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 572 'load' 'mid_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_29 : Operation 573 [1/2] (3.25ns)   --->   "%mid_V_load_13 = load i24* %mid_V_addr_21, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 573 'load' 'mid_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_29 : Operation 574 [1/1] (0.00ns)   --->   "%mid_V_addr_22 = getelementptr [64 x i24]* %mid_V, i64 0, i64 11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 574 'getelementptr' 'mid_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 575 [2/2] (3.25ns)   --->   "%mid_V_load_14 = load i24* %mid_V_addr_22, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 575 'load' 'mid_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_29 : Operation 576 [1/1] (0.00ns)   --->   "%mid_V_addr_23 = getelementptr [64 x i24]* %mid_V, i64 0, i64 12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 576 'getelementptr' 'mid_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 577 [2/2] (3.25ns)   --->   "%mid_V_load_15 = load i24* %mid_V_addr_23, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 577 'load' 'mid_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 30 <SV = 10> <Delay = 3.89>
ST_30 : Operation 578 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i33 602, %sext_ln1118" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 578 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 579 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i33 710, %sext_ln1118_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 579 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i24 %sub_ln703_3 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 580 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 581 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_2 = mul i33 -200, %sext_ln1118_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 581 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i24 %sub_ln703_2 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 582 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 583 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192 = mul i33 -569, %sext_ln1192" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 583 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i24 %sub_ln703_1 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 584 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 585 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193)   --->   "%mul_ln1193 = mul i33 -851, %sext_ln1193" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 585 'mul' 'mul_ln1193' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i24 %sub_ln703 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 586 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 587 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_1)   --->   "%mul_ln1193_1 = mul i33 -1004, %sext_ln1193_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 587 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i25 %add_ln1192_4 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 588 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 589 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i33 277, %sext_ln1118_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 589 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i24 %sub_ln703_5 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 590 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i24 %sub_ln703_5 to i34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 591 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 592 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i34 391, %sext_ln1118_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 592 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 593 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul nsw i35 946, %sext_ln1118_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 593 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_7, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 594 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 595 [1/1] (1.94ns)   --->   "%add_ln700 = add i15 1, %p_Result_s" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 595 'add' 'add_ln700' <Predicate = (!icmp_ln851)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i15 %p_Result_s, i15 %add_ln700" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 596 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 597 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %tmp_24, i15 %select_ln851, i15 %p_Result_s" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 597 'select' 'select_ln850' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_5)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_6, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 598 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 599 [1/1] (1.94ns)   --->   "%add_ln700_4 = add i15 1, %p_Result_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 599 'add' 'add_ln700_4' <Predicate = (!icmp_ln851_5)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_5)   --->   "%select_ln851_5 = select i1 %icmp_ln851_5, i15 %p_Result_5, i15 %add_ln700_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 600 'select' 'select_ln851_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 601 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_5 = select i1 %tmp_40, i15 %select_ln851_5, i15 %p_Result_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 601 'select' 'select_ln850_5' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 602 [1/2] (3.25ns)   --->   "%mid_V_load_14 = load i24* %mid_V_addr_22, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 602 'load' 'mid_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_30 : Operation 603 [1/2] (3.25ns)   --->   "%mid_V_load_15 = load i24* %mid_V_addr_23, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 603 'load' 'mid_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_30 : Operation 604 [1/1] (0.00ns)   --->   "%mid_V_addr_24 = getelementptr [64 x i24]* %mid_V, i64 0, i64 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 604 'getelementptr' 'mid_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 605 [2/2] (3.25ns)   --->   "%mid_V_load_16 = load i24* %mid_V_addr_24, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 605 'load' 'mid_V_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_30 : Operation 606 [1/1] (0.00ns)   --->   "%mid_V_addr_25 = getelementptr [64 x i24]* %mid_V, i64 0, i64 23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 606 'getelementptr' 'mid_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 607 [2/2] (3.25ns)   --->   "%mid_V_load_17 = load i24* %mid_V_addr_25, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 607 'load' 'mid_V_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_30 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln281_1 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %select_ln850, i32 7, i32 14)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 608 'partselect' 'trunc_ln281_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850, i32 6)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 609 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln281_130 = trunc i5 %quant_32_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 610 'trunc' 'trunc_ln281_130' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 611 [1/1] (1.73ns)   --->   "%add_ln281_32 = add i4 -1, %trunc_ln281_130" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 611 'add' 'add_ln281_32' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 4.23>
ST_31 : Operation 612 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i33 602, %sext_ln1118" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 612 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 613 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i33 710, %sext_ln1118_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 613 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 614 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_2 = mul i33 -200, %sext_ln1118_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 614 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 615 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192 = mul i33 -569, %sext_ln1192" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 615 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 616 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193)   --->   "%mul_ln1193 = mul i33 -851, %sext_ln1193" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 616 'mul' 'mul_ln1193' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 617 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_1)   --->   "%mul_ln1193_1 = mul i33 -1004, %sext_ln1193_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 617 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 618 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i33 277, %sext_ln1118_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 618 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 619 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i34 391, %sext_ln1118_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 619 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 620 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul nsw i35 946, %sext_ln1118_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 620 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 621 [1/1] (2.31ns)   --->   "%add_ln703_10 = add i24 %mid_V_load_9, %mid_V_load_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 621 'add' 'add_ln703_10' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 622 [1/1] (2.31ns)   --->   "%add_ln703_11 = add i24 %mid_V_load_11, %mid_V_load_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 622 'add' 'add_ln703_11' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 623 [1/1] (2.31ns)   --->   "%add_ln703_12 = add i24 %mid_V_load_13, %mid_V_load_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 623 'add' 'add_ln703_12' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 624 [1/1] (2.31ns)   --->   "%add_ln703_13 = add i24 %mid_V_load_15, %mid_V_load_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 624 'add' 'add_ln703_13' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 625 [1/1] (2.31ns)   --->   "%sub_ln703_9 = sub i24 %mid_V_load_14, %mid_V_load_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:241]   --->   Operation 625 'sub' 'sub_ln703_9' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 626 [1/1] (2.31ns)   --->   "%sub_ln703_10 = sub i24 %mid_V_load_12, %mid_V_load_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:242]   --->   Operation 626 'sub' 'sub_ln703_10' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 627 [1/1] (2.31ns)   --->   "%sub_ln703_11 = sub i24 %mid_V_load_10, %mid_V_load_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:243]   --->   Operation 627 'sub' 'sub_ln703_11' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 628 [1/1] (2.31ns)   --->   "%sub_ln703_12 = sub i24 %mid_V_load_8, %mid_V_load_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:244]   --->   Operation 628 'sub' 'sub_ln703_12' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 629 [1/2] (3.25ns)   --->   "%mid_V_load_16 = load i24* %mid_V_addr_24, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 629 'load' 'mid_V_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_31 : Operation 630 [1/2] (3.25ns)   --->   "%mid_V_load_17 = load i24* %mid_V_addr_25, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 630 'load' 'mid_V_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_31 : Operation 631 [1/1] (0.00ns)   --->   "%mid_V_addr_26 = getelementptr [64 x i24]* %mid_V, i64 0, i64 17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 631 'getelementptr' 'mid_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 632 [2/2] (3.25ns)   --->   "%mid_V_load_18 = load i24* %mid_V_addr_26, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 632 'load' 'mid_V_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_31 : Operation 633 [1/1] (0.00ns)   --->   "%mid_V_addr_27 = getelementptr [64 x i24]* %mid_V, i64 0, i64 22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 633 'getelementptr' 'mid_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 634 [2/2] (3.25ns)   --->   "%mid_V_load_19 = load i24* %mid_V_addr_27, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 634 'load' 'mid_V_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_31 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i1 %tmp_115 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 635 'zext' 'zext_ln281' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln281 = sext i8 %trunc_ln281_1 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 636 'sext' 'sext_ln281' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 637 [1/1] (1.91ns)   --->   "%add_ln281 = add i9 %zext_ln281, %sext_ln281" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 637 'add' 'add_ln281' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 638 [1/1] (0.00ns)   --->   "%fdc_data_addr = getelementptr [64 x i11]* %fdc_data, i64 0, i64 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 638 'getelementptr' 'fdc_data_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln281_1 = sext i9 %add_ln281 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 639 'sext' 'sext_ln281_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 640 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_1, i11* %fdc_data_addr, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 640 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_31 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_81)   --->   "%trunc_ln281_129 = trunc i15 %select_ln850_5 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 641 'trunc' 'trunc_ln281_129' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_81)   --->   "%zext_ln281_72 = zext i5 %quant_32_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 642 'zext' 'zext_ln281_72' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_81)   --->   "%ashr_ln281_31 = ashr i15 %select_ln850_5, %zext_ln281_72" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 643 'ashr' 'ashr_ln281_31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln281_73 = zext i4 %add_ln281_32 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 644 'zext' 'zext_ln281_73' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_81)   --->   "%shl_ln281_31 = shl i10 1, %zext_ln281_73" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 645 'shl' 'shl_ln281_31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_81)   --->   "%and_ln281_31 = and i10 %shl_ln281_31, %trunc_ln281_129" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 646 'and' 'and_ln281_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_81)   --->   "%lshr_ln281_31 = lshr i10 %and_ln281_31, %zext_ln281_73" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 647 'lshr' 'lshr_ln281_31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_81)   --->   "%trunc_ln281_131 = trunc i15 %ashr_ln281_31 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 648 'trunc' 'trunc_ln281_131' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_81)   --->   "%trunc_ln281_132 = trunc i10 %lshr_ln281_31 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 649 'trunc' 'trunc_ln281_132' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 650 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_81 = add i9 %trunc_ln281_131, %trunc_ln281_132" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 650 'add' 'add_ln281_81' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 3.25>
ST_32 : Operation 651 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1118_2 = mul i33 -200, %sext_ln1118_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 651 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_1 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 652 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_1, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 653 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 654 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i33 %shl_ln, %mul_ln1118_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 654 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_2, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 655 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 656 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192 = mul i33 -569, %sext_ln1192" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 656 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_2 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_1, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 657 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 658 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_2, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 658 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 659 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i33 %shl_ln728_1, %mul_ln1192" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 659 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_3, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 660 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 661 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193)   --->   "%mul_ln1193 = mul i33 -851, %sext_ln1193" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 661 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 662 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193 = add i33 %shl_ln728_1, %mul_ln1193" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 662 'add' 'add_ln1193' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 663 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 664 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_1)   --->   "%mul_ln1193_1 = mul i33 -1004, %sext_ln1193_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 664 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 665 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_1 = add i33 %shl_ln, %mul_ln1193_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 665 'add' 'add_ln1193_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_1, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 666 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 667 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i33 277, %sext_ln1118_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 667 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 668 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i34 391, %sext_ln1118_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 668 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i34 %mul_ln1118_4 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 669 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 670 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul nsw i35 946, %sext_ln1118_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 670 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i24 %sub_ln703_9 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 671 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i24 %sub_ln703_12 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 672 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 673 [1/1] (2.31ns)   --->   "%add_ln1192_9 = add nsw i25 %sext_ln703_8, %sext_ln703_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 673 'add' 'add_ln1192_9' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i24 %sub_ln703_10 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 674 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i24 %sub_ln703_11 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 675 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 676 [1/1] (2.31ns)   --->   "%add_ln1192_11 = add nsw i25 %sext_ln703_10, %sext_ln703_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 676 'add' 'add_ln1192_11' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 677 [1/1] (2.31ns)   --->   "%add_ln703_14 = add i24 %add_ln703_13, %add_ln703_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:249]   --->   Operation 677 'add' 'add_ln703_14' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 678 [1/1] (2.31ns)   --->   "%add_ln703_15 = add i24 %add_ln703_12, %add_ln703_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:250]   --->   Operation 678 'add' 'add_ln703_15' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 679 [1/1] (2.31ns)   --->   "%sub_ln703_16 = sub i24 %add_ln703_11, %add_ln703_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:251]   --->   Operation 679 'sub' 'sub_ln703_16' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 680 [1/1] (2.31ns)   --->   "%sub_ln703_17 = sub i24 %add_ln703_10, %add_ln703_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:252]   --->   Operation 680 'sub' 'sub_ln703_17' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 681 [1/2] (3.25ns)   --->   "%mid_V_load_18 = load i24* %mid_V_addr_26, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 681 'load' 'mid_V_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_32 : Operation 682 [1/2] (3.25ns)   --->   "%mid_V_load_19 = load i24* %mid_V_addr_27, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 682 'load' 'mid_V_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_32 : Operation 683 [1/1] (0.00ns)   --->   "%mid_V_addr_28 = getelementptr [64 x i24]* %mid_V, i64 0, i64 18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 683 'getelementptr' 'mid_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 684 [2/2] (3.25ns)   --->   "%mid_V_load_20 = load i24* %mid_V_addr_28, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 684 'load' 'mid_V_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_32 : Operation 685 [1/1] (0.00ns)   --->   "%mid_V_addr_29 = getelementptr [64 x i24]* %mid_V, i64 0, i64 21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 685 'getelementptr' 'mid_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 686 [2/2] (3.25ns)   --->   "%mid_V_load_21 = load i24* %mid_V_addr_29, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 686 'load' 'mid_V_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_32 : Operation 687 [1/1] (0.00ns)   --->   "%fdc_data_addr_32 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 687 'getelementptr' 'fdc_data_addr_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln281_31 = sext i9 %add_ln281_81 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 688 'sext' 'sext_ln281_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 689 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_31, i11* %fdc_data_addr_32, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 689 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 33 <SV = 13> <Delay = 4.33>
ST_33 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i34 %mul_ln1118_4 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 690 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_3 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_3, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 691 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 692 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_3, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 692 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i33 %shl_ln728_2 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 693 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i35 %sext_ln1118_6 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 694 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 695 [1/1] (2.67ns)   --->   "%add_ln1192_5 = add nsw i36 %sext_ln728, %zext_ln703" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 695 'add' 'add_ln1192_5' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i35 %mul_ln1118_5 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 696 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 697 [1/1] (2.67ns)   --->   "%sub_ln1193 = sub nsw i36 %sext_ln728, %zext_ln703_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 697 'sub' 'sub_ln1193' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 698 [1/1] (2.31ns)   --->   "%add_ln703_8 = add i24 %trunc_ln708_3, %trunc_ln708_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:264]   --->   Operation 698 'add' 'add_ln703_8' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 699 [1/1] (2.31ns)   --->   "%sub_ln703_7 = sub i24 %trunc_ln708_6, %trunc_ln708_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:265]   --->   Operation 699 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 700 [1/1] (2.31ns)   --->   "%sub_ln703_8 = sub i24 %trunc_ln708_3, %trunc_ln708_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:266]   --->   Operation 700 'sub' 'sub_ln703_8' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 701 [1/1] (2.31ns)   --->   "%add_ln703_9 = add i24 %trunc_ln708_6, %trunc_ln708_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:267]   --->   Operation 701 'add' 'add_ln703_9' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 702 [1/1] (0.00ns)   --->   "%p_Result_9 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_5, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 702 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 703 [1/1] (0.00ns)   --->   "%p_Result_6 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_5, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 703 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 704 [1/1] (1.66ns)   --->   "%icmp_ln851_3 = icmp eq i9 %p_Result_6, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 704 'icmp' 'icmp_ln851_3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 705 [1/1] (0.00ns)   --->   "%p_Result_2 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_7, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 705 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln851_17 = trunc i24 %sub_ln703_7 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 706 'trunc' 'trunc_ln851_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 707 [1/1] (1.66ns)   --->   "%icmp_ln851_4 = icmp eq i9 %trunc_ln851_17, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 707 'icmp' 'icmp_ln851_4' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 708 [1/1] (0.00ns)   --->   "%p_Result_8 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_8, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 708 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln851_19 = trunc i24 %sub_ln703_8 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 709 'trunc' 'trunc_ln851_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 710 [1/1] (1.66ns)   --->   "%icmp_ln851_6 = icmp eq i9 %trunc_ln851_19, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 710 'icmp' 'icmp_ln851_6' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 711 [1/1] (0.00ns)   --->   "%p_Result_11 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 711 'partselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 712 [1/1] (0.00ns)   --->   "%p_Result_12 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 712 'partselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 713 [1/1] (1.66ns)   --->   "%icmp_ln851_7 = icmp eq i9 %p_Result_12, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 713 'icmp' 'icmp_ln851_7' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i25 %add_ln1192_9 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 714 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 715 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i33 602, %sext_ln1118_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 715 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i25 %add_ln1192_11 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 716 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 717 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul i33 710, %sext_ln1118_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 717 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i24 %sub_ln703_16 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 718 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i24 %sub_ln703_17 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 719 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 720 [1/1] (2.31ns)   --->   "%add_ln1192_14 = add nsw i25 %sext_ln703_13, %sext_ln703_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 720 'add' 'add_ln1192_14' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 721 [1/1] (2.31ns)   --->   "%add_ln703_16 = add i24 %add_ln703_14, %add_ln703_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:260]   --->   Operation 721 'add' 'add_ln703_16' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 722 [1/1] (2.31ns)   --->   "%sub_ln703_18 = sub i24 %add_ln703_14, %add_ln703_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:261]   --->   Operation 722 'sub' 'sub_ln703_18' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 723 [1/1] (0.00ns)   --->   "%p_Result_s_137 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_16, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 723 'partselect' 'p_Result_s_137' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln851_22 = trunc i24 %add_ln703_16 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 724 'trunc' 'trunc_ln851_22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 725 [1/1] (1.66ns)   --->   "%icmp_ln851_10 = icmp eq i9 %trunc_ln851_22, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 725 'icmp' 'icmp_ln851_10' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 726 [1/1] (0.00ns)   --->   "%p_Result_15_1 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_18, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 726 'partselect' 'p_Result_15_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln851_26 = trunc i24 %sub_ln703_18 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 727 'trunc' 'trunc_ln851_26' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 728 [1/1] (1.66ns)   --->   "%icmp_ln851_15 = icmp eq i9 %trunc_ln851_26, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 728 'icmp' 'icmp_ln851_15' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 729 [1/2] (3.25ns)   --->   "%mid_V_load_20 = load i24* %mid_V_addr_28, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 729 'load' 'mid_V_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_33 : Operation 730 [1/2] (3.25ns)   --->   "%mid_V_load_21 = load i24* %mid_V_addr_29, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 730 'load' 'mid_V_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_33 : Operation 731 [1/1] (0.00ns)   --->   "%mid_V_addr_30 = getelementptr [64 x i24]* %mid_V, i64 0, i64 19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 731 'getelementptr' 'mid_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 732 [2/2] (3.25ns)   --->   "%mid_V_load_22 = load i24* %mid_V_addr_30, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 732 'load' 'mid_V_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_33 : Operation 733 [1/1] (0.00ns)   --->   "%mid_V_addr_31 = getelementptr [64 x i24]* %mid_V, i64 0, i64 20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 733 'getelementptr' 'mid_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 734 [2/2] (3.25ns)   --->   "%mid_V_load_23 = load i24* %mid_V_addr_31, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 734 'load' 'mid_V_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 34 <SV = 14> <Delay = 3.97>
ST_34 : Operation 735 [1/1] (2.59ns)   --->   "%add_ln708 = add i33 %trunc_ln1192, %shl_ln728_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 735 'add' 'add_ln708' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i24 %add_ln703_9 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 736 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i24 %add_ln703_8 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 737 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 738 [1/1] (2.31ns)   --->   "%add_ln1192_8 = add nsw i25 %sext_ln703_7, %sext_ln703_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 738 'add' 'add_ln1192_8' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 739 [1/1] (0.00ns)   --->   "%p_Result_3 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_8, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 739 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln851_15 = trunc i25 %add_ln1192_8 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 740 'trunc' 'trunc_ln851_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 741 [1/1] (1.66ns)   --->   "%icmp_ln851_1 = icmp eq i9 %trunc_ln851_15, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 741 'icmp' 'icmp_ln851_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_3)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 742 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 743 [1/1] (1.94ns)   --->   "%add_ln700_2 = add i15 1, %p_Result_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 743 'add' 'add_ln700_2' <Predicate = (!icmp_ln851_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_3)   --->   "%select_ln851_3 = select i1 %icmp_ln851_3, i15 %p_Result_9, i15 %add_ln700_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 744 'select' 'select_ln851_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 745 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_3 = select i1 %tmp_38, i15 %select_ln851_3, i15 %p_Result_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 745 'select' 'select_ln850_3' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_4)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_7, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 746 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 747 [1/1] (1.94ns)   --->   "%add_ln700_3 = add i15 1, %p_Result_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 747 'add' 'add_ln700_3' <Predicate = (!icmp_ln851_4)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_4)   --->   "%select_ln851_4 = select i1 %icmp_ln851_4, i15 %p_Result_2, i15 %add_ln700_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 748 'select' 'select_ln851_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 749 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_4 = select i1 %tmp_39, i15 %select_ln851_4, i15 %p_Result_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 749 'select' 'select_ln850_4' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_6)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_8, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 750 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 751 [1/1] (1.94ns)   --->   "%add_ln700_5 = add i15 1, %p_Result_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 751 'add' 'add_ln700_5' <Predicate = (!icmp_ln851_6)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_6)   --->   "%select_ln851_6 = select i1 %icmp_ln851_6, i15 %p_Result_8, i15 %add_ln700_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 752 'select' 'select_ln851_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 753 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_6 = select i1 %tmp_41, i15 %select_ln851_6, i15 %p_Result_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 753 'select' 'select_ln850_6' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_7)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 754 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 755 [1/1] (1.94ns)   --->   "%add_ln700_6 = add i15 1, %p_Result_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 755 'add' 'add_ln700_6' <Predicate = (!icmp_ln851_7)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_7)   --->   "%select_ln851_7 = select i1 %icmp_ln851_7, i15 %p_Result_11, i15 %add_ln700_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 756 'select' 'select_ln851_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 757 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_7 = select i1 %tmp_42, i15 %select_ln851_7, i15 %p_Result_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 757 'select' 'select_ln850_7' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 758 [1/1] (2.31ns)   --->   "%sub_ln1193_1 = sub i25 %sext_ln703_6, %sext_ln703_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 758 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 759 [1/1] (0.00ns)   --->   "%p_Result_14 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_1, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 759 'partselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln851_20 = trunc i25 %sub_ln1193_1 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 760 'trunc' 'trunc_ln851_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 761 [1/1] (1.66ns)   --->   "%icmp_ln851_8 = icmp eq i9 %trunc_ln851_20, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 761 'icmp' 'icmp_ln851_8' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 762 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i33 602, %sext_ln1118_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 762 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 763 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul i33 710, %sext_ln1118_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 763 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i24 %sub_ln703_12 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 764 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 765 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_10 = mul i33 -200, %sext_ln1118_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 765 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i24 %sub_ln703_11 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 766 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 767 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1192_1 = mul i33 -569, %sext_ln1192_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 767 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i24 %sub_ln703_10 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 768 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 769 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_2)   --->   "%mul_ln1193_2 = mul i33 -851, %sext_ln1193_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 769 'mul' 'mul_ln1193_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i24 %sub_ln703_9 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 770 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 771 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_3)   --->   "%mul_ln1193_3 = mul i33 -1004, %sext_ln1193_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 771 'mul' 'mul_ln1193_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i25 %add_ln1192_14 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 772 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 773 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_11 = mul i33 277, %sext_ln1118_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 773 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i24 %sub_ln703_17 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 774 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i24 %sub_ln703_17 to i34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 775 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 776 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul i34 391, %sext_ln1118_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 776 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 777 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul nsw i35 946, %sext_ln1118_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 777 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_10)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_16, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 778 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 779 [1/1] (1.94ns)   --->   "%add_ln700_8 = add i15 1, %p_Result_s_137" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 779 'add' 'add_ln700_8' <Predicate = (!icmp_ln851_10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_10)   --->   "%select_ln851_10 = select i1 %icmp_ln851_10, i15 %p_Result_s_137, i15 %add_ln700_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 780 'select' 'select_ln851_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 781 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_10 = select i1 %tmp_45, i15 %select_ln851_10, i15 %p_Result_s_137" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 781 'select' 'select_ln850_10' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_15)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_18, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 782 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 783 [1/1] (1.94ns)   --->   "%add_ln700_12 = add i15 1, %p_Result_15_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 783 'add' 'add_ln700_12' <Predicate = (!icmp_ln851_15)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_15)   --->   "%select_ln851_15 = select i1 %icmp_ln851_15, i15 %p_Result_15_1, i15 %add_ln700_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 784 'select' 'select_ln851_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 785 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_15 = select i1 %tmp_50, i15 %select_ln851_15, i15 %p_Result_15_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 785 'select' 'select_ln850_15' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 786 [1/2] (3.25ns)   --->   "%mid_V_load_22 = load i24* %mid_V_addr_30, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 786 'load' 'mid_V_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_34 : Operation 787 [1/2] (3.25ns)   --->   "%mid_V_load_23 = load i24* %mid_V_addr_31, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 787 'load' 'mid_V_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_34 : Operation 788 [1/1] (0.00ns)   --->   "%mid_V_addr_32 = getelementptr [64 x i24]* %mid_V, i64 0, i64 24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 788 'getelementptr' 'mid_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 789 [2/2] (3.25ns)   --->   "%mid_V_load_24 = load i24* %mid_V_addr_32, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 789 'load' 'mid_V_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_34 : Operation 790 [1/1] (0.00ns)   --->   "%mid_V_addr_33 = getelementptr [64 x i24]* %mid_V, i64 0, i64 31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 790 'getelementptr' 'mid_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 791 [2/2] (3.25ns)   --->   "%mid_V_load_25 = load i24* %mid_V_addr_33, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 791 'load' 'mid_V_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_34 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln281_12 = trunc i4 %quant_1_read_1 to i3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 792 'trunc' 'trunc_ln281_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 793 [1/1] (1.65ns)   --->   "%add_ln281_1 = add i3 -1, %trunc_ln281_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 793 'add' 'add_ln281_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln281_57 = trunc i5 %quant_16_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 794 'trunc' 'trunc_ln281_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 795 [1/1] (1.73ns)   --->   "%add_ln281_16 = add i4 -1, %trunc_ln281_57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 795 'add' 'add_ln281_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln281_90 = trunc i5 %quant_24_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 796 'trunc' 'trunc_ln281_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 797 [1/1] (1.73ns)   --->   "%add_ln281_24 = add i4 -1, %trunc_ln281_90" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 797 'add' 'add_ln281_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln281_134 = trunc i5 %quant_33_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 798 'trunc' 'trunc_ln281_134' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 799 [1/1] (1.73ns)   --->   "%add_ln281_33 = add i4 -1, %trunc_ln281_134" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 799 'add' 'add_ln281_33' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln281_154 = trunc i5 %quant_40_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 800 'trunc' 'trunc_ln281_154' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 801 [1/1] (1.73ns)   --->   "%add_ln281_40 = add i4 -1, %trunc_ln281_154" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 801 'add' 'add_ln281_40' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln281_178 = trunc i5 %quant_48_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 802 'trunc' 'trunc_ln281_178' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 803 [1/1] (1.73ns)   --->   "%add_ln281_48 = add i4 -1, %trunc_ln281_178" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 803 'add' 'add_ln281_48' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 15> <Delay = 3.89>
ST_35 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_8, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 804 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 805 [1/1] (2.07ns)   --->   "%add_ln700_1 = add i16 1, %p_Result_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 805 'add' 'add_ln700_1' <Predicate = (!icmp_ln851_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%select_ln851_1 = select i1 %icmp_ln851_1, i16 %p_Result_3, i16 %add_ln700_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 806 'select' 'select_ln851_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 807 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_1 = select i1 %tmp_36, i16 %select_ln851_1, i16 %p_Result_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 807 'select' 'select_ln850_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_8)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_1, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 808 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 809 [1/1] (2.07ns)   --->   "%add_ln700_7 = add i16 1, %p_Result_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 809 'add' 'add_ln700_7' <Predicate = (!icmp_ln851_8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_8)   --->   "%select_ln851_8 = select i1 %icmp_ln851_8, i16 %p_Result_14, i16 %add_ln700_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 810 'select' 'select_ln851_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 811 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_8 = select i1 %tmp_43, i16 %select_ln851_8, i16 %p_Result_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 811 'select' 'select_ln850_8' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 812 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i33 602, %sext_ln1118_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 812 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 813 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul i33 710, %sext_ln1118_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 813 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 814 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_10 = mul i33 -200, %sext_ln1118_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 814 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 815 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1192_1 = mul i33 -569, %sext_ln1192_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 815 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 816 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_2)   --->   "%mul_ln1193_2 = mul i33 -851, %sext_ln1193_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 816 'mul' 'mul_ln1193_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 817 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_3)   --->   "%mul_ln1193_3 = mul i33 -1004, %sext_ln1193_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 817 'mul' 'mul_ln1193_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 818 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_11 = mul i33 277, %sext_ln1118_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 818 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 819 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul i34 391, %sext_ln1118_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 819 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 820 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul nsw i35 946, %sext_ln1118_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 820 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 821 [1/1] (2.31ns)   --->   "%add_ln703_19 = add i24 %mid_V_load_17, %mid_V_load_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 821 'add' 'add_ln703_19' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 822 [1/1] (2.31ns)   --->   "%add_ln703_20 = add i24 %mid_V_load_19, %mid_V_load_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 822 'add' 'add_ln703_20' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 823 [1/1] (2.31ns)   --->   "%add_ln703_21 = add i24 %mid_V_load_21, %mid_V_load_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 823 'add' 'add_ln703_21' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 824 [1/1] (2.31ns)   --->   "%add_ln703_22 = add i24 %mid_V_load_23, %mid_V_load_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 824 'add' 'add_ln703_22' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 825 [1/1] (2.31ns)   --->   "%sub_ln703_21 = sub i24 %mid_V_load_22, %mid_V_load_23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:241]   --->   Operation 825 'sub' 'sub_ln703_21' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 826 [1/1] (2.31ns)   --->   "%sub_ln703_22 = sub i24 %mid_V_load_20, %mid_V_load_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:242]   --->   Operation 826 'sub' 'sub_ln703_22' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 827 [1/1] (2.31ns)   --->   "%sub_ln703_23 = sub i24 %mid_V_load_18, %mid_V_load_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:243]   --->   Operation 827 'sub' 'sub_ln703_23' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 828 [1/1] (2.31ns)   --->   "%sub_ln703_24 = sub i24 %mid_V_load_16, %mid_V_load_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:244]   --->   Operation 828 'sub' 'sub_ln703_24' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 829 [1/2] (3.25ns)   --->   "%mid_V_load_24 = load i24* %mid_V_addr_32, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 829 'load' 'mid_V_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_35 : Operation 830 [1/2] (3.25ns)   --->   "%mid_V_load_25 = load i24* %mid_V_addr_33, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 830 'load' 'mid_V_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_35 : Operation 831 [1/1] (0.00ns)   --->   "%mid_V_addr_34 = getelementptr [64 x i24]* %mid_V, i64 0, i64 25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 831 'getelementptr' 'mid_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 832 [2/2] (3.25ns)   --->   "%mid_V_load_26 = load i24* %mid_V_addr_34, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 832 'load' 'mid_V_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_35 : Operation 833 [1/1] (0.00ns)   --->   "%mid_V_addr_35 = getelementptr [64 x i24]* %mid_V, i64 0, i64 30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 833 'getelementptr' 'mid_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 834 [2/2] (3.25ns)   --->   "%mid_V_load_27 = load i24* %mid_V_addr_35, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 834 'load' 'mid_V_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_35 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_37)   --->   "%trunc_ln281_11 = trunc i15 %select_ln850_10 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 835 'trunc' 'trunc_ln281_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_37)   --->   "%zext_ln281_1 = zext i4 %quant_1_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 836 'zext' 'zext_ln281_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_37)   --->   "%ashr_ln281 = ashr i15 %select_ln850_10, %zext_ln281_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 837 'ashr' 'ashr_ln281' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln281_2 = zext i3 %add_ln281_1 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 838 'zext' 'zext_ln281_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_37)   --->   "%shl_ln281 = shl i7 1, %zext_ln281_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 839 'shl' 'shl_ln281' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_37)   --->   "%and_ln281 = and i7 %shl_ln281, %trunc_ln281_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 840 'and' 'and_ln281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_37)   --->   "%lshr_ln281 = lshr i7 %and_ln281, %zext_ln281_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 841 'lshr' 'lshr_ln281' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_37)   --->   "%trunc_ln281_13 = trunc i15 %ashr_ln281 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 842 'trunc' 'trunc_ln281_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_37)   --->   "%zext_ln281_3 = zext i7 %lshr_ln281 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 843 'zext' 'zext_ln281_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 844 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_37 = add i10 %trunc_ln281_13, %zext_ln281_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 844 'add' 'add_ln281_37' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_65)   --->   "%trunc_ln281_56 = trunc i15 %select_ln850_3 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 845 'trunc' 'trunc_ln281_56' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_65)   --->   "%zext_ln281_37 = zext i5 %quant_16_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 846 'zext' 'zext_ln281_37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_65)   --->   "%ashr_ln281_15 = ashr i15 %select_ln850_3, %zext_ln281_37" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 847 'ashr' 'ashr_ln281_15' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln281_38 = zext i4 %add_ln281_16 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 848 'zext' 'zext_ln281_38' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_65)   --->   "%shl_ln281_15 = shl i8 1, %zext_ln281_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 849 'shl' 'shl_ln281_15' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_65)   --->   "%and_ln281_15 = and i8 %shl_ln281_15, %trunc_ln281_56" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 850 'and' 'and_ln281_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_65)   --->   "%lshr_ln281_15 = lshr i8 %and_ln281_15, %zext_ln281_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 851 'lshr' 'lshr_ln281_15' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_65)   --->   "%zext_ln281_39 = zext i8 %lshr_ln281_15 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 852 'zext' 'zext_ln281_39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_65)   --->   "%trunc_ln281_58 = trunc i15 %ashr_ln281_15 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 853 'trunc' 'trunc_ln281_58' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 854 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_65 = add i9 %trunc_ln281_58, %zext_ln281_39" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 854 'add' 'add_ln281_65' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_73)   --->   "%trunc_ln281_89 = trunc i15 %select_ln850_4 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 855 'trunc' 'trunc_ln281_89' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_73)   --->   "%zext_ln281_55 = zext i5 %quant_24_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 856 'zext' 'zext_ln281_55' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_73)   --->   "%ashr_ln281_23 = ashr i15 %select_ln850_4, %zext_ln281_55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 857 'ashr' 'ashr_ln281_23' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln281_56 = zext i4 %add_ln281_24 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 858 'zext' 'zext_ln281_56' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_73)   --->   "%shl_ln281_23 = shl i8 1, %zext_ln281_56" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 859 'shl' 'shl_ln281_23' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_73)   --->   "%and_ln281_23 = and i8 %shl_ln281_23, %trunc_ln281_89" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 860 'and' 'and_ln281_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_73)   --->   "%lshr_ln281_23 = lshr i8 %and_ln281_23, %zext_ln281_56" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 861 'lshr' 'lshr_ln281_23' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_73)   --->   "%zext_ln281_57 = zext i8 %lshr_ln281_23 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 862 'zext' 'zext_ln281_57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_73)   --->   "%trunc_ln281_91 = trunc i15 %ashr_ln281_23 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 863 'trunc' 'trunc_ln281_91' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 864 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_73 = add i9 %trunc_ln281_91, %zext_ln281_57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 864 'add' 'add_ln281_73' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_82)   --->   "%trunc_ln281_133 = trunc i15 %select_ln850_15 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 865 'trunc' 'trunc_ln281_133' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_82)   --->   "%zext_ln281_74 = zext i5 %quant_33_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 866 'zext' 'zext_ln281_74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_82)   --->   "%ashr_ln281_32 = ashr i15 %select_ln850_15, %zext_ln281_74" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 867 'ashr' 'ashr_ln281_32' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln281_75 = zext i4 %add_ln281_33 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 868 'zext' 'zext_ln281_75' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_82)   --->   "%shl_ln281_32 = shl i10 1, %zext_ln281_75" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 869 'shl' 'shl_ln281_32' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_82)   --->   "%and_ln281_32 = and i10 %shl_ln281_32, %trunc_ln281_133" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 870 'and' 'and_ln281_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_82)   --->   "%lshr_ln281_32 = lshr i10 %and_ln281_32, %zext_ln281_75" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 871 'lshr' 'lshr_ln281_32' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_82)   --->   "%trunc_ln281_135 = trunc i15 %ashr_ln281_32 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 872 'trunc' 'trunc_ln281_135' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_82)   --->   "%trunc_ln281_136 = trunc i10 %lshr_ln281_32 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 873 'trunc' 'trunc_ln281_136' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 874 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_82 = add i9 %trunc_ln281_135, %trunc_ln281_136" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 874 'add' 'add_ln281_82' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_89)   --->   "%trunc_ln281_153 = trunc i15 %select_ln850_6 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 875 'trunc' 'trunc_ln281_153' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_89)   --->   "%zext_ln281_86 = zext i5 %quant_40_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 876 'zext' 'zext_ln281_86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_89)   --->   "%ashr_ln281_37 = ashr i15 %select_ln850_6, %zext_ln281_86" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 877 'ashr' 'ashr_ln281_37' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln281_87 = zext i4 %add_ln281_40 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 878 'zext' 'zext_ln281_87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_89)   --->   "%shl_ln281_37 = shl i10 1, %zext_ln281_87" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 879 'shl' 'shl_ln281_37' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_89)   --->   "%and_ln281_37 = and i10 %shl_ln281_37, %trunc_ln281_153" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 880 'and' 'and_ln281_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_89)   --->   "%lshr_ln281_37 = lshr i10 %and_ln281_37, %zext_ln281_87" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 881 'lshr' 'lshr_ln281_37' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_89)   --->   "%trunc_ln281_155 = trunc i15 %ashr_ln281_37 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 882 'trunc' 'trunc_ln281_155' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_89)   --->   "%trunc_ln281_156 = trunc i10 %lshr_ln281_37 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 883 'trunc' 'trunc_ln281_156' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 884 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_89 = add i9 %trunc_ln281_155, %trunc_ln281_156" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 884 'add' 'add_ln281_89' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_97)   --->   "%trunc_ln281_177 = trunc i15 %select_ln850_7 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 885 'trunc' 'trunc_ln281_177' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_97)   --->   "%zext_ln281_100 = zext i5 %quant_48_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 886 'zext' 'zext_ln281_100' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_97)   --->   "%ashr_ln281_43 = ashr i15 %select_ln850_7, %zext_ln281_100" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 887 'ashr' 'ashr_ln281_43' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln281_101 = zext i4 %add_ln281_48 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 888 'zext' 'zext_ln281_101' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_97)   --->   "%shl_ln281_43 = shl i10 1, %zext_ln281_101" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 889 'shl' 'shl_ln281_43' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_97)   --->   "%and_ln281_43 = and i10 %shl_ln281_43, %trunc_ln281_177" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 890 'and' 'and_ln281_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_97)   --->   "%lshr_ln281_43 = lshr i10 %and_ln281_43, %zext_ln281_101" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 891 'lshr' 'lshr_ln281_43' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_97)   --->   "%trunc_ln281_179 = trunc i15 %ashr_ln281_43 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 892 'trunc' 'trunc_ln281_179' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_97)   --->   "%trunc_ln281_180 = trunc i10 %lshr_ln281_43 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 893 'trunc' 'trunc_ln281_180' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 894 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_97 = add i7 %trunc_ln281_179, %trunc_ln281_180" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 894 'add' 'add_ln281_97' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 16> <Delay = 3.89>
ST_36 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %select_ln850_1 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 895 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 896 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i26 362, %sext_ln1118_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 896 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %select_ln850_8 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 897 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 898 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul i26 362, %sext_ln1118_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 898 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 899 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln1118_10 = mul i33 -200, %sext_ln1118_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 899 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_4 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_8, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 900 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 901 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_4, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 901 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 902 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i33 %shl_ln728_3, %mul_ln1118_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 902 'add' 'add_ln1192_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_12, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 903 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 904 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_13)   --->   "%mul_ln1192_1 = mul i33 -569, %sext_ln1192_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 904 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_5 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_9, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 905 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 906 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_5, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 906 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 907 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_13 = add i33 %shl_ln728_4, %mul_ln1192_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 907 'add' 'add_ln1192_13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_13, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 908 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 909 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_2)   --->   "%mul_ln1193_2 = mul i33 -851, %sext_ln1193_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 909 'mul' 'mul_ln1193_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 910 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_2 = add i33 %shl_ln728_4, %mul_ln1193_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 910 'add' 'add_ln1193_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_2, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 911 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 912 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_3)   --->   "%mul_ln1193_3 = mul i33 -1004, %sext_ln1193_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 912 'mul' 'mul_ln1193_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 913 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_3 = add i33 %shl_ln728_3, %mul_ln1193_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 913 'add' 'add_ln1193_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_3, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 914 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 915 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_11 = mul i33 277, %sext_ln1118_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 915 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 916 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul i34 391, %sext_ln1118_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 916 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i34 %mul_ln1118_12 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 917 'trunc' 'trunc_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 918 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul nsw i35 946, %sext_ln1118_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 918 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i24 %sub_ln703_21 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 919 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i24 %sub_ln703_24 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 920 'sext' 'sext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 921 [1/1] (2.31ns)   --->   "%add_ln1192_17 = add nsw i25 %sext_ln703_16, %sext_ln703_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 921 'add' 'add_ln1192_17' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i24 %sub_ln703_22 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 922 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i24 %sub_ln703_23 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 923 'sext' 'sext_ln703_19' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 924 [1/1] (2.31ns)   --->   "%add_ln1192_18 = add nsw i25 %sext_ln703_18, %sext_ln703_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 924 'add' 'add_ln1192_18' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 925 [1/1] (2.31ns)   --->   "%add_ln703_23 = add i24 %add_ln703_22, %add_ln703_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:249]   --->   Operation 925 'add' 'add_ln703_23' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 926 [1/1] (2.31ns)   --->   "%add_ln703_24 = add i24 %add_ln703_21, %add_ln703_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:250]   --->   Operation 926 'add' 'add_ln703_24' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 927 [1/1] (2.31ns)   --->   "%sub_ln703_25 = sub i24 %add_ln703_20, %add_ln703_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:251]   --->   Operation 927 'sub' 'sub_ln703_25' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 928 [1/1] (2.31ns)   --->   "%sub_ln703_26 = sub i24 %add_ln703_19, %add_ln703_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:252]   --->   Operation 928 'sub' 'sub_ln703_26' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 929 [1/1] (2.31ns)   --->   "%add_ln703_28 = add i24 %mid_V_load_25, %mid_V_load_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 929 'add' 'add_ln703_28' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 930 [1/2] (3.25ns)   --->   "%mid_V_load_26 = load i24* %mid_V_addr_34, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 930 'load' 'mid_V_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_36 : Operation 931 [1/2] (3.25ns)   --->   "%mid_V_load_27 = load i24* %mid_V_addr_35, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 931 'load' 'mid_V_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_36 : Operation 932 [1/1] (0.00ns)   --->   "%mid_V_addr_36 = getelementptr [64 x i24]* %mid_V, i64 0, i64 26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 932 'getelementptr' 'mid_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 933 [2/2] (3.25ns)   --->   "%mid_V_load_28 = load i24* %mid_V_addr_36, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 933 'load' 'mid_V_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_36 : Operation 934 [1/1] (0.00ns)   --->   "%mid_V_addr_37 = getelementptr [64 x i24]* %mid_V, i64 0, i64 29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 934 'getelementptr' 'mid_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 935 [2/2] (3.25ns)   --->   "%mid_V_load_29 = load i24* %mid_V_addr_37, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 935 'load' 'mid_V_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_36 : Operation 936 [1/1] (2.31ns)   --->   "%sub_ln703_33 = sub i24 %mid_V_load_24, %mid_V_load_25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:244]   --->   Operation 936 'sub' 'sub_ln703_33' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 937 [1/1] (0.00ns)   --->   "%fdc_data_addr_16 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 937 'getelementptr' 'fdc_data_addr_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln281_15 = sext i9 %add_ln281_65 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 938 'sext' 'sext_ln281_15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 939 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_15, i11* %fdc_data_addr_16, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 939 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_36 : Operation 940 [1/1] (0.00ns)   --->   "%fdc_data_addr_24 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 940 'getelementptr' 'fdc_data_addr_24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln281_23 = sext i9 %add_ln281_73 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 941 'sext' 'sext_ln281_23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 942 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_23, i11* %fdc_data_addr_24, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 942 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 37 <SV = 17> <Delay = 4.33>
ST_37 : Operation 943 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i26 362, %sext_ln1118_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 943 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 944 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul i26 362, %sext_ln1118_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 944 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i34 %mul_ln1118_12 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 945 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_6 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_11, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 946 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 947 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_6, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 947 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i33 %shl_ln728_5 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 948 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i35 %sext_ln1118_15 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 949 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 950 [1/1] (2.67ns)   --->   "%add_ln1192_15 = add nsw i36 %sext_ln728_1, %zext_ln703_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 950 'add' 'add_ln1192_15' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i35 %mul_ln1118_13 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 951 'zext' 'zext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 952 [1/1] (2.67ns)   --->   "%sub_ln1193_2 = sub nsw i36 %sext_ln728_1, %zext_ln703_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 952 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 953 [1/1] (2.31ns)   --->   "%add_ln703_17 = add i24 %trunc_ln708_s, %trunc_ln708_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:264]   --->   Operation 953 'add' 'add_ln703_17' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 954 [1/1] (2.31ns)   --->   "%sub_ln703_19 = sub i24 %trunc_ln708_7, %trunc_ln708_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:265]   --->   Operation 954 'sub' 'sub_ln703_19' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 955 [1/1] (2.31ns)   --->   "%sub_ln703_20 = sub i24 %trunc_ln708_s, %trunc_ln708_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:266]   --->   Operation 955 'sub' 'sub_ln703_20' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 956 [1/1] (2.31ns)   --->   "%add_ln703_18 = add i24 %trunc_ln708_7, %trunc_ln708_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:267]   --->   Operation 956 'add' 'add_ln703_18' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 957 [1/1] (0.00ns)   --->   "%p_Result_9_1 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_15, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 957 'partselect' 'p_Result_9_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 958 [1/1] (0.00ns)   --->   "%p_Result_11_1 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_15, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 958 'partselect' 'p_Result_11_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 959 [1/1] (1.66ns)   --->   "%icmp_ln851_13 = icmp eq i9 %p_Result_11_1, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 959 'icmp' 'icmp_ln851_13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 960 [1/1] (0.00ns)   --->   "%p_Result_12_1 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_19, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 960 'partselect' 'p_Result_12_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln851_25 = trunc i24 %sub_ln703_19 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 961 'trunc' 'trunc_ln851_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 962 [1/1] (1.66ns)   --->   "%icmp_ln851_14 = icmp eq i9 %trunc_ln851_25, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 962 'icmp' 'icmp_ln851_14' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 963 [1/1] (0.00ns)   --->   "%p_Result_18_1 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_20, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 963 'partselect' 'p_Result_18_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln851_27 = trunc i24 %sub_ln703_20 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 964 'trunc' 'trunc_ln851_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 965 [1/1] (1.66ns)   --->   "%icmp_ln851_16 = icmp eq i9 %trunc_ln851_27, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 965 'icmp' 'icmp_ln851_16' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 966 [1/1] (0.00ns)   --->   "%p_Result_21_1 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_2, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 966 'partselect' 'p_Result_21_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 967 [1/1] (0.00ns)   --->   "%p_Result_23_1 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_2, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 967 'partselect' 'p_Result_23_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 968 [1/1] (1.66ns)   --->   "%icmp_ln851_17 = icmp eq i9 %p_Result_23_1, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 968 'icmp' 'icmp_ln851_17' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i25 %add_ln1192_17 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 969 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 970 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_16 = mul i33 602, %sext_ln1118_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 970 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i25 %add_ln1192_18 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 971 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 972 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul i33 710, %sext_ln1118_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 972 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i24 %sub_ln703_25 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 973 'sext' 'sext_ln703_20' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln703_21 = sext i24 %sub_ln703_26 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 974 'sext' 'sext_ln703_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 975 [1/1] (2.31ns)   --->   "%add_ln1192_21 = add nsw i25 %sext_ln703_21, %sext_ln703_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 975 'add' 'add_ln1192_21' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 976 [1/1] (2.31ns)   --->   "%add_ln703_25 = add i24 %add_ln703_23, %add_ln703_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:260]   --->   Operation 976 'add' 'add_ln703_25' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 977 [1/1] (2.31ns)   --->   "%sub_ln703_27 = sub i24 %add_ln703_23, %add_ln703_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:261]   --->   Operation 977 'sub' 'sub_ln703_27' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 978 [1/1] (0.00ns)   --->   "%p_Result_1 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_25, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 978 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln851_30 = trunc i24 %add_ln703_25 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 979 'trunc' 'trunc_ln851_30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 980 [1/1] (1.66ns)   --->   "%icmp_ln851_20 = icmp eq i9 %trunc_ln851_30, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 980 'icmp' 'icmp_ln851_20' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 981 [1/1] (0.00ns)   --->   "%p_Result_15_2 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_27, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 981 'partselect' 'p_Result_15_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln851_34 = trunc i24 %sub_ln703_27 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 982 'trunc' 'trunc_ln851_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 983 [1/1] (1.66ns)   --->   "%icmp_ln851_25 = icmp eq i9 %trunc_ln851_34, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 983 'icmp' 'icmp_ln851_25' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 984 [1/2] (3.25ns)   --->   "%mid_V_load_28 = load i24* %mid_V_addr_36, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 984 'load' 'mid_V_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_37 : Operation 985 [1/2] (3.25ns)   --->   "%mid_V_load_29 = load i24* %mid_V_addr_37, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 985 'load' 'mid_V_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_37 : Operation 986 [1/1] (0.00ns)   --->   "%mid_V_addr_38 = getelementptr [64 x i24]* %mid_V, i64 0, i64 27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 986 'getelementptr' 'mid_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 987 [2/2] (3.25ns)   --->   "%mid_V_load_30 = load i24* %mid_V_addr_38, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 987 'load' 'mid_V_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_37 : Operation 988 [1/1] (0.00ns)   --->   "%mid_V_addr_39 = getelementptr [64 x i24]* %mid_V, i64 0, i64 28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 988 'getelementptr' 'mid_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 989 [2/2] (3.25ns)   --->   "%mid_V_load_31 = load i24* %mid_V_addr_39, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 989 'load' 'mid_V_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_37 : Operation 990 [1/1] (0.00ns)   --->   "%fdc_data_addr_40 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 990 'getelementptr' 'fdc_data_addr_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln281_41 = sext i9 %add_ln281_89 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 991 'sext' 'sext_ln281_41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 992 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_41, i11* %fdc_data_addr_40, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 992 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_37 : Operation 993 [1/1] (0.00ns)   --->   "%fdc_data_addr_48 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 993 'getelementptr' 'fdc_data_addr_48' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln281_51 = sext i7 %add_ln281_97 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 994 'sext' 'sext_ln281_51' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 995 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_51, i11* %fdc_data_addr_48, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 995 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 38 <SV = 18> <Delay = 3.97>
ST_38 : Operation 996 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i26 362, %sext_ln1118_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 996 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln851_16 = trunc i26 %mul_ln1118_6 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 997 'trunc' 'trunc_ln851_16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 998 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul i26 362, %sext_ln1118_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 998 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln851_21 = trunc i26 %mul_ln1118_7 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 999 'trunc' 'trunc_ln851_21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1000 [1/1] (2.59ns)   --->   "%add_ln708_1 = add i33 %trunc_ln1192_1, %shl_ln728_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1000 'add' 'add_ln708_1' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i24 %add_ln703_18 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1001 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i24 %add_ln703_17 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1002 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1003 [1/1] (2.31ns)   --->   "%add_ln1192_16 = add nsw i25 %sext_ln703_15, %sext_ln703_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1003 'add' 'add_ln1192_16' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1004 [1/1] (0.00ns)   --->   "%p_Result_3_1 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_16, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1004 'partselect' 'p_Result_3_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1005 [1/1] (0.00ns)   --->   "%trunc_ln851_23 = trunc i25 %add_ln1192_16 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1005 'trunc' 'trunc_ln851_23' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1006 [1/1] (1.66ns)   --->   "%icmp_ln851_11 = icmp eq i9 %trunc_ln851_23, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1006 'icmp' 'icmp_ln851_11' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_13)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_1, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1007 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1008 [1/1] (1.94ns)   --->   "%add_ln700_10 = add i15 1, %p_Result_9_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1008 'add' 'add_ln700_10' <Predicate = (!icmp_ln851_13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_13)   --->   "%select_ln851_13 = select i1 %icmp_ln851_13, i15 %p_Result_9_1, i15 %add_ln700_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1009 'select' 'select_ln851_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1010 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_13 = select i1 %tmp_48, i15 %select_ln851_13, i15 %p_Result_9_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1010 'select' 'select_ln850_13' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_14)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_19, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1011 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1012 [1/1] (1.94ns)   --->   "%add_ln700_11 = add i15 1, %p_Result_12_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1012 'add' 'add_ln700_11' <Predicate = (!icmp_ln851_14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_14)   --->   "%select_ln851_14 = select i1 %icmp_ln851_14, i15 %p_Result_12_1, i15 %add_ln700_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1013 'select' 'select_ln851_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1014 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_14 = select i1 %tmp_49, i15 %select_ln851_14, i15 %p_Result_12_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1014 'select' 'select_ln850_14' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_16)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_20, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1015 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1016 [1/1] (1.94ns)   --->   "%add_ln700_13 = add i15 1, %p_Result_18_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1016 'add' 'add_ln700_13' <Predicate = (!icmp_ln851_16)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_16)   --->   "%select_ln851_16 = select i1 %icmp_ln851_16, i15 %p_Result_18_1, i15 %add_ln700_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1017 'select' 'select_ln851_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1018 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_16 = select i1 %tmp_51, i15 %select_ln851_16, i15 %p_Result_18_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1018 'select' 'select_ln850_16' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_17)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_2, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1019 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1020 [1/1] (1.94ns)   --->   "%add_ln700_14 = add i15 1, %p_Result_21_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1020 'add' 'add_ln700_14' <Predicate = (!icmp_ln851_17)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_17)   --->   "%select_ln851_17 = select i1 %icmp_ln851_17, i15 %p_Result_21_1, i15 %add_ln700_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1021 'select' 'select_ln851_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1022 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_17 = select i1 %tmp_52, i15 %select_ln851_17, i15 %p_Result_21_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1022 'select' 'select_ln850_17' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1023 [1/1] (2.31ns)   --->   "%sub_ln1193_3 = sub i25 %sext_ln703_14, %sext_ln703_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1023 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1024 [1/1] (0.00ns)   --->   "%p_Result_24_1 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_3, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1024 'partselect' 'p_Result_24_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln851_28 = trunc i25 %sub_ln1193_3 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1025 'trunc' 'trunc_ln851_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1026 [1/1] (1.66ns)   --->   "%icmp_ln851_18 = icmp eq i9 %trunc_ln851_28, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1026 'icmp' 'icmp_ln851_18' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1027 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_16 = mul i33 602, %sext_ln1118_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1027 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1028 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul i33 710, %sext_ln1118_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1028 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i24 %sub_ln703_24 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1029 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1030 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1118_18 = mul i33 -200, %sext_ln1118_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1030 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i24 %sub_ln703_23 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1031 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1032 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1192_2 = mul i33 -569, %sext_ln1192_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1032 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln1193_4 = sext i24 %sub_ln703_22 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1033 'sext' 'sext_ln1193_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1034 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_4)   --->   "%mul_ln1193_4 = mul i33 -851, %sext_ln1193_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1034 'mul' 'mul_ln1193_4' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln1193_5 = sext i24 %sub_ln703_21 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1035 'sext' 'sext_ln1193_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1036 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_5)   --->   "%mul_ln1193_5 = mul i33 -1004, %sext_ln1193_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1036 'mul' 'mul_ln1193_5' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i25 %add_ln1192_21 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1037 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1038 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul i33 277, %sext_ln1118_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1038 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i24 %sub_ln703_26 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1039 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i24 %sub_ln703_26 to i34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1040 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1041 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i34 391, %sext_ln1118_23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1041 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1042 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul nsw i35 946, %sext_ln1118_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1042 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_20)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_25, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1043 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1044 [1/1] (1.94ns)   --->   "%add_ln700_16 = add i15 1, %p_Result_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1044 'add' 'add_ln700_16' <Predicate = (!icmp_ln851_20)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_20)   --->   "%select_ln851_20 = select i1 %icmp_ln851_20, i15 %p_Result_1, i15 %add_ln700_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1045 'select' 'select_ln851_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1046 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_20 = select i1 %tmp_55, i15 %select_ln851_20, i15 %p_Result_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1046 'select' 'select_ln850_20' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_25)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_27, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1047 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1048 [1/1] (1.94ns)   --->   "%add_ln700_20 = add i15 1, %p_Result_15_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1048 'add' 'add_ln700_20' <Predicate = (!icmp_ln851_25)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_25)   --->   "%select_ln851_25 = select i1 %icmp_ln851_25, i15 %p_Result_15_2, i15 %add_ln700_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1049 'select' 'select_ln851_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1050 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_25 = select i1 %tmp_60, i15 %select_ln851_25, i15 %p_Result_15_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1050 'select' 'select_ln850_25' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1051 [1/2] (3.25ns)   --->   "%mid_V_load_30 = load i24* %mid_V_addr_38, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1051 'load' 'mid_V_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_38 : Operation 1052 [1/2] (3.25ns)   --->   "%mid_V_load_31 = load i24* %mid_V_addr_39, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1052 'load' 'mid_V_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_38 : Operation 1053 [1/1] (0.00ns)   --->   "%mid_V_addr_40 = getelementptr [64 x i24]* %mid_V, i64 0, i64 32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1053 'getelementptr' 'mid_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1054 [2/2] (3.25ns)   --->   "%mid_V_load_32 = load i24* %mid_V_addr_40, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1054 'load' 'mid_V_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_38 : Operation 1055 [1/1] (0.00ns)   --->   "%mid_V_addr_41 = getelementptr [64 x i24]* %mid_V, i64 0, i64 39" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1055 'getelementptr' 'mid_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1056 [2/2] (3.25ns)   --->   "%mid_V_load_33 = load i24* %mid_V_addr_41, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1056 'load' 'mid_V_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_38 : Operation 1057 [1/1] (0.00ns)   --->   "%fdc_data_addr_1 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1057 'getelementptr' 'fdc_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln281_2 = sext i10 %add_ln281_37 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1058 'sext' 'sext_ln281_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1059 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_2, i11* %fdc_data_addr_1, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1059 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_38 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln281_15 = trunc i5 %quant_2_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1060 'trunc' 'trunc_ln281_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1061 [1/1] (1.73ns)   --->   "%add_ln281_2 = add i4 -1, %trunc_ln281_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1061 'add' 'add_ln281_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1062 [1/1] (0.00ns)   --->   "%trunc_ln281_60 = trunc i5 %quant_17_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1062 'trunc' 'trunc_ln281_60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1063 [1/1] (1.73ns)   --->   "%add_ln281_17 = add i4 -1, %trunc_ln281_60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1063 'add' 'add_ln281_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1064 [1/1] (0.00ns)   --->   "%trunc_ln281_93 = trunc i5 %quant_25_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1064 'trunc' 'trunc_ln281_93' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1065 [1/1] (1.73ns)   --->   "%add_ln281_25 = add i4 -1, %trunc_ln281_93" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1065 'add' 'add_ln281_25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1066 [1/1] (0.00ns)   --->   "%fdc_data_addr_33 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1066 'getelementptr' 'fdc_data_addr_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln281_32 = sext i9 %add_ln281_82 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1067 'sext' 'sext_ln281_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1068 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_32, i11* %fdc_data_addr_33, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1068 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_38 : Operation 1069 [1/1] (0.00ns)   --->   "%trunc_ln281_138 = trunc i5 %quant_34_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1069 'trunc' 'trunc_ln281_138' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1070 [1/1] (1.73ns)   --->   "%add_ln281_34 = add i4 -1, %trunc_ln281_138" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1070 'add' 'add_ln281_34' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln281_158 = trunc i5 %quant_41_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1071 'trunc' 'trunc_ln281_158' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1072 [1/1] (1.73ns)   --->   "%add_ln281_41 = add i4 -1, %trunc_ln281_158" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1072 'add' 'add_ln281_41' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln281_182 = trunc i5 %quant_49_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1073 'trunc' 'trunc_ln281_182' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1074 [1/1] (1.73ns)   --->   "%add_ln281_49 = add i4 -1, %trunc_ln281_182" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1074 'add' 'add_ln281_49' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 3.89>
ST_39 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_2)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_6, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1075 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1076 [1/1] (1.66ns)   --->   "%icmp_ln851_2 = icmp eq i9 %trunc_ln851_16, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1076 'icmp' 'icmp_ln851_2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_6, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1077 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1078 [1/1] (2.07ns)   --->   "%add_ln851 = add i16 1, %trunc_ln5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1078 'add' 'add_ln851' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_2)   --->   "%select_ln851_2 = select i1 %icmp_ln851_2, i16 %trunc_ln5, i16 %add_ln851" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1079 'select' 'select_ln851_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1080 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_2 = select i1 %tmp_37, i16 %select_ln851_2, i16 %trunc_ln5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1080 'select' 'select_ln850_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_9)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_7, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1081 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1082 [1/1] (1.66ns)   --->   "%icmp_ln851_9 = icmp eq i9 %trunc_ln851_21, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1082 'icmp' 'icmp_ln851_9' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln851_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_7, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1083 'partselect' 'trunc_ln851_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1084 [1/1] (2.07ns)   --->   "%add_ln851_1 = add i16 1, %trunc_ln851_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1084 'add' 'add_ln851_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_9)   --->   "%select_ln851_9 = select i1 %icmp_ln851_9, i16 %trunc_ln851_1, i16 %add_ln851_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1085 'select' 'select_ln851_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1086 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_9 = select i1 %tmp_44, i16 %select_ln851_9, i16 %trunc_ln851_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1086 'select' 'select_ln850_9' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_11)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_16, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1087 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1088 [1/1] (2.07ns)   --->   "%add_ln700_9 = add i16 1, %p_Result_3_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1088 'add' 'add_ln700_9' <Predicate = (!icmp_ln851_11)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_11)   --->   "%select_ln851_11 = select i1 %icmp_ln851_11, i16 %p_Result_3_1, i16 %add_ln700_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1089 'select' 'select_ln851_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1090 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_11 = select i1 %tmp_46, i16 %select_ln851_11, i16 %p_Result_3_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1090 'select' 'select_ln850_11' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_18)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_3, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1091 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1092 [1/1] (2.07ns)   --->   "%add_ln700_15 = add i16 1, %p_Result_24_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1092 'add' 'add_ln700_15' <Predicate = (!icmp_ln851_18)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_18)   --->   "%select_ln851_18 = select i1 %icmp_ln851_18, i16 %p_Result_24_1, i16 %add_ln700_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1093 'select' 'select_ln851_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1094 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_18 = select i1 %tmp_53, i16 %select_ln851_18, i16 %p_Result_24_1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1094 'select' 'select_ln850_18' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1095 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_16 = mul i33 602, %sext_ln1118_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1095 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1096 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul i33 710, %sext_ln1118_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1096 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1097 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1118_18 = mul i33 -200, %sext_ln1118_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1097 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1098 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1192_2 = mul i33 -569, %sext_ln1192_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1098 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1099 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_4)   --->   "%mul_ln1193_4 = mul i33 -851, %sext_ln1193_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1099 'mul' 'mul_ln1193_4' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1100 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_5)   --->   "%mul_ln1193_5 = mul i33 -1004, %sext_ln1193_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1100 'mul' 'mul_ln1193_5' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1101 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul i33 277, %sext_ln1118_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1101 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1102 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i34 391, %sext_ln1118_23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1102 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1103 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul nsw i35 946, %sext_ln1118_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1103 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1104 [1/1] (2.31ns)   --->   "%add_ln703_29 = add i24 %mid_V_load_27, %mid_V_load_26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1104 'add' 'add_ln703_29' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1105 [1/1] (2.31ns)   --->   "%add_ln703_30 = add i24 %mid_V_load_29, %mid_V_load_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1105 'add' 'add_ln703_30' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1106 [1/1] (2.31ns)   --->   "%add_ln703_31 = add i24 %mid_V_load_31, %mid_V_load_30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1106 'add' 'add_ln703_31' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1107 [1/1] (2.31ns)   --->   "%sub_ln703_30 = sub i24 %mid_V_load_30, %mid_V_load_31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:241]   --->   Operation 1107 'sub' 'sub_ln703_30' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1108 [1/1] (2.31ns)   --->   "%sub_ln703_31 = sub i24 %mid_V_load_28, %mid_V_load_29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:242]   --->   Operation 1108 'sub' 'sub_ln703_31' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1109 [1/1] (2.31ns)   --->   "%sub_ln703_32 = sub i24 %mid_V_load_26, %mid_V_load_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:243]   --->   Operation 1109 'sub' 'sub_ln703_32' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1110 [1/2] (3.25ns)   --->   "%mid_V_load_32 = load i24* %mid_V_addr_40, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1110 'load' 'mid_V_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_39 : Operation 1111 [1/2] (3.25ns)   --->   "%mid_V_load_33 = load i24* %mid_V_addr_41, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1111 'load' 'mid_V_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_39 : Operation 1112 [1/1] (0.00ns)   --->   "%mid_V_addr_42 = getelementptr [64 x i24]* %mid_V, i64 0, i64 33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1112 'getelementptr' 'mid_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1113 [2/2] (3.25ns)   --->   "%mid_V_load_34 = load i24* %mid_V_addr_42, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1113 'load' 'mid_V_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_39 : Operation 1114 [1/1] (0.00ns)   --->   "%mid_V_addr_43 = getelementptr [64 x i24]* %mid_V, i64 0, i64 38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1114 'getelementptr' 'mid_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1115 [2/2] (3.25ns)   --->   "%mid_V_load_35 = load i24* %mid_V_addr_43, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1115 'load' 'mid_V_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_39 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_38)   --->   "%trunc_ln281_14 = trunc i15 %select_ln850_20 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1116 'trunc' 'trunc_ln281_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_38)   --->   "%zext_ln281_4 = zext i5 %quant_2_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1117 'zext' 'zext_ln281_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_38)   --->   "%ashr_ln281_1 = ashr i15 %select_ln850_20, %zext_ln281_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1118 'ashr' 'ashr_ln281_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln281_5 = zext i4 %add_ln281_2 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1119 'zext' 'zext_ln281_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_38)   --->   "%shl_ln281_1 = shl i8 1, %zext_ln281_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1120 'shl' 'shl_ln281_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_38)   --->   "%and_ln281_1 = and i8 %shl_ln281_1, %trunc_ln281_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1121 'and' 'and_ln281_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_38)   --->   "%lshr_ln281_1 = lshr i8 %and_ln281_1, %zext_ln281_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1122 'lshr' 'lshr_ln281_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_38)   --->   "%trunc_ln281_16 = trunc i15 %ashr_ln281_1 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1123 'trunc' 'trunc_ln281_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_38)   --->   "%zext_ln281_6 = zext i8 %lshr_ln281_1 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1124 'zext' 'zext_ln281_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1125 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_38 = add i10 %trunc_ln281_16, %zext_ln281_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1125 'add' 'add_ln281_38' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln281_36 = trunc i4 %quant_8_read_1 to i3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1126 'trunc' 'trunc_ln281_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1127 [1/1] (1.65ns)   --->   "%add_ln281_8 = add i3 -1, %trunc_ln281_36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1127 'add' 'add_ln281_8' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_66)   --->   "%trunc_ln281_59 = trunc i15 %select_ln850_13 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1128 'trunc' 'trunc_ln281_59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_66)   --->   "%zext_ln281_40 = zext i5 %quant_17_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1129 'zext' 'zext_ln281_40' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_66)   --->   "%ashr_ln281_16 = ashr i15 %select_ln850_13, %zext_ln281_40" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1130 'ashr' 'ashr_ln281_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln281_41 = zext i4 %add_ln281_17 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1131 'zext' 'zext_ln281_41' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_66)   --->   "%shl_ln281_16 = shl i8 1, %zext_ln281_41" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1132 'shl' 'shl_ln281_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_66)   --->   "%and_ln281_16 = and i8 %shl_ln281_16, %trunc_ln281_59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1133 'and' 'and_ln281_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_66)   --->   "%lshr_ln281_16 = lshr i8 %and_ln281_16, %zext_ln281_41" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1134 'lshr' 'lshr_ln281_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_66)   --->   "%zext_ln281_42 = zext i8 %lshr_ln281_16 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1135 'zext' 'zext_ln281_42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_66)   --->   "%trunc_ln281_61 = trunc i15 %ashr_ln281_16 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1136 'trunc' 'trunc_ln281_61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1137 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_66 = add i9 %trunc_ln281_61, %zext_ln281_42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1137 'add' 'add_ln281_66' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_74)   --->   "%trunc_ln281_92 = trunc i15 %select_ln850_14 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1138 'trunc' 'trunc_ln281_92' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_74)   --->   "%zext_ln281_58 = zext i5 %quant_25_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1139 'zext' 'zext_ln281_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_74)   --->   "%ashr_ln281_24 = ashr i15 %select_ln850_14, %zext_ln281_58" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1140 'ashr' 'ashr_ln281_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln281_59 = zext i4 %add_ln281_25 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1141 'zext' 'zext_ln281_59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_74)   --->   "%shl_ln281_24 = shl i9 1, %zext_ln281_59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1142 'shl' 'shl_ln281_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_74)   --->   "%and_ln281_24 = and i9 %shl_ln281_24, %trunc_ln281_92" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1143 'and' 'and_ln281_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_74)   --->   "%lshr_ln281_24 = lshr i9 %and_ln281_24, %zext_ln281_59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1144 'lshr' 'lshr_ln281_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_74)   --->   "%trunc_ln281_94 = trunc i15 %ashr_ln281_24 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1145 'trunc' 'trunc_ln281_94' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1146 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_74 = add i9 %trunc_ln281_94, %lshr_ln281_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1146 'add' 'add_ln281_74' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_83)   --->   "%trunc_ln281_137 = trunc i15 %select_ln850_25 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1147 'trunc' 'trunc_ln281_137' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_83)   --->   "%zext_ln281_76 = zext i5 %quant_34_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1148 'zext' 'zext_ln281_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_83)   --->   "%ashr_ln281_33 = ashr i15 %select_ln850_25, %zext_ln281_76" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1149 'ashr' 'ashr_ln281_33' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln281_77 = zext i4 %add_ln281_34 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1150 'zext' 'zext_ln281_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_83)   --->   "%shl_ln281_33 = shl i10 1, %zext_ln281_77" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1151 'shl' 'shl_ln281_33' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_83)   --->   "%and_ln281_33 = and i10 %shl_ln281_33, %trunc_ln281_137" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1152 'and' 'and_ln281_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_83)   --->   "%lshr_ln281_33 = lshr i10 %and_ln281_33, %zext_ln281_77" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1153 'lshr' 'lshr_ln281_33' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_83)   --->   "%trunc_ln281_139 = trunc i15 %ashr_ln281_33 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1154 'trunc' 'trunc_ln281_139' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_83)   --->   "%trunc_ln281_140 = trunc i10 %lshr_ln281_33 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1155 'trunc' 'trunc_ln281_140' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1156 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_83 = add i8 %trunc_ln281_139, %trunc_ln281_140" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1156 'add' 'add_ln281_83' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_90)   --->   "%trunc_ln281_157 = trunc i15 %select_ln850_16 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1157 'trunc' 'trunc_ln281_157' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_90)   --->   "%zext_ln281_88 = zext i5 %quant_41_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1158 'zext' 'zext_ln281_88' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_90)   --->   "%ashr_ln281_38 = ashr i15 %select_ln850_16, %zext_ln281_88" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1159 'ashr' 'ashr_ln281_38' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln281_89 = zext i4 %add_ln281_41 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1160 'zext' 'zext_ln281_89' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_90)   --->   "%shl_ln281_38 = shl i10 1, %zext_ln281_89" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1161 'shl' 'shl_ln281_38' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_90)   --->   "%and_ln281_38 = and i10 %shl_ln281_38, %trunc_ln281_157" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1162 'and' 'and_ln281_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_90)   --->   "%lshr_ln281_38 = lshr i10 %and_ln281_38, %zext_ln281_89" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1163 'lshr' 'lshr_ln281_38' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_90)   --->   "%trunc_ln281_159 = trunc i15 %ashr_ln281_38 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1164 'trunc' 'trunc_ln281_159' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_90)   --->   "%trunc_ln281_160 = trunc i10 %lshr_ln281_38 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1165 'trunc' 'trunc_ln281_160' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1166 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_90 = add i8 %trunc_ln281_159, %trunc_ln281_160" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1166 'add' 'add_ln281_90' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_98)   --->   "%trunc_ln281_181 = trunc i15 %select_ln850_17 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1167 'trunc' 'trunc_ln281_181' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_98)   --->   "%zext_ln281_102 = zext i5 %quant_49_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1168 'zext' 'zext_ln281_102' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_98)   --->   "%ashr_ln281_44 = ashr i15 %select_ln850_17, %zext_ln281_102" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1169 'ashr' 'ashr_ln281_44' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln281_103 = zext i4 %add_ln281_49 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1170 'zext' 'zext_ln281_103' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_98)   --->   "%shl_ln281_44 = shl i10 1, %zext_ln281_103" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1171 'shl' 'shl_ln281_44' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_98)   --->   "%and_ln281_44 = and i10 %shl_ln281_44, %trunc_ln281_181" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1172 'and' 'and_ln281_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_98)   --->   "%lshr_ln281_44 = lshr i10 %and_ln281_44, %zext_ln281_103" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1173 'lshr' 'lshr_ln281_44' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_98)   --->   "%trunc_ln281_183 = trunc i15 %ashr_ln281_44 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1174 'trunc' 'trunc_ln281_183' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_98)   --->   "%trunc_ln281_184 = trunc i10 %lshr_ln281_44 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1175 'trunc' 'trunc_ln281_184' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1176 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_98 = add i7 %trunc_ln281_183, %trunc_ln281_184" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1176 'add' 'add_ln281_98' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln281_193 = trunc i5 %quant_56_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1177 'trunc' 'trunc_ln281_193' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1178 [1/1] (1.73ns)   --->   "%add_ln281_56 = add i4 -1, %trunc_ln281_193" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1178 'add' 'add_ln281_56' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 20> <Delay = 3.98>
ST_40 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_55)   --->   "%trunc_ln281 = trunc i16 %select_ln850_2 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1179 'trunc' 'trunc_ln281' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_105)   --->   "%trunc_ln281_2 = trunc i16 %select_ln850_9 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1180 'trunc' 'trunc_ln281_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i16 %select_ln850_11 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1181 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1182 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_14 = mul i26 362, %sext_ln1118_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1182 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i16 %select_ln850_18 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1183 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1184 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_15 = mul i26 362, %sext_ln1118_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1184 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1185 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_19)   --->   "%mul_ln1118_18 = mul i33 -200, %sext_ln1118_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1185 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_7 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_16, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1186 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1187 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_7, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1187 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1188 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_19 = add i33 %shl_ln728_6, %mul_ln1118_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1188 'add' 'add_ln1192_19' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_19, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1189 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1190 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_20)   --->   "%mul_ln1192_2 = mul i33 -569, %sext_ln1192_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1190 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_8 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_17, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1191 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1192 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_8, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1192 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1193 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_20 = add i33 %shl_ln728_7, %mul_ln1192_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1193 'add' 'add_ln1192_20' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1194 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_20, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1194 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1195 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_4)   --->   "%mul_ln1193_4 = mul i33 -851, %sext_ln1193_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1195 'mul' 'mul_ln1193_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1196 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_4 = add i33 %shl_ln728_7, %mul_ln1193_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1196 'add' 'add_ln1193_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1197 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_4, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1197 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1198 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_5)   --->   "%mul_ln1193_5 = mul i33 -1004, %sext_ln1193_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1198 'mul' 'mul_ln1193_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1199 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_5 = add i33 %shl_ln728_6, %mul_ln1193_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1199 'add' 'add_ln1193_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_5, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1200 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1201 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul i33 277, %sext_ln1118_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1201 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1202 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i34 391, %sext_ln1118_23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1202 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln1192_2 = trunc i34 %mul_ln1118_20 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1203 'trunc' 'trunc_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1204 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul nsw i35 946, %sext_ln1118_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1204 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln703_24 = sext i24 %sub_ln703_30 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1205 'sext' 'sext_ln703_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln703_25 = sext i24 %sub_ln703_33 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1206 'sext' 'sext_ln703_25' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1207 [1/1] (2.31ns)   --->   "%add_ln1192_24 = add nsw i25 %sext_ln703_24, %sext_ln703_25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1207 'add' 'add_ln1192_24' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln703_26 = sext i24 %sub_ln703_31 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1208 'sext' 'sext_ln703_26' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln703_27 = sext i24 %sub_ln703_32 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1209 'sext' 'sext_ln703_27' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1210 [1/1] (2.31ns)   --->   "%add_ln1192_25 = add nsw i25 %sext_ln703_26, %sext_ln703_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1210 'add' 'add_ln1192_25' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1211 [1/1] (2.31ns)   --->   "%add_ln703_32 = add i24 %add_ln703_31, %add_ln703_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:249]   --->   Operation 1211 'add' 'add_ln703_32' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1212 [1/1] (2.31ns)   --->   "%add_ln703_33 = add i24 %add_ln703_30, %add_ln703_29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:250]   --->   Operation 1212 'add' 'add_ln703_33' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1213 [1/1] (2.31ns)   --->   "%sub_ln703_34 = sub i24 %add_ln703_29, %add_ln703_30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:251]   --->   Operation 1213 'sub' 'sub_ln703_34' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1214 [1/1] (2.31ns)   --->   "%sub_ln703_35 = sub i24 %add_ln703_28, %add_ln703_31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:252]   --->   Operation 1214 'sub' 'sub_ln703_35' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1215 [1/2] (3.25ns)   --->   "%mid_V_load_34 = load i24* %mid_V_addr_42, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1215 'load' 'mid_V_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_40 : Operation 1216 [1/2] (3.25ns)   --->   "%mid_V_load_35 = load i24* %mid_V_addr_43, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1216 'load' 'mid_V_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_40 : Operation 1217 [1/1] (0.00ns)   --->   "%mid_V_addr_44 = getelementptr [64 x i24]* %mid_V, i64 0, i64 34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1217 'getelementptr' 'mid_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1218 [2/2] (3.25ns)   --->   "%mid_V_load_36 = load i24* %mid_V_addr_44, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1218 'load' 'mid_V_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_40 : Operation 1219 [1/1] (0.00ns)   --->   "%mid_V_addr_45 = getelementptr [64 x i24]* %mid_V, i64 0, i64 37" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1219 'getelementptr' 'mid_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1220 [2/2] (3.25ns)   --->   "%mid_V_load_37 = load i24* %mid_V_addr_45, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1220 'load' 'mid_V_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_40 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_55)   --->   "%zext_ln281_17 = zext i4 %quant_8_read_1 to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1221 'zext' 'zext_ln281_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_55)   --->   "%ashr_ln281_7 = ashr i16 %select_ln850_2, %zext_ln281_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1222 'ashr' 'ashr_ln281_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln281_18 = zext i3 %add_ln281_8 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1223 'zext' 'zext_ln281_18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_55)   --->   "%shl_ln281_7 = shl i7 1, %zext_ln281_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1224 'shl' 'shl_ln281_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_55)   --->   "%and_ln281_7 = and i7 %shl_ln281_7, %trunc_ln281" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1225 'and' 'and_ln281_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_55)   --->   "%lshr_ln281_7 = lshr i7 %and_ln281_7, %zext_ln281_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1226 'lshr' 'lshr_ln281_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_55)   --->   "%trunc_ln281_37 = trunc i16 %ashr_ln281_7 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1227 'trunc' 'trunc_ln281_37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_55)   --->   "%zext_ln281_19 = zext i7 %lshr_ln281_7 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1228 'zext' 'zext_ln281_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1229 [1/1] (3.98ns) (out node of the LUT)   --->   "%add_ln281_55 = add i11 %trunc_ln281_37, %zext_ln281_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1229 'add' 'add_ln281_55' <Predicate = true> <Delay = 3.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_105)   --->   "%zext_ln281_112 = zext i5 %quant_56_read_1 to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1230 'zext' 'zext_ln281_112' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_105)   --->   "%ashr_ln281_47 = ashr i16 %select_ln850_9, %zext_ln281_112" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1231 'ashr' 'ashr_ln281_47' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln281_113 = zext i4 %add_ln281_56 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1232 'zext' 'zext_ln281_113' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_105)   --->   "%shl_ln281_47 = shl i10 1, %zext_ln281_113" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1233 'shl' 'shl_ln281_47' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_105)   --->   "%and_ln281_47 = and i10 %shl_ln281_47, %trunc_ln281_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1234 'and' 'and_ln281_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_105)   --->   "%lshr_ln281_47 = lshr i10 %and_ln281_47, %zext_ln281_113" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1235 'lshr' 'lshr_ln281_47' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_105)   --->   "%trunc_ln281_194 = trunc i16 %ashr_ln281_47 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1236 'trunc' 'trunc_ln281_194' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_105)   --->   "%trunc_ln281_195 = trunc i10 %lshr_ln281_47 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1237 'trunc' 'trunc_ln281_195' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1238 [1/1] (3.98ns) (out node of the LUT)   --->   "%add_ln281_105 = add i8 %trunc_ln281_194, %trunc_ln281_195" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1238 'add' 'add_ln281_105' <Predicate = true> <Delay = 3.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 21> <Delay = 4.33>
ST_41 : Operation 1239 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_14 = mul i26 362, %sext_ln1118_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1239 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1240 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_15 = mul i26 362, %sext_ln1118_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1240 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i34 %mul_ln1118_20 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1241 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_9 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_19, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1242 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1243 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_9, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1243 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i33 %shl_ln728_8 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1244 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i35 %sext_ln1118_25 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1245 'zext' 'zext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1246 [1/1] (2.67ns)   --->   "%add_ln1192_22 = add nsw i36 %sext_ln728_2, %zext_ln703_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1246 'add' 'add_ln1192_22' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i35 %mul_ln1118_21 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1247 'zext' 'zext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1248 [1/1] (2.67ns)   --->   "%sub_ln1193_4 = sub nsw i36 %sext_ln728_2, %zext_ln703_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1248 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1249 [1/1] (2.31ns)   --->   "%add_ln703_26 = add i24 %trunc_ln708_8, %trunc_ln708_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:264]   --->   Operation 1249 'add' 'add_ln703_26' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1250 [1/1] (2.31ns)   --->   "%sub_ln703_28 = sub i24 %trunc_ln708_14, %trunc_ln708_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:265]   --->   Operation 1250 'sub' 'sub_ln703_28' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1251 [1/1] (2.31ns)   --->   "%sub_ln703_29 = sub i24 %trunc_ln708_8, %trunc_ln708_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:266]   --->   Operation 1251 'sub' 'sub_ln703_29' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1252 [1/1] (2.31ns)   --->   "%add_ln703_27 = add i24 %trunc_ln708_14, %trunc_ln708_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:267]   --->   Operation 1252 'add' 'add_ln703_27' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1253 [1/1] (0.00ns)   --->   "%p_Result_9_2 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_22, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1253 'partselect' 'p_Result_9_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1254 [1/1] (0.00ns)   --->   "%p_Result_11_2 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_22, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1254 'partselect' 'p_Result_11_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1255 [1/1] (1.66ns)   --->   "%icmp_ln851_23 = icmp eq i9 %p_Result_11_2, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1255 'icmp' 'icmp_ln851_23' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1256 [1/1] (0.00ns)   --->   "%p_Result_12_2 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_28, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1256 'partselect' 'p_Result_12_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1257 [1/1] (0.00ns)   --->   "%trunc_ln851_33 = trunc i24 %sub_ln703_28 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1257 'trunc' 'trunc_ln851_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1258 [1/1] (1.66ns)   --->   "%icmp_ln851_24 = icmp eq i9 %trunc_ln851_33, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1258 'icmp' 'icmp_ln851_24' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1259 [1/1] (0.00ns)   --->   "%p_Result_18_2 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_29, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1259 'partselect' 'p_Result_18_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1260 [1/1] (0.00ns)   --->   "%trunc_ln851_35 = trunc i24 %sub_ln703_29 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1260 'trunc' 'trunc_ln851_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1261 [1/1] (1.66ns)   --->   "%icmp_ln851_26 = icmp eq i9 %trunc_ln851_35, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1261 'icmp' 'icmp_ln851_26' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1262 [1/1] (0.00ns)   --->   "%p_Result_21_2 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_4, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1262 'partselect' 'p_Result_21_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1263 [1/1] (0.00ns)   --->   "%p_Result_23_2 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_4, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1263 'partselect' 'p_Result_23_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1264 [1/1] (1.66ns)   --->   "%icmp_ln851_27 = icmp eq i9 %p_Result_23_2, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1264 'icmp' 'icmp_ln851_27' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i25 %add_ln1192_24 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1265 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1266 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul i33 602, %sext_ln1118_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1266 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i25 %add_ln1192_25 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1267 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1268 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_25 = mul i33 710, %sext_ln1118_30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1268 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln703_28 = sext i24 %sub_ln703_34 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1269 'sext' 'sext_ln703_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln703_29 = sext i24 %sub_ln703_35 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1270 'sext' 'sext_ln703_29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1271 [1/1] (2.31ns)   --->   "%add_ln1192_28 = add nsw i25 %sext_ln703_29, %sext_ln703_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1271 'add' 'add_ln1192_28' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1272 [1/1] (2.31ns)   --->   "%add_ln703_34 = add i24 %add_ln703_32, %add_ln703_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:260]   --->   Operation 1272 'add' 'add_ln703_34' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1273 [1/1] (2.31ns)   --->   "%sub_ln703_36 = sub i24 %add_ln703_32, %add_ln703_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:261]   --->   Operation 1273 'sub' 'sub_ln703_36' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1274 [1/1] (0.00ns)   --->   "%p_Result_4 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_34, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1274 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln851_38 = trunc i24 %add_ln703_34 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1275 'trunc' 'trunc_ln851_38' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1276 [1/1] (1.66ns)   --->   "%icmp_ln851_30 = icmp eq i9 %trunc_ln851_38, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1276 'icmp' 'icmp_ln851_30' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1277 [1/1] (0.00ns)   --->   "%p_Result_15_3 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_36, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1277 'partselect' 'p_Result_15_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln851_42 = trunc i24 %sub_ln703_36 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1278 'trunc' 'trunc_ln851_42' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1279 [1/1] (1.66ns)   --->   "%icmp_ln851_35 = icmp eq i9 %trunc_ln851_42, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1279 'icmp' 'icmp_ln851_35' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1280 [1/1] (2.31ns)   --->   "%add_ln703_38 = add i24 %mid_V_load_35, %mid_V_load_34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1280 'add' 'add_ln703_38' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1281 [1/2] (3.25ns)   --->   "%mid_V_load_36 = load i24* %mid_V_addr_44, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1281 'load' 'mid_V_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_41 : Operation 1282 [1/2] (3.25ns)   --->   "%mid_V_load_37 = load i24* %mid_V_addr_45, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1282 'load' 'mid_V_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_41 : Operation 1283 [1/1] (0.00ns)   --->   "%mid_V_addr_46 = getelementptr [64 x i24]* %mid_V, i64 0, i64 35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1283 'getelementptr' 'mid_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1284 [2/2] (3.25ns)   --->   "%mid_V_load_38 = load i24* %mid_V_addr_46, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1284 'load' 'mid_V_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_41 : Operation 1285 [1/1] (0.00ns)   --->   "%mid_V_addr_47 = getelementptr [64 x i24]* %mid_V, i64 0, i64 36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1285 'getelementptr' 'mid_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1286 [2/2] (3.25ns)   --->   "%mid_V_load_39 = load i24* %mid_V_addr_47, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1286 'load' 'mid_V_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_41 : Operation 1287 [1/1] (2.31ns)   --->   "%sub_ln703_41 = sub i24 %mid_V_load_34, %mid_V_load_35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:243]   --->   Operation 1287 'sub' 'sub_ln703_41' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1288 [1/1] (0.00ns)   --->   "%fdc_data_addr_8 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1288 'getelementptr' 'fdc_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1289 [1/1] (2.32ns)   --->   "store i11 %add_ln281_55, i11* %fdc_data_addr_8, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1289 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_41 : Operation 1290 [1/1] (0.00ns)   --->   "%fdc_data_addr_56 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1290 'getelementptr' 'fdc_data_addr_56' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln281_63 = sext i8 %add_ln281_105 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1291 'sext' 'sext_ln281_63' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1292 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_63, i11* %fdc_data_addr_56, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1292 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 42 <SV = 22> <Delay = 3.97>
ST_42 : Operation 1293 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_14 = mul i26 362, %sext_ln1118_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1293 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln851_24 = trunc i26 %mul_ln1118_14 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1294 'trunc' 'trunc_ln851_24' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1295 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_15 = mul i26 362, %sext_ln1118_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1295 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1296 [1/1] (0.00ns)   --->   "%trunc_ln851_29 = trunc i26 %mul_ln1118_15 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1296 'trunc' 'trunc_ln851_29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1297 [1/1] (2.59ns)   --->   "%add_ln708_2 = add i33 %trunc_ln1192_2, %shl_ln728_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1297 'add' 'add_ln708_2' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i24 %add_ln703_27 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1298 'sext' 'sext_ln703_22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln703_23 = sext i24 %add_ln703_26 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1299 'sext' 'sext_ln703_23' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1300 [1/1] (2.31ns)   --->   "%add_ln1192_23 = add nsw i25 %sext_ln703_23, %sext_ln703_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1300 'add' 'add_ln1192_23' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1301 [1/1] (0.00ns)   --->   "%p_Result_3_2 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_23, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1301 'partselect' 'p_Result_3_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1302 [1/1] (0.00ns)   --->   "%trunc_ln851_31 = trunc i25 %add_ln1192_23 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1302 'trunc' 'trunc_ln851_31' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1303 [1/1] (1.66ns)   --->   "%icmp_ln851_21 = icmp eq i9 %trunc_ln851_31, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1303 'icmp' 'icmp_ln851_21' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_23)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_2, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1304 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1305 [1/1] (1.94ns)   --->   "%add_ln700_18 = add i15 1, %p_Result_9_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1305 'add' 'add_ln700_18' <Predicate = (!icmp_ln851_23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_23)   --->   "%select_ln851_23 = select i1 %icmp_ln851_23, i15 %p_Result_9_2, i15 %add_ln700_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1306 'select' 'select_ln851_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1307 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_23 = select i1 %tmp_58, i15 %select_ln851_23, i15 %p_Result_9_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1307 'select' 'select_ln850_23' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_24)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_28, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1308 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1309 [1/1] (1.94ns)   --->   "%add_ln700_19 = add i15 1, %p_Result_12_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1309 'add' 'add_ln700_19' <Predicate = (!icmp_ln851_24)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_24)   --->   "%select_ln851_24 = select i1 %icmp_ln851_24, i15 %p_Result_12_2, i15 %add_ln700_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1310 'select' 'select_ln851_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1311 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_24 = select i1 %tmp_59, i15 %select_ln851_24, i15 %p_Result_12_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1311 'select' 'select_ln850_24' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_26)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_29, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1312 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1313 [1/1] (1.94ns)   --->   "%add_ln700_21 = add i15 1, %p_Result_18_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1313 'add' 'add_ln700_21' <Predicate = (!icmp_ln851_26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_26)   --->   "%select_ln851_26 = select i1 %icmp_ln851_26, i15 %p_Result_18_2, i15 %add_ln700_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1314 'select' 'select_ln851_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1315 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_26 = select i1 %tmp_61, i15 %select_ln851_26, i15 %p_Result_18_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1315 'select' 'select_ln850_26' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_27)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_4, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1316 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1317 [1/1] (1.94ns)   --->   "%add_ln700_22 = add i15 1, %p_Result_21_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1317 'add' 'add_ln700_22' <Predicate = (!icmp_ln851_27)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_27)   --->   "%select_ln851_27 = select i1 %icmp_ln851_27, i15 %p_Result_21_2, i15 %add_ln700_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1318 'select' 'select_ln851_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1319 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_27 = select i1 %tmp_62, i15 %select_ln851_27, i15 %p_Result_21_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1319 'select' 'select_ln850_27' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1320 [1/1] (2.31ns)   --->   "%sub_ln1193_5 = sub i25 %sext_ln703_22, %sext_ln703_23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1320 'sub' 'sub_ln1193_5' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1321 [1/1] (0.00ns)   --->   "%p_Result_24_2 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_5, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1321 'partselect' 'p_Result_24_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1322 [1/1] (0.00ns)   --->   "%trunc_ln851_36 = trunc i25 %sub_ln1193_5 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1322 'trunc' 'trunc_ln851_36' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1323 [1/1] (1.66ns)   --->   "%icmp_ln851_28 = icmp eq i9 %trunc_ln851_36, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1323 'icmp' 'icmp_ln851_28' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1324 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul i33 602, %sext_ln1118_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1324 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1325 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_25 = mul i33 710, %sext_ln1118_30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1325 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i24 %sub_ln703_33 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1326 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1327 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_26 = mul i33 -200, %sext_ln1118_31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1327 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i24 %sub_ln703_32 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1328 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1329 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1192_3 = mul i33 -569, %sext_ln1192_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1329 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln1193_6 = sext i24 %sub_ln703_31 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1330 'sext' 'sext_ln1193_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1331 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_6)   --->   "%mul_ln1193_6 = mul i33 -851, %sext_ln1193_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1331 'mul' 'mul_ln1193_6' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln1193_7 = sext i24 %sub_ln703_30 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1332 'sext' 'sext_ln1193_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1333 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_7)   --->   "%mul_ln1193_7 = mul i33 -1004, %sext_ln1193_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1333 'mul' 'mul_ln1193_7' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i25 %add_ln1192_28 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1334 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1335 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_27 = mul i33 277, %sext_ln1118_32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1335 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i24 %sub_ln703_35 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1336 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i24 %sub_ln703_35 to i34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1337 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1338 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_28 = mul i34 391, %sext_ln1118_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1338 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1339 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_29 = mul nsw i35 946, %sext_ln1118_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1339 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_30)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_34, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1340 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1341 [1/1] (1.94ns)   --->   "%add_ln700_24 = add i15 1, %p_Result_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1341 'add' 'add_ln700_24' <Predicate = (!icmp_ln851_30)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_30)   --->   "%select_ln851_30 = select i1 %icmp_ln851_30, i15 %p_Result_4, i15 %add_ln700_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1342 'select' 'select_ln851_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1343 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_30 = select i1 %tmp_65, i15 %select_ln851_30, i15 %p_Result_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1343 'select' 'select_ln850_30' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_35)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_36, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1344 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1345 [1/1] (1.94ns)   --->   "%add_ln700_28 = add i15 1, %p_Result_15_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1345 'add' 'add_ln700_28' <Predicate = (!icmp_ln851_35)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_35)   --->   "%select_ln851_35 = select i1 %icmp_ln851_35, i15 %p_Result_15_3, i15 %add_ln700_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1346 'select' 'select_ln851_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1347 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_35 = select i1 %tmp_70, i15 %select_ln851_35, i15 %p_Result_15_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1347 'select' 'select_ln850_35' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1348 [1/1] (2.31ns)   --->   "%add_ln703_39 = add i24 %mid_V_load_37, %mid_V_load_36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1348 'add' 'add_ln703_39' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1349 [1/2] (3.25ns)   --->   "%mid_V_load_38 = load i24* %mid_V_addr_46, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1349 'load' 'mid_V_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_42 : Operation 1350 [1/2] (3.25ns)   --->   "%mid_V_load_39 = load i24* %mid_V_addr_47, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1350 'load' 'mid_V_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_42 : Operation 1351 [1/1] (2.31ns)   --->   "%sub_ln703_40 = sub i24 %mid_V_load_36, %mid_V_load_37" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:242]   --->   Operation 1351 'sub' 'sub_ln703_40' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1352 [1/1] (0.00ns)   --->   "%mid_V_addr_48 = getelementptr [64 x i24]* %mid_V, i64 0, i64 40" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1352 'getelementptr' 'mid_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1353 [2/2] (3.25ns)   --->   "%mid_V_load_40 = load i24* %mid_V_addr_48, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1353 'load' 'mid_V_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_42 : Operation 1354 [1/1] (0.00ns)   --->   "%mid_V_addr_49 = getelementptr [64 x i24]* %mid_V, i64 0, i64 47" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1354 'getelementptr' 'mid_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1355 [2/2] (3.25ns)   --->   "%mid_V_load_41 = load i24* %mid_V_addr_49, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1355 'load' 'mid_V_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_42 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln281_18 = trunc i5 %quant_3_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1356 'trunc' 'trunc_ln281_18' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1357 [1/1] (1.73ns)   --->   "%add_ln281_3 = add i4 -1, %trunc_ln281_18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1357 'add' 'add_ln281_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1358 [1/1] (0.00ns)   --->   "%fdc_data_addr_17 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1358 'getelementptr' 'fdc_data_addr_17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln281_16 = sext i9 %add_ln281_66 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1359 'sext' 'sext_ln281_16' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1360 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_16, i11* %fdc_data_addr_17, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1360 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_42 : Operation 1361 [1/1] (0.00ns)   --->   "%trunc_ln281_63 = trunc i5 %quant_18_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1361 'trunc' 'trunc_ln281_63' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1362 [1/1] (1.73ns)   --->   "%add_ln281_18 = add i4 -1, %trunc_ln281_63" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1362 'add' 'add_ln281_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1363 [1/1] (0.00ns)   --->   "%fdc_data_addr_25 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1363 'getelementptr' 'fdc_data_addr_25' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln281_24 = sext i9 %add_ln281_74 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1364 'sext' 'sext_ln281_24' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1365 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_24, i11* %fdc_data_addr_25, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1365 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_42 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln281_96 = trunc i5 %quant_26_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1366 'trunc' 'trunc_ln281_96' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1367 [1/1] (1.73ns)   --->   "%add_ln281_26 = add i4 -1, %trunc_ln281_96" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1367 'add' 'add_ln281_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln281_142 = trunc i5 %quant_35_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1368 'trunc' 'trunc_ln281_142' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1369 [1/1] (1.73ns)   --->   "%add_ln281_35 = add i4 -1, %trunc_ln281_142" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1369 'add' 'add_ln281_35' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln281_162 = trunc i5 %quant_42_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1370 'trunc' 'trunc_ln281_162' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1371 [1/1] (1.73ns)   --->   "%add_ln281_42 = add i4 -1, %trunc_ln281_162" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1371 'add' 'add_ln281_42' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln281_186 = trunc i5 %quant_50_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1372 'trunc' 'trunc_ln281_186' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1373 [1/1] (1.73ns)   --->   "%add_ln281_50 = add i4 -1, %trunc_ln281_186" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1373 'add' 'add_ln281_50' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 23> <Delay = 3.89>
ST_43 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_12)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_14, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1374 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1375 [1/1] (1.66ns)   --->   "%icmp_ln851_12 = icmp eq i9 %trunc_ln851_24, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1375 'icmp' 'icmp_ln851_12' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1376 [1/1] (0.00ns)   --->   "%trunc_ln851_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_14, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1376 'partselect' 'trunc_ln851_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1377 [1/1] (2.07ns)   --->   "%add_ln851_2 = add i16 1, %trunc_ln851_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1377 'add' 'add_ln851_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_12)   --->   "%select_ln851_12 = select i1 %icmp_ln851_12, i16 %trunc_ln851_2, i16 %add_ln851_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1378 'select' 'select_ln851_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1379 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_12 = select i1 %tmp_47, i16 %select_ln851_12, i16 %trunc_ln851_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1379 'select' 'select_ln850_12' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_19)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_15, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1380 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1381 [1/1] (1.66ns)   --->   "%icmp_ln851_19 = icmp eq i9 %trunc_ln851_29, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1381 'icmp' 'icmp_ln851_19' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1382 [1/1] (0.00ns)   --->   "%trunc_ln851_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_15, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1382 'partselect' 'trunc_ln851_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1383 [1/1] (2.07ns)   --->   "%add_ln851_3 = add i16 1, %trunc_ln851_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1383 'add' 'add_ln851_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_19)   --->   "%select_ln851_19 = select i1 %icmp_ln851_19, i16 %trunc_ln851_3, i16 %add_ln851_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1384 'select' 'select_ln851_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1385 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_19 = select i1 %tmp_54, i16 %select_ln851_19, i16 %trunc_ln851_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1385 'select' 'select_ln850_19' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_21)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_23, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1386 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1387 [1/1] (2.07ns)   --->   "%add_ln700_17 = add i16 1, %p_Result_3_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1387 'add' 'add_ln700_17' <Predicate = (!icmp_ln851_21)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_21)   --->   "%select_ln851_21 = select i1 %icmp_ln851_21, i16 %p_Result_3_2, i16 %add_ln700_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1388 'select' 'select_ln851_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1389 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_21 = select i1 %tmp_56, i16 %select_ln851_21, i16 %p_Result_3_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1389 'select' 'select_ln850_21' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_28)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_5, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1390 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1391 [1/1] (2.07ns)   --->   "%add_ln700_23 = add i16 1, %p_Result_24_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1391 'add' 'add_ln700_23' <Predicate = (!icmp_ln851_28)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_28)   --->   "%select_ln851_28 = select i1 %icmp_ln851_28, i16 %p_Result_24_2, i16 %add_ln700_23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1392 'select' 'select_ln851_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1393 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_28 = select i1 %tmp_63, i16 %select_ln851_28, i16 %p_Result_24_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1393 'select' 'select_ln850_28' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1394 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul i33 602, %sext_ln1118_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1394 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1395 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_25 = mul i33 710, %sext_ln1118_30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1395 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1396 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_26 = mul i33 -200, %sext_ln1118_31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1396 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1397 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1192_3 = mul i33 -569, %sext_ln1192_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1397 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1398 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_6)   --->   "%mul_ln1193_6 = mul i33 -851, %sext_ln1193_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1398 'mul' 'mul_ln1193_6' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1399 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_7)   --->   "%mul_ln1193_7 = mul i33 -1004, %sext_ln1193_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1399 'mul' 'mul_ln1193_7' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1400 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_27 = mul i33 277, %sext_ln1118_32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1400 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1401 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_28 = mul i34 391, %sext_ln1118_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1401 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1402 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_29 = mul nsw i35 946, %sext_ln1118_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1402 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1403 [1/1] (2.31ns)   --->   "%add_ln703_37 = add i24 %mid_V_load_33, %mid_V_load_32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1403 'add' 'add_ln703_37' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1404 [1/1] (2.31ns)   --->   "%add_ln703_40 = add i24 %mid_V_load_39, %mid_V_load_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1404 'add' 'add_ln703_40' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1405 [1/1] (2.31ns)   --->   "%sub_ln703_39 = sub i24 %mid_V_load_38, %mid_V_load_39" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:241]   --->   Operation 1405 'sub' 'sub_ln703_39' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1406 [1/1] (2.31ns)   --->   "%sub_ln703_42 = sub i24 %mid_V_load_32, %mid_V_load_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:244]   --->   Operation 1406 'sub' 'sub_ln703_42' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1407 [1/2] (3.25ns)   --->   "%mid_V_load_40 = load i24* %mid_V_addr_48, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1407 'load' 'mid_V_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_43 : Operation 1408 [1/2] (3.25ns)   --->   "%mid_V_load_41 = load i24* %mid_V_addr_49, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1408 'load' 'mid_V_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_43 : Operation 1409 [1/1] (0.00ns)   --->   "%mid_V_addr_50 = getelementptr [64 x i24]* %mid_V, i64 0, i64 41" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1409 'getelementptr' 'mid_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1410 [2/2] (3.25ns)   --->   "%mid_V_load_42 = load i24* %mid_V_addr_50, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1410 'load' 'mid_V_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_43 : Operation 1411 [1/1] (0.00ns)   --->   "%mid_V_addr_51 = getelementptr [64 x i24]* %mid_V, i64 0, i64 46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1411 'getelementptr' 'mid_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1412 [2/2] (3.25ns)   --->   "%mid_V_load_43 = load i24* %mid_V_addr_51, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1412 'load' 'mid_V_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_43 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_45)   --->   "%trunc_ln281_17 = trunc i15 %select_ln850_30 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1413 'trunc' 'trunc_ln281_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_45)   --->   "%zext_ln281_7 = zext i5 %quant_3_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1414 'zext' 'zext_ln281_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_45)   --->   "%ashr_ln281_2 = ashr i15 %select_ln850_30, %zext_ln281_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1415 'ashr' 'ashr_ln281_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln281_8 = zext i4 %add_ln281_3 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1416 'zext' 'zext_ln281_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_45)   --->   "%shl_ln281_2 = shl i9 1, %zext_ln281_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1417 'shl' 'shl_ln281_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_45)   --->   "%and_ln281_2 = and i9 %shl_ln281_2, %trunc_ln281_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1418 'and' 'and_ln281_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_45)   --->   "%lshr_ln281_2 = lshr i9 %and_ln281_2, %zext_ln281_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1419 'lshr' 'lshr_ln281_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_45)   --->   "%trunc_ln281_19 = trunc i15 %ashr_ln281_2 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1420 'trunc' 'trunc_ln281_19' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1421 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_45 = add i9 %trunc_ln281_19, %lshr_ln281_2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1421 'add' 'add_ln281_45' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln281_38 = trunc i4 %quant_9_read_1 to i3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1422 'trunc' 'trunc_ln281_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1423 [1/1] (1.65ns)   --->   "%add_ln281_9 = add i3 -1, %trunc_ln281_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1423 'add' 'add_ln281_9' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_67)   --->   "%trunc_ln281_62 = trunc i15 %select_ln850_23 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1424 'trunc' 'trunc_ln281_62' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_67)   --->   "%zext_ln281_43 = zext i5 %quant_18_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1425 'zext' 'zext_ln281_43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_67)   --->   "%ashr_ln281_17 = ashr i15 %select_ln850_23, %zext_ln281_43" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1426 'ashr' 'ashr_ln281_17' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln281_44 = zext i4 %add_ln281_18 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1427 'zext' 'zext_ln281_44' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_67)   --->   "%shl_ln281_17 = shl i9 1, %zext_ln281_44" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1428 'shl' 'shl_ln281_17' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_67)   --->   "%and_ln281_17 = and i9 %shl_ln281_17, %trunc_ln281_62" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1429 'and' 'and_ln281_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_67)   --->   "%lshr_ln281_17 = lshr i9 %and_ln281_17, %zext_ln281_44" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1430 'lshr' 'lshr_ln281_17' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_67)   --->   "%trunc_ln281_64 = trunc i15 %ashr_ln281_17 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1431 'trunc' 'trunc_ln281_64' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1432 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_67 = add i9 %trunc_ln281_64, %lshr_ln281_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1432 'add' 'add_ln281_67' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_75)   --->   "%trunc_ln281_95 = trunc i15 %select_ln850_24 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1433 'trunc' 'trunc_ln281_95' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_75)   --->   "%zext_ln281_60 = zext i5 %quant_26_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1434 'zext' 'zext_ln281_60' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_75)   --->   "%ashr_ln281_25 = ashr i15 %select_ln850_24, %zext_ln281_60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1435 'ashr' 'ashr_ln281_25' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1436 [1/1] (0.00ns)   --->   "%zext_ln281_61 = zext i4 %add_ln281_26 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1436 'zext' 'zext_ln281_61' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_75)   --->   "%shl_ln281_25 = shl i10 1, %zext_ln281_61" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1437 'shl' 'shl_ln281_25' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_75)   --->   "%and_ln281_25 = and i10 %shl_ln281_25, %trunc_ln281_95" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1438 'and' 'and_ln281_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_75)   --->   "%lshr_ln281_25 = lshr i10 %and_ln281_25, %zext_ln281_61" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1439 'lshr' 'lshr_ln281_25' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_75)   --->   "%trunc_ln281_97 = trunc i15 %ashr_ln281_25 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1440 'trunc' 'trunc_ln281_97' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_75)   --->   "%trunc_ln281_98 = trunc i10 %lshr_ln281_25 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1441 'trunc' 'trunc_ln281_98' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1442 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_75 = add i9 %trunc_ln281_97, %trunc_ln281_98" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1442 'add' 'add_ln281_75' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_84)   --->   "%trunc_ln281_141 = trunc i15 %select_ln850_35 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1443 'trunc' 'trunc_ln281_141' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_84)   --->   "%zext_ln281_78 = zext i5 %quant_35_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1444 'zext' 'zext_ln281_78' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_84)   --->   "%ashr_ln281_34 = ashr i15 %select_ln850_35, %zext_ln281_78" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1445 'ashr' 'ashr_ln281_34' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln281_79 = zext i4 %add_ln281_35 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1446 'zext' 'zext_ln281_79' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_84)   --->   "%shl_ln281_34 = shl i10 1, %zext_ln281_79" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1447 'shl' 'shl_ln281_34' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_84)   --->   "%and_ln281_34 = and i10 %shl_ln281_34, %trunc_ln281_141" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1448 'and' 'and_ln281_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_84)   --->   "%lshr_ln281_34 = lshr i10 %and_ln281_34, %zext_ln281_79" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1449 'lshr' 'lshr_ln281_34' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_84)   --->   "%trunc_ln281_143 = trunc i15 %ashr_ln281_34 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1450 'trunc' 'trunc_ln281_143' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_84)   --->   "%trunc_ln281_144 = trunc i10 %lshr_ln281_34 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1451 'trunc' 'trunc_ln281_144' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1452 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_84 = add i7 %trunc_ln281_143, %trunc_ln281_144" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1452 'add' 'add_ln281_84' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1453 [1/1] (0.00ns)   --->   "%fdc_data_addr_41 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1453 'getelementptr' 'fdc_data_addr_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln281_42 = sext i8 %add_ln281_90 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1454 'sext' 'sext_ln281_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1455 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_42, i11* %fdc_data_addr_41, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1455 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_43 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_91)   --->   "%trunc_ln281_161 = trunc i15 %select_ln850_26 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1456 'trunc' 'trunc_ln281_161' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_91)   --->   "%zext_ln281_90 = zext i5 %quant_42_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1457 'zext' 'zext_ln281_90' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_91)   --->   "%ashr_ln281_39 = ashr i15 %select_ln850_26, %zext_ln281_90" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1458 'ashr' 'ashr_ln281_39' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln281_91 = zext i4 %add_ln281_42 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1459 'zext' 'zext_ln281_91' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_91)   --->   "%shl_ln281_39 = shl i10 1, %zext_ln281_91" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1460 'shl' 'shl_ln281_39' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_91)   --->   "%and_ln281_39 = and i10 %shl_ln281_39, %trunc_ln281_161" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1461 'and' 'and_ln281_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_91)   --->   "%lshr_ln281_39 = lshr i10 %and_ln281_39, %zext_ln281_91" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1462 'lshr' 'lshr_ln281_39' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_91)   --->   "%trunc_ln281_163 = trunc i15 %ashr_ln281_39 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1463 'trunc' 'trunc_ln281_163' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_91)   --->   "%trunc_ln281_164 = trunc i10 %lshr_ln281_39 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1464 'trunc' 'trunc_ln281_164' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1465 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_91 = add i7 %trunc_ln281_163, %trunc_ln281_164" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1465 'add' 'add_ln281_91' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1466 [1/1] (0.00ns)   --->   "%fdc_data_addr_49 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1466 'getelementptr' 'fdc_data_addr_49' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln281_52 = sext i7 %add_ln281_98 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1467 'sext' 'sext_ln281_52' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1468 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_52, i11* %fdc_data_addr_49, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1468 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_43 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_99)   --->   "%trunc_ln281_185 = trunc i15 %select_ln850_27 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1469 'trunc' 'trunc_ln281_185' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_99)   --->   "%zext_ln281_104 = zext i5 %quant_50_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1470 'zext' 'zext_ln281_104' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_99)   --->   "%ashr_ln281_45 = ashr i15 %select_ln850_27, %zext_ln281_104" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1471 'ashr' 'ashr_ln281_45' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln281_105 = zext i4 %add_ln281_50 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1472 'zext' 'zext_ln281_105' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_99)   --->   "%shl_ln281_45 = shl i10 1, %zext_ln281_105" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1473 'shl' 'shl_ln281_45' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_99)   --->   "%and_ln281_45 = and i10 %shl_ln281_45, %trunc_ln281_185" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1474 'and' 'and_ln281_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_99)   --->   "%lshr_ln281_45 = lshr i10 %and_ln281_45, %zext_ln281_105" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1475 'lshr' 'lshr_ln281_45' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_99)   --->   "%trunc_ln281_187 = trunc i15 %ashr_ln281_45 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1476 'trunc' 'trunc_ln281_187' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_99)   --->   "%trunc_ln281_188 = trunc i10 %lshr_ln281_45 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1477 'trunc' 'trunc_ln281_188' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1478 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_99 = add i7 %trunc_ln281_187, %trunc_ln281_188" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1478 'add' 'add_ln281_99' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln281_196 = trunc i5 %quant_57_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1479 'trunc' 'trunc_ln281_196' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1480 [1/1] (1.73ns)   --->   "%add_ln281_57 = add i4 -1, %trunc_ln281_196" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1480 'add' 'add_ln281_57' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 24> <Delay = 3.98>
ST_44 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_58)   --->   "%trunc_ln281_3 = trunc i16 %select_ln850_12 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1481 'trunc' 'trunc_ln281_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_106)   --->   "%trunc_ln281_4 = trunc i16 %select_ln850_19 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1482 'trunc' 'trunc_ln281_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i16 %select_ln850_21 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1483 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1484 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i26 362, %sext_ln1118_26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1484 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i16 %select_ln850_28 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1485 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1486 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul i26 362, %sext_ln1118_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1486 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1487 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_26)   --->   "%mul_ln1118_26 = mul i33 -200, %sext_ln1118_31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1487 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1488 [1/1] (0.00ns)   --->   "%tmp_10 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_24, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1488 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1489 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_10, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1489 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1490 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_26 = add i33 %shl_ln728_9, %mul_ln1118_26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1490 'add' 'add_ln1192_26' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1491 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_26, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1491 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1492 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_27)   --->   "%mul_ln1192_3 = mul i33 -569, %sext_ln1192_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1492 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_11 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_25, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1493 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1494 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_11, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1494 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1495 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_27 = add i33 %shl_ln728_s, %mul_ln1192_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1495 'add' 'add_ln1192_27' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_27, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1496 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1497 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_6)   --->   "%mul_ln1193_6 = mul i33 -851, %sext_ln1193_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1497 'mul' 'mul_ln1193_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1498 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_6 = add i33 %shl_ln728_s, %mul_ln1193_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1498 'add' 'add_ln1193_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1499 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_6, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1499 'partselect' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1500 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_7)   --->   "%mul_ln1193_7 = mul i33 -1004, %sext_ln1193_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1500 'mul' 'mul_ln1193_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1501 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_7 = add i33 %shl_ln728_9, %mul_ln1193_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1501 'add' 'add_ln1193_7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_7, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1502 'partselect' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1503 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_27 = mul i33 277, %sext_ln1118_32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1503 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1504 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_28 = mul i34 391, %sext_ln1118_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1504 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1505 [1/1] (0.00ns)   --->   "%trunc_ln1192_3 = trunc i34 %mul_ln1118_28 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1505 'trunc' 'trunc_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1506 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_29 = mul nsw i35 946, %sext_ln1118_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1506 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln703_32 = sext i24 %sub_ln703_39 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1507 'sext' 'sext_ln703_32' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln703_33 = sext i24 %sub_ln703_42 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1508 'sext' 'sext_ln703_33' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1509 [1/1] (2.31ns)   --->   "%add_ln1192_31 = add nsw i25 %sext_ln703_32, %sext_ln703_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1509 'add' 'add_ln1192_31' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln703_34 = sext i24 %sub_ln703_40 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1510 'sext' 'sext_ln703_34' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln703_35 = sext i24 %sub_ln703_41 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1511 'sext' 'sext_ln703_35' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1512 [1/1] (2.31ns)   --->   "%add_ln1192_32 = add nsw i25 %sext_ln703_34, %sext_ln703_35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1512 'add' 'add_ln1192_32' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1513 [1/1] (2.31ns)   --->   "%add_ln703_41 = add i24 %add_ln703_40, %add_ln703_37" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:249]   --->   Operation 1513 'add' 'add_ln703_41' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1514 [1/1] (2.31ns)   --->   "%add_ln703_42 = add i24 %add_ln703_39, %add_ln703_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:250]   --->   Operation 1514 'add' 'add_ln703_42' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1515 [1/1] (2.31ns)   --->   "%sub_ln703_43 = sub i24 %add_ln703_38, %add_ln703_39" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:251]   --->   Operation 1515 'sub' 'sub_ln703_43' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1516 [1/1] (2.31ns)   --->   "%sub_ln703_44 = sub i24 %add_ln703_37, %add_ln703_40" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:252]   --->   Operation 1516 'sub' 'sub_ln703_44' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1517 [1/1] (2.31ns)   --->   "%add_ln703_46 = add i24 %mid_V_load_41, %mid_V_load_40" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1517 'add' 'add_ln703_46' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1518 [1/2] (3.25ns)   --->   "%mid_V_load_42 = load i24* %mid_V_addr_50, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1518 'load' 'mid_V_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_44 : Operation 1519 [1/2] (3.25ns)   --->   "%mid_V_load_43 = load i24* %mid_V_addr_51, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1519 'load' 'mid_V_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_44 : Operation 1520 [1/1] (0.00ns)   --->   "%mid_V_addr_52 = getelementptr [64 x i24]* %mid_V, i64 0, i64 42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1520 'getelementptr' 'mid_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1521 [2/2] (3.25ns)   --->   "%mid_V_load_44 = load i24* %mid_V_addr_52, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1521 'load' 'mid_V_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_44 : Operation 1522 [1/1] (0.00ns)   --->   "%mid_V_addr_53 = getelementptr [64 x i24]* %mid_V, i64 0, i64 45" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1522 'getelementptr' 'mid_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1523 [2/2] (3.25ns)   --->   "%mid_V_load_45 = load i24* %mid_V_addr_53, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1523 'load' 'mid_V_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_44 : Operation 1524 [1/1] (2.31ns)   --->   "%sub_ln703_51 = sub i24 %mid_V_load_40, %mid_V_load_41" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:244]   --->   Operation 1524 'sub' 'sub_ln703_51' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1525 [1/1] (0.00ns)   --->   "%fdc_data_addr_2 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1525 'getelementptr' 'fdc_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln281_3 = sext i10 %add_ln281_38 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1526 'sext' 'sext_ln281_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1527 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_3, i11* %fdc_data_addr_2, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1527 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_44 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_58)   --->   "%zext_ln281_20 = zext i4 %quant_9_read_1 to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1528 'zext' 'zext_ln281_20' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_58)   --->   "%ashr_ln281_8 = ashr i16 %select_ln850_12, %zext_ln281_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1529 'ashr' 'ashr_ln281_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln281_21 = zext i3 %add_ln281_9 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1530 'zext' 'zext_ln281_21' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_58)   --->   "%shl_ln281_8 = shl i7 1, %zext_ln281_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1531 'shl' 'shl_ln281_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_58)   --->   "%and_ln281_8 = and i7 %shl_ln281_8, %trunc_ln281_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1532 'and' 'and_ln281_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_58)   --->   "%lshr_ln281_8 = lshr i7 %and_ln281_8, %zext_ln281_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1533 'lshr' 'lshr_ln281_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_58)   --->   "%trunc_ln281_39 = trunc i16 %ashr_ln281_8 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1534 'trunc' 'trunc_ln281_39' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_58)   --->   "%zext_ln281_22 = zext i7 %lshr_ln281_8 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1535 'zext' 'zext_ln281_22' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1536 [1/1] (3.98ns) (out node of the LUT)   --->   "%add_ln281_58 = add i11 %trunc_ln281_39, %zext_ln281_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1536 'add' 'add_ln281_58' <Predicate = true> <Delay = 3.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1537 [1/1] (0.00ns)   --->   "%fdc_data_addr_34 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1537 'getelementptr' 'fdc_data_addr_34' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln281_33 = sext i8 %add_ln281_83 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1538 'sext' 'sext_ln281_33' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1539 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_33, i11* %fdc_data_addr_34, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1539 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_44 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_106)   --->   "%zext_ln281_114 = zext i5 %quant_57_read_1 to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1540 'zext' 'zext_ln281_114' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_106)   --->   "%ashr_ln281_48 = ashr i16 %select_ln850_19, %zext_ln281_114" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1541 'ashr' 'ashr_ln281_48' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln281_115 = zext i4 %add_ln281_57 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1542 'zext' 'zext_ln281_115' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_106)   --->   "%shl_ln281_48 = shl i10 1, %zext_ln281_115" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1543 'shl' 'shl_ln281_48' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_106)   --->   "%and_ln281_48 = and i10 %shl_ln281_48, %trunc_ln281_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1544 'and' 'and_ln281_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_106)   --->   "%lshr_ln281_48 = lshr i10 %and_ln281_48, %zext_ln281_115" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1545 'lshr' 'lshr_ln281_48' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_106)   --->   "%trunc_ln281_197 = trunc i16 %ashr_ln281_48 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1546 'trunc' 'trunc_ln281_197' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_106)   --->   "%trunc_ln281_198 = trunc i10 %lshr_ln281_48 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1547 'trunc' 'trunc_ln281_198' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1548 [1/1] (3.98ns) (out node of the LUT)   --->   "%add_ln281_106 = add i8 %trunc_ln281_197, %trunc_ln281_198" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1548 'add' 'add_ln281_106' <Predicate = true> <Delay = 3.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 25> <Delay = 4.33>
ST_45 : Operation 1549 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i26 362, %sext_ln1118_26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1549 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1550 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul i26 362, %sext_ln1118_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1550 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i34 %mul_ln1118_28 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1551 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_12 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_27, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1552 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1553 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_12, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1553 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i33 %shl_ln728_10 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1554 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i35 %sext_ln1118_35 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1555 'zext' 'zext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1556 [1/1] (2.67ns)   --->   "%add_ln1192_29 = add nsw i36 %sext_ln728_3, %zext_ln703_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1556 'add' 'add_ln1192_29' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln703_7 = zext i35 %mul_ln1118_29 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1557 'zext' 'zext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1558 [1/1] (2.67ns)   --->   "%sub_ln1193_6 = sub nsw i36 %sext_ln728_3, %zext_ln703_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1558 'sub' 'sub_ln1193_6' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1559 [1/1] (2.31ns)   --->   "%add_ln703_35 = add i24 %trunc_ln708_15, %trunc_ln708_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:264]   --->   Operation 1559 'add' 'add_ln703_35' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1560 [1/1] (2.31ns)   --->   "%sub_ln703_37 = sub i24 %trunc_ln708_18, %trunc_ln708_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:265]   --->   Operation 1560 'sub' 'sub_ln703_37' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1561 [1/1] (2.31ns)   --->   "%sub_ln703_38 = sub i24 %trunc_ln708_15, %trunc_ln708_17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:266]   --->   Operation 1561 'sub' 'sub_ln703_38' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1562 [1/1] (2.31ns)   --->   "%add_ln703_36 = add i24 %trunc_ln708_18, %trunc_ln708_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:267]   --->   Operation 1562 'add' 'add_ln703_36' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1563 [1/1] (0.00ns)   --->   "%p_Result_9_3 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_29, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1563 'partselect' 'p_Result_9_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1564 [1/1] (0.00ns)   --->   "%p_Result_11_3 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_29, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1564 'partselect' 'p_Result_11_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1565 [1/1] (1.66ns)   --->   "%icmp_ln851_33 = icmp eq i9 %p_Result_11_3, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1565 'icmp' 'icmp_ln851_33' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1566 [1/1] (0.00ns)   --->   "%p_Result_12_3 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_37, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1566 'partselect' 'p_Result_12_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1567 [1/1] (0.00ns)   --->   "%trunc_ln851_41 = trunc i24 %sub_ln703_37 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1567 'trunc' 'trunc_ln851_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1568 [1/1] (1.66ns)   --->   "%icmp_ln851_34 = icmp eq i9 %trunc_ln851_41, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1568 'icmp' 'icmp_ln851_34' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1569 [1/1] (0.00ns)   --->   "%p_Result_18_3 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_38, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1569 'partselect' 'p_Result_18_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1570 [1/1] (0.00ns)   --->   "%trunc_ln851_43 = trunc i24 %sub_ln703_38 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1570 'trunc' 'trunc_ln851_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1571 [1/1] (1.66ns)   --->   "%icmp_ln851_36 = icmp eq i9 %trunc_ln851_43, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1571 'icmp' 'icmp_ln851_36' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1572 [1/1] (0.00ns)   --->   "%p_Result_21_3 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_6, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1572 'partselect' 'p_Result_21_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1573 [1/1] (0.00ns)   --->   "%p_Result_23_3 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_6, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1573 'partselect' 'p_Result_23_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1574 [1/1] (1.66ns)   --->   "%icmp_ln851_37 = icmp eq i9 %p_Result_23_3, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1574 'icmp' 'icmp_ln851_37' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i25 %add_ln1192_31 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1575 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1576 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_32 = mul i33 602, %sext_ln1118_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1576 'mul' 'mul_ln1118_32' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i25 %add_ln1192_32 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1577 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1578 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_33 = mul i33 710, %sext_ln1118_40" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1578 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1579 [1/1] (0.00ns)   --->   "%sext_ln703_36 = sext i24 %sub_ln703_43 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1579 'sext' 'sext_ln703_36' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln703_37 = sext i24 %sub_ln703_44 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1580 'sext' 'sext_ln703_37' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1581 [1/1] (2.31ns)   --->   "%add_ln1192_35 = add nsw i25 %sext_ln703_37, %sext_ln703_36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1581 'add' 'add_ln1192_35' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1582 [1/1] (2.31ns)   --->   "%add_ln703_43 = add i24 %add_ln703_41, %add_ln703_42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:260]   --->   Operation 1582 'add' 'add_ln703_43' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1583 [1/1] (2.31ns)   --->   "%sub_ln703_45 = sub i24 %add_ln703_41, %add_ln703_42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:261]   --->   Operation 1583 'sub' 'sub_ln703_45' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1584 [1/1] (0.00ns)   --->   "%p_Result_7 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_43, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1584 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1585 [1/1] (0.00ns)   --->   "%trunc_ln851_46 = trunc i24 %add_ln703_43 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1585 'trunc' 'trunc_ln851_46' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1586 [1/1] (1.66ns)   --->   "%icmp_ln851_40 = icmp eq i9 %trunc_ln851_46, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1586 'icmp' 'icmp_ln851_40' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1587 [1/1] (0.00ns)   --->   "%p_Result_15_4 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_45, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1587 'partselect' 'p_Result_15_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1588 [1/1] (0.00ns)   --->   "%trunc_ln851_50 = trunc i24 %sub_ln703_45 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1588 'trunc' 'trunc_ln851_50' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1589 [1/1] (1.66ns)   --->   "%icmp_ln851_45 = icmp eq i9 %trunc_ln851_50, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1589 'icmp' 'icmp_ln851_45' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1590 [1/2] (3.25ns)   --->   "%mid_V_load_44 = load i24* %mid_V_addr_52, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1590 'load' 'mid_V_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_45 : Operation 1591 [1/2] (3.25ns)   --->   "%mid_V_load_45 = load i24* %mid_V_addr_53, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1591 'load' 'mid_V_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_45 : Operation 1592 [1/1] (0.00ns)   --->   "%mid_V_addr_54 = getelementptr [64 x i24]* %mid_V, i64 0, i64 43" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1592 'getelementptr' 'mid_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1593 [2/2] (3.25ns)   --->   "%mid_V_load_46 = load i24* %mid_V_addr_54, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1593 'load' 'mid_V_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_45 : Operation 1594 [1/1] (0.00ns)   --->   "%mid_V_addr_55 = getelementptr [64 x i24]* %mid_V, i64 0, i64 44" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1594 'getelementptr' 'mid_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1595 [2/2] (3.25ns)   --->   "%mid_V_load_47 = load i24* %mid_V_addr_55, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1595 'load' 'mid_V_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_45 : Operation 1596 [1/1] (0.00ns)   --->   "%fdc_data_addr_9 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1596 'getelementptr' 'fdc_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1597 [1/1] (2.32ns)   --->   "store i11 %add_ln281_58, i11* %fdc_data_addr_9, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1597 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_45 : Operation 1598 [1/1] (0.00ns)   --->   "%fdc_data_addr_57 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1598 'getelementptr' 'fdc_data_addr_57' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln281_64 = sext i8 %add_ln281_106 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1599 'sext' 'sext_ln281_64' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1600 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_64, i11* %fdc_data_addr_57, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1600 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 46 <SV = 26> <Delay = 3.97>
ST_46 : Operation 1601 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i26 362, %sext_ln1118_26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1601 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1602 [1/1] (0.00ns)   --->   "%trunc_ln851_32 = trunc i26 %mul_ln1118_22 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1602 'trunc' 'trunc_ln851_32' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1603 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul i26 362, %sext_ln1118_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1603 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln851_37 = trunc i26 %mul_ln1118_23 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1604 'trunc' 'trunc_ln851_37' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1605 [1/1] (2.59ns)   --->   "%add_ln708_3 = add i33 %trunc_ln1192_3, %shl_ln728_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1605 'add' 'add_ln708_3' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln703_30 = sext i24 %add_ln703_36 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1606 'sext' 'sext_ln703_30' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1607 [1/1] (0.00ns)   --->   "%sext_ln703_31 = sext i24 %add_ln703_35 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1607 'sext' 'sext_ln703_31' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1608 [1/1] (2.31ns)   --->   "%add_ln1192_30 = add nsw i25 %sext_ln703_31, %sext_ln703_30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1608 'add' 'add_ln1192_30' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1609 [1/1] (0.00ns)   --->   "%p_Result_3_3 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_30, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1609 'partselect' 'p_Result_3_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1610 [1/1] (0.00ns)   --->   "%trunc_ln851_39 = trunc i25 %add_ln1192_30 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1610 'trunc' 'trunc_ln851_39' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1611 [1/1] (1.66ns)   --->   "%icmp_ln851_31 = icmp eq i9 %trunc_ln851_39, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1611 'icmp' 'icmp_ln851_31' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_33)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_3, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1612 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1613 [1/1] (1.94ns)   --->   "%add_ln700_26 = add i15 1, %p_Result_9_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1613 'add' 'add_ln700_26' <Predicate = (!icmp_ln851_33)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_33)   --->   "%select_ln851_33 = select i1 %icmp_ln851_33, i15 %p_Result_9_3, i15 %add_ln700_26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1614 'select' 'select_ln851_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1615 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_33 = select i1 %tmp_68, i15 %select_ln851_33, i15 %p_Result_9_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1615 'select' 'select_ln850_33' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_34)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_37, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1616 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1617 [1/1] (1.94ns)   --->   "%add_ln700_27 = add i15 1, %p_Result_12_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1617 'add' 'add_ln700_27' <Predicate = (!icmp_ln851_34)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_34)   --->   "%select_ln851_34 = select i1 %icmp_ln851_34, i15 %p_Result_12_3, i15 %add_ln700_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1618 'select' 'select_ln851_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1619 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_34 = select i1 %tmp_69, i15 %select_ln851_34, i15 %p_Result_12_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1619 'select' 'select_ln850_34' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_36)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_38, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1620 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1621 [1/1] (1.94ns)   --->   "%add_ln700_29 = add i15 1, %p_Result_18_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1621 'add' 'add_ln700_29' <Predicate = (!icmp_ln851_36)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_36)   --->   "%select_ln851_36 = select i1 %icmp_ln851_36, i15 %p_Result_18_3, i15 %add_ln700_29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1622 'select' 'select_ln851_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1623 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_36 = select i1 %tmp_71, i15 %select_ln851_36, i15 %p_Result_18_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1623 'select' 'select_ln850_36' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_37)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_6, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1624 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1625 [1/1] (1.94ns)   --->   "%add_ln700_30 = add i15 1, %p_Result_21_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1625 'add' 'add_ln700_30' <Predicate = (!icmp_ln851_37)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_37)   --->   "%select_ln851_37 = select i1 %icmp_ln851_37, i15 %p_Result_21_3, i15 %add_ln700_30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1626 'select' 'select_ln851_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1627 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_37 = select i1 %tmp_72, i15 %select_ln851_37, i15 %p_Result_21_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1627 'select' 'select_ln850_37' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1628 [1/1] (2.31ns)   --->   "%sub_ln1193_7 = sub i25 %sext_ln703_30, %sext_ln703_31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1628 'sub' 'sub_ln1193_7' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1629 [1/1] (0.00ns)   --->   "%p_Result_24_3 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_7, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1629 'partselect' 'p_Result_24_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1630 [1/1] (0.00ns)   --->   "%trunc_ln851_44 = trunc i25 %sub_ln1193_7 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1630 'trunc' 'trunc_ln851_44' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1631 [1/1] (1.66ns)   --->   "%icmp_ln851_38 = icmp eq i9 %trunc_ln851_44, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1631 'icmp' 'icmp_ln851_38' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1632 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_32 = mul i33 602, %sext_ln1118_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1632 'mul' 'mul_ln1118_32' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1633 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_33 = mul i33 710, %sext_ln1118_40" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1633 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i24 %sub_ln703_42 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1634 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1635 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_34 = mul i33 -200, %sext_ln1118_41" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1635 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i24 %sub_ln703_41 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1636 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1637 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1192_4 = mul i33 -569, %sext_ln1192_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1637 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1638 [1/1] (0.00ns)   --->   "%sext_ln1193_8 = sext i24 %sub_ln703_40 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1638 'sext' 'sext_ln1193_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1639 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_8)   --->   "%mul_ln1193_8 = mul i33 -851, %sext_ln1193_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1639 'mul' 'mul_ln1193_8' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln1193_9 = sext i24 %sub_ln703_39 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1640 'sext' 'sext_ln1193_9' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1641 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_9)   --->   "%mul_ln1193_9 = mul i33 -1004, %sext_ln1193_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1641 'mul' 'mul_ln1193_9' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i25 %add_ln1192_35 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1642 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1643 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_35 = mul i33 277, %sext_ln1118_42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1643 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i24 %sub_ln703_44 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1644 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i24 %sub_ln703_44 to i34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1645 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1646 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_36 = mul i34 391, %sext_ln1118_43" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1646 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1647 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_37 = mul nsw i35 946, %sext_ln1118_29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1647 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_40)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_43, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1648 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1649 [1/1] (1.94ns)   --->   "%add_ln700_32 = add i15 1, %p_Result_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1649 'add' 'add_ln700_32' <Predicate = (!icmp_ln851_40)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_40)   --->   "%select_ln851_40 = select i1 %icmp_ln851_40, i15 %p_Result_7, i15 %add_ln700_32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1650 'select' 'select_ln851_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1651 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_40 = select i1 %tmp_75, i15 %select_ln851_40, i15 %p_Result_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1651 'select' 'select_ln850_40' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_45)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_45, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1652 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1653 [1/1] (1.94ns)   --->   "%add_ln700_36 = add i15 1, %p_Result_15_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1653 'add' 'add_ln700_36' <Predicate = (!icmp_ln851_45)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_45)   --->   "%select_ln851_45 = select i1 %icmp_ln851_45, i15 %p_Result_15_4, i15 %add_ln700_36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1654 'select' 'select_ln851_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1655 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_45 = select i1 %tmp_80, i15 %select_ln851_45, i15 %p_Result_15_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1655 'select' 'select_ln850_45' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1656 [1/2] (3.25ns)   --->   "%mid_V_load_46 = load i24* %mid_V_addr_54, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1656 'load' 'mid_V_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_46 : Operation 1657 [1/2] (3.25ns)   --->   "%mid_V_load_47 = load i24* %mid_V_addr_55, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1657 'load' 'mid_V_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_46 : Operation 1658 [1/1] (0.00ns)   --->   "%mid_V_addr_56 = getelementptr [64 x i24]* %mid_V, i64 0, i64 48" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1658 'getelementptr' 'mid_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1659 [2/2] (3.25ns)   --->   "%mid_V_load_48 = load i24* %mid_V_addr_56, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1659 'load' 'mid_V_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_46 : Operation 1660 [1/1] (0.00ns)   --->   "%mid_V_addr_57 = getelementptr [64 x i24]* %mid_V, i64 0, i64 55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1660 'getelementptr' 'mid_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1661 [2/2] (3.25ns)   --->   "%mid_V_load_49 = load i24* %mid_V_addr_57, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1661 'load' 'mid_V_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_46 : Operation 1662 [1/1] (0.00ns)   --->   "%trunc_ln281_21 = trunc i5 %quant_4_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1662 'trunc' 'trunc_ln281_21' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1663 [1/1] (1.73ns)   --->   "%add_ln281_4 = add i4 -1, %trunc_ln281_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1663 'add' 'add_ln281_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1664 [1/1] (0.00ns)   --->   "%fdc_data_addr_18 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1664 'getelementptr' 'fdc_data_addr_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln281_17 = sext i9 %add_ln281_67 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1665 'sext' 'sext_ln281_17' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1666 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_17, i11* %fdc_data_addr_18, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1666 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_46 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln281_66 = trunc i5 %quant_19_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1667 'trunc' 'trunc_ln281_66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1668 [1/1] (1.73ns)   --->   "%add_ln281_19 = add i4 -1, %trunc_ln281_66" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1668 'add' 'add_ln281_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1669 [1/1] (0.00ns)   --->   "%fdc_data_addr_26 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 18" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1669 'getelementptr' 'fdc_data_addr_26' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln281_25 = sext i9 %add_ln281_75 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1670 'sext' 'sext_ln281_25' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1671 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_25, i11* %fdc_data_addr_26, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1671 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_46 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln281_104 = trunc i5 %quant_27_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1672 'trunc' 'trunc_ln281_104' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1673 [1/1] (1.73ns)   --->   "%add_ln281_27 = add i4 -1, %trunc_ln281_104" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1673 'add' 'add_ln281_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln281_146 = trunc i5 %quant_36_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1674 'trunc' 'trunc_ln281_146' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1675 [1/1] (1.73ns)   --->   "%add_ln281_36 = add i4 -1, %trunc_ln281_146" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1675 'add' 'add_ln281_36' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1676 [1/1] (0.00ns)   --->   "%trunc_ln281_166 = trunc i5 %quant_43_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1676 'trunc' 'trunc_ln281_166' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1677 [1/1] (1.73ns)   --->   "%add_ln281_43 = add i4 -1, %trunc_ln281_166" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1677 'add' 'add_ln281_43' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln281_190 = trunc i5 %quant_51_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1678 'trunc' 'trunc_ln281_190' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1679 [1/1] (1.73ns)   --->   "%add_ln281_51 = add i4 -1, %trunc_ln281_190" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1679 'add' 'add_ln281_51' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 27> <Delay = 3.89>
ST_47 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_22)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_22, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1680 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1681 [1/1] (1.66ns)   --->   "%icmp_ln851_22 = icmp eq i9 %trunc_ln851_32, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1681 'icmp' 'icmp_ln851_22' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1682 [1/1] (0.00ns)   --->   "%trunc_ln851_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_22, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1682 'partselect' 'trunc_ln851_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1683 [1/1] (2.07ns)   --->   "%add_ln851_4 = add i16 1, %trunc_ln851_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1683 'add' 'add_ln851_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_22)   --->   "%select_ln851_22 = select i1 %icmp_ln851_22, i16 %trunc_ln851_4, i16 %add_ln851_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1684 'select' 'select_ln851_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1685 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_22 = select i1 %tmp_57, i16 %select_ln851_22, i16 %trunc_ln851_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1685 'select' 'select_ln850_22' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_29)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_23, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1686 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1687 [1/1] (1.66ns)   --->   "%icmp_ln851_29 = icmp eq i9 %trunc_ln851_37, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1687 'icmp' 'icmp_ln851_29' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1688 [1/1] (0.00ns)   --->   "%trunc_ln851_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_23, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1688 'partselect' 'trunc_ln851_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1689 [1/1] (2.07ns)   --->   "%add_ln851_5 = add i16 1, %trunc_ln851_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1689 'add' 'add_ln851_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_29)   --->   "%select_ln851_29 = select i1 %icmp_ln851_29, i16 %trunc_ln851_5, i16 %add_ln851_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1690 'select' 'select_ln851_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1691 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_29 = select i1 %tmp_64, i16 %select_ln851_29, i16 %trunc_ln851_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1691 'select' 'select_ln850_29' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_31)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_30, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1692 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1693 [1/1] (2.07ns)   --->   "%add_ln700_25 = add i16 1, %p_Result_3_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1693 'add' 'add_ln700_25' <Predicate = (!icmp_ln851_31)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_31)   --->   "%select_ln851_31 = select i1 %icmp_ln851_31, i16 %p_Result_3_3, i16 %add_ln700_25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1694 'select' 'select_ln851_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1695 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_31 = select i1 %tmp_66, i16 %select_ln851_31, i16 %p_Result_3_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1695 'select' 'select_ln850_31' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_38)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_7, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1696 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1697 [1/1] (2.07ns)   --->   "%add_ln700_31 = add i16 1, %p_Result_24_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1697 'add' 'add_ln700_31' <Predicate = (!icmp_ln851_38)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_38)   --->   "%select_ln851_38 = select i1 %icmp_ln851_38, i16 %p_Result_24_3, i16 %add_ln700_31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1698 'select' 'select_ln851_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1699 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_38 = select i1 %tmp_73, i16 %select_ln851_38, i16 %p_Result_24_3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1699 'select' 'select_ln850_38' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1700 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_32 = mul i33 602, %sext_ln1118_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1700 'mul' 'mul_ln1118_32' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1701 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_33 = mul i33 710, %sext_ln1118_40" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1701 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1702 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_34 = mul i33 -200, %sext_ln1118_41" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1702 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1703 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1192_4 = mul i33 -569, %sext_ln1192_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1703 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1704 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_8)   --->   "%mul_ln1193_8 = mul i33 -851, %sext_ln1193_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1704 'mul' 'mul_ln1193_8' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1705 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_9)   --->   "%mul_ln1193_9 = mul i33 -1004, %sext_ln1193_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1705 'mul' 'mul_ln1193_9' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1706 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_35 = mul i33 277, %sext_ln1118_42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1706 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1707 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_36 = mul i34 391, %sext_ln1118_43" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1707 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1708 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_37 = mul nsw i35 946, %sext_ln1118_29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1708 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1709 [1/1] (2.31ns)   --->   "%add_ln703_47 = add i24 %mid_V_load_43, %mid_V_load_42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1709 'add' 'add_ln703_47' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1710 [1/1] (2.31ns)   --->   "%add_ln703_48 = add i24 %mid_V_load_45, %mid_V_load_44" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1710 'add' 'add_ln703_48' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1711 [1/1] (2.31ns)   --->   "%add_ln703_49 = add i24 %mid_V_load_47, %mid_V_load_46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1711 'add' 'add_ln703_49' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1712 [1/1] (2.31ns)   --->   "%sub_ln703_48 = sub i24 %mid_V_load_46, %mid_V_load_47" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:241]   --->   Operation 1712 'sub' 'sub_ln703_48' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1713 [1/1] (2.31ns)   --->   "%sub_ln703_49 = sub i24 %mid_V_load_44, %mid_V_load_45" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:242]   --->   Operation 1713 'sub' 'sub_ln703_49' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1714 [1/1] (2.31ns)   --->   "%sub_ln703_50 = sub i24 %mid_V_load_42, %mid_V_load_43" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:243]   --->   Operation 1714 'sub' 'sub_ln703_50' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1715 [1/2] (3.25ns)   --->   "%mid_V_load_48 = load i24* %mid_V_addr_56, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1715 'load' 'mid_V_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_47 : Operation 1716 [1/2] (3.25ns)   --->   "%mid_V_load_49 = load i24* %mid_V_addr_57, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1716 'load' 'mid_V_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_47 : Operation 1717 [1/1] (0.00ns)   --->   "%mid_V_addr_58 = getelementptr [64 x i24]* %mid_V, i64 0, i64 49" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1717 'getelementptr' 'mid_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1718 [2/2] (3.25ns)   --->   "%mid_V_load_50 = load i24* %mid_V_addr_58, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1718 'load' 'mid_V_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_47 : Operation 1719 [1/1] (0.00ns)   --->   "%mid_V_addr_59 = getelementptr [64 x i24]* %mid_V, i64 0, i64 54" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1719 'getelementptr' 'mid_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1720 [2/2] (3.25ns)   --->   "%mid_V_load_51 = load i24* %mid_V_addr_59, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1720 'load' 'mid_V_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_47 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_46)   --->   "%trunc_ln281_20 = trunc i15 %select_ln850_40 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1721 'trunc' 'trunc_ln281_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_46)   --->   "%zext_ln281_9 = zext i5 %quant_4_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1722 'zext' 'zext_ln281_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_46)   --->   "%ashr_ln281_3 = ashr i15 %select_ln850_40, %zext_ln281_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1723 'ashr' 'ashr_ln281_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln281_10 = zext i4 %add_ln281_4 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1724 'zext' 'zext_ln281_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_46)   --->   "%shl_ln281_3 = shl i10 1, %zext_ln281_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1725 'shl' 'shl_ln281_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_46)   --->   "%and_ln281_3 = and i10 %shl_ln281_3, %trunc_ln281_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1726 'and' 'and_ln281_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_46)   --->   "%lshr_ln281_3 = lshr i10 %and_ln281_3, %zext_ln281_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1727 'lshr' 'lshr_ln281_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_46)   --->   "%trunc_ln281_22 = trunc i15 %ashr_ln281_3 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1728 'trunc' 'trunc_ln281_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_46)   --->   "%trunc_ln281_23 = trunc i10 %lshr_ln281_3 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1729 'trunc' 'trunc_ln281_23' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1730 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_46 = add i8 %trunc_ln281_22, %trunc_ln281_23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1730 'add' 'add_ln281_46' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln281_40 = trunc i5 %quant_10_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1731 'trunc' 'trunc_ln281_40' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1732 [1/1] (1.73ns)   --->   "%add_ln281_10 = add i4 -1, %trunc_ln281_40" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1732 'add' 'add_ln281_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_68)   --->   "%trunc_ln281_65 = trunc i15 %select_ln850_33 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1733 'trunc' 'trunc_ln281_65' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_68)   --->   "%zext_ln281_45 = zext i5 %quant_19_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1734 'zext' 'zext_ln281_45' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_68)   --->   "%ashr_ln281_18 = ashr i15 %select_ln850_33, %zext_ln281_45" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1735 'ashr' 'ashr_ln281_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln281_46 = zext i4 %add_ln281_19 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1736 'zext' 'zext_ln281_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_68)   --->   "%shl_ln281_18 = shl i10 1, %zext_ln281_46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1737 'shl' 'shl_ln281_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_68)   --->   "%and_ln281_18 = and i10 %shl_ln281_18, %trunc_ln281_65" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1738 'and' 'and_ln281_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_68)   --->   "%lshr_ln281_18 = lshr i10 %and_ln281_18, %zext_ln281_46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1739 'lshr' 'lshr_ln281_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_68)   --->   "%trunc_ln281_67 = trunc i15 %ashr_ln281_18 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1740 'trunc' 'trunc_ln281_67' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_68)   --->   "%trunc_ln281_68 = trunc i10 %lshr_ln281_18 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1741 'trunc' 'trunc_ln281_68' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1742 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_68 = add i8 %trunc_ln281_67, %trunc_ln281_68" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1742 'add' 'add_ln281_68' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_76)   --->   "%trunc_ln281_103 = trunc i15 %select_ln850_34 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1743 'trunc' 'trunc_ln281_103' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_76)   --->   "%zext_ln281_62 = zext i5 %quant_27_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1744 'zext' 'zext_ln281_62' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_76)   --->   "%ashr_ln281_26 = ashr i15 %select_ln850_34, %zext_ln281_62" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1745 'ashr' 'ashr_ln281_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln281_63 = zext i4 %add_ln281_27 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1746 'zext' 'zext_ln281_63' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_76)   --->   "%shl_ln281_26 = shl i10 1, %zext_ln281_63" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1747 'shl' 'shl_ln281_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_76)   --->   "%and_ln281_26 = and i10 %shl_ln281_26, %trunc_ln281_103" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1748 'and' 'and_ln281_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_76)   --->   "%lshr_ln281_26 = lshr i10 %and_ln281_26, %zext_ln281_63" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1749 'lshr' 'lshr_ln281_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_76)   --->   "%trunc_ln281_105 = trunc i15 %ashr_ln281_26 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1750 'trunc' 'trunc_ln281_105' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_76)   --->   "%trunc_ln281_106 = trunc i10 %lshr_ln281_26 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1751 'trunc' 'trunc_ln281_106' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1752 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_76 = add i8 %trunc_ln281_105, %trunc_ln281_106" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1752 'add' 'add_ln281_76' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_85)   --->   "%trunc_ln281_145 = trunc i15 %select_ln850_45 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1753 'trunc' 'trunc_ln281_145' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_85)   --->   "%zext_ln281_80 = zext i5 %quant_36_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1754 'zext' 'zext_ln281_80' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_85)   --->   "%ashr_ln281_35 = ashr i15 %select_ln850_45, %zext_ln281_80" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1755 'ashr' 'ashr_ln281_35' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1756 [1/1] (0.00ns)   --->   "%zext_ln281_81 = zext i4 %add_ln281_36 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1756 'zext' 'zext_ln281_81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_85)   --->   "%shl_ln281_35 = shl i10 1, %zext_ln281_81" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1757 'shl' 'shl_ln281_35' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_85)   --->   "%and_ln281_35 = and i10 %shl_ln281_35, %trunc_ln281_145" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1758 'and' 'and_ln281_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_85)   --->   "%lshr_ln281_35 = lshr i10 %and_ln281_35, %zext_ln281_81" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1759 'lshr' 'lshr_ln281_35' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_85)   --->   "%trunc_ln281_147 = trunc i15 %ashr_ln281_35 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1760 'trunc' 'trunc_ln281_147' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_85)   --->   "%trunc_ln281_148 = trunc i10 %lshr_ln281_35 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1761 'trunc' 'trunc_ln281_148' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1762 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_85 = add i7 %trunc_ln281_147, %trunc_ln281_148" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1762 'add' 'add_ln281_85' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1763 [1/1] (0.00ns)   --->   "%fdc_data_addr_42 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1763 'getelementptr' 'fdc_data_addr_42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln281_43 = sext i7 %add_ln281_91 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1764 'sext' 'sext_ln281_43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1765 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_43, i11* %fdc_data_addr_42, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1765 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_47 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_92)   --->   "%trunc_ln281_165 = trunc i15 %select_ln850_36 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1766 'trunc' 'trunc_ln281_165' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_92)   --->   "%zext_ln281_92 = zext i5 %quant_43_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1767 'zext' 'zext_ln281_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_92)   --->   "%ashr_ln281_40 = ashr i15 %select_ln850_36, %zext_ln281_92" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1768 'ashr' 'ashr_ln281_40' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln281_93 = zext i4 %add_ln281_43 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1769 'zext' 'zext_ln281_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_92)   --->   "%shl_ln281_40 = shl i10 1, %zext_ln281_93" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1770 'shl' 'shl_ln281_40' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_92)   --->   "%and_ln281_40 = and i10 %shl_ln281_40, %trunc_ln281_165" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1771 'and' 'and_ln281_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_92)   --->   "%lshr_ln281_40 = lshr i10 %and_ln281_40, %zext_ln281_93" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1772 'lshr' 'lshr_ln281_40' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_92)   --->   "%trunc_ln281_167 = trunc i15 %ashr_ln281_40 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1773 'trunc' 'trunc_ln281_167' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_92)   --->   "%trunc_ln281_168 = trunc i10 %lshr_ln281_40 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1774 'trunc' 'trunc_ln281_168' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1775 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_92 = add i7 %trunc_ln281_167, %trunc_ln281_168" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1775 'add' 'add_ln281_92' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1776 [1/1] (0.00ns)   --->   "%fdc_data_addr_50 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 37" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1776 'getelementptr' 'fdc_data_addr_50' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1777 [1/1] (0.00ns)   --->   "%sext_ln281_53 = sext i7 %add_ln281_99 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1777 'sext' 'sext_ln281_53' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1778 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_53, i11* %fdc_data_addr_50, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1778 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_47 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_100)   --->   "%trunc_ln281_189 = trunc i15 %select_ln850_37 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1779 'trunc' 'trunc_ln281_189' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_100)   --->   "%zext_ln281_106 = zext i5 %quant_51_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1780 'zext' 'zext_ln281_106' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_100)   --->   "%ashr_ln281_46 = ashr i15 %select_ln850_37, %zext_ln281_106" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1781 'ashr' 'ashr_ln281_46' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1782 [1/1] (0.00ns)   --->   "%zext_ln281_107 = zext i4 %add_ln281_51 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1782 'zext' 'zext_ln281_107' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_100)   --->   "%shl_ln281_46 = shl i10 1, %zext_ln281_107" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1783 'shl' 'shl_ln281_46' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_100)   --->   "%and_ln281_46 = and i10 %shl_ln281_46, %trunc_ln281_189" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1784 'and' 'and_ln281_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_100)   --->   "%lshr_ln281_46 = lshr i10 %and_ln281_46, %zext_ln281_107" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1785 'lshr' 'lshr_ln281_46' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_100)   --->   "%trunc_ln281_191 = trunc i15 %ashr_ln281_46 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1786 'trunc' 'trunc_ln281_191' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_100)   --->   "%trunc_ln281_192 = trunc i10 %lshr_ln281_46 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1787 'trunc' 'trunc_ln281_192' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1788 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_100 = add i7 %trunc_ln281_191, %trunc_ln281_192" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1788 'add' 'add_ln281_100' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1789 [1/1] (0.00ns)   --->   "%trunc_ln281_102 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_29, i32 10, i32 15)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1789 'partselect' 'trunc_ln281_102' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_29, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1790 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>

State 48 <SV = 28> <Delay = 3.98>
ST_48 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_59)   --->   "%trunc_ln281_5 = trunc i16 %select_ln850_22 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1791 'trunc' 'trunc_ln281_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i16 %select_ln850_31 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1792 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1793 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_30 = mul i26 362, %sext_ln1118_36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1793 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i16 %select_ln850_38 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1794 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1795 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul i26 362, %sext_ln1118_37" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1795 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1796 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1118_34 = mul i33 -200, %sext_ln1118_41" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1796 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1797 [1/1] (0.00ns)   --->   "%tmp_13 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_32, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1797 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1798 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_13, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1798 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1799 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i33 %shl_ln728_11, %mul_ln1118_34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1799 'add' 'add_ln1192_33' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1800 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_33, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1800 'partselect' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1801 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1192_4 = mul i33 -569, %sext_ln1192_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1801 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1802 [1/1] (0.00ns)   --->   "%tmp_14 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_33, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1802 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1803 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_14, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1803 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1804 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i33 %shl_ln728_12, %mul_ln1192_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1804 'add' 'add_ln1192_34' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1805 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_34, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1805 'partselect' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1806 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_8)   --->   "%mul_ln1193_8 = mul i33 -851, %sext_ln1193_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1806 'mul' 'mul_ln1193_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1807 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_8 = add i33 %shl_ln728_12, %mul_ln1193_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1807 'add' 'add_ln1193_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_8, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1808 'partselect' 'trunc_ln708_21' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1809 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_9)   --->   "%mul_ln1193_9 = mul i33 -1004, %sext_ln1193_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1809 'mul' 'mul_ln1193_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1810 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_9 = add i33 %shl_ln728_11, %mul_ln1193_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1810 'add' 'add_ln1193_9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_9, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1811 'partselect' 'trunc_ln708_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1812 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_35 = mul i33 277, %sext_ln1118_42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1812 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1813 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_36 = mul i34 391, %sext_ln1118_43" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1813 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1814 [1/1] (0.00ns)   --->   "%trunc_ln1192_4 = trunc i34 %mul_ln1118_36 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1814 'trunc' 'trunc_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1815 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_37 = mul nsw i35 946, %sext_ln1118_29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1815 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln703_40 = sext i24 %sub_ln703_48 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1816 'sext' 'sext_ln703_40' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln703_41 = sext i24 %sub_ln703_51 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1817 'sext' 'sext_ln703_41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1818 [1/1] (2.31ns)   --->   "%add_ln1192_38 = add nsw i25 %sext_ln703_40, %sext_ln703_41" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1818 'add' 'add_ln1192_38' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln703_42 = sext i24 %sub_ln703_49 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1819 'sext' 'sext_ln703_42' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln703_43 = sext i24 %sub_ln703_50 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1820 'sext' 'sext_ln703_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1821 [1/1] (2.31ns)   --->   "%add_ln1192_39 = add nsw i25 %sext_ln703_42, %sext_ln703_43" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1821 'add' 'add_ln1192_39' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1822 [1/1] (2.31ns)   --->   "%add_ln703_50 = add i24 %add_ln703_49, %add_ln703_46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:249]   --->   Operation 1822 'add' 'add_ln703_50' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1823 [1/1] (2.31ns)   --->   "%add_ln703_51 = add i24 %add_ln703_48, %add_ln703_47" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:250]   --->   Operation 1823 'add' 'add_ln703_51' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1824 [1/1] (2.31ns)   --->   "%sub_ln703_52 = sub i24 %add_ln703_47, %add_ln703_48" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:251]   --->   Operation 1824 'sub' 'sub_ln703_52' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1825 [1/1] (2.31ns)   --->   "%sub_ln703_53 = sub i24 %add_ln703_46, %add_ln703_49" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:252]   --->   Operation 1825 'sub' 'sub_ln703_53' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1826 [1/2] (3.25ns)   --->   "%mid_V_load_50 = load i24* %mid_V_addr_58, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1826 'load' 'mid_V_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_48 : Operation 1827 [1/2] (3.25ns)   --->   "%mid_V_load_51 = load i24* %mid_V_addr_59, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 1827 'load' 'mid_V_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_48 : Operation 1828 [1/1] (0.00ns)   --->   "%mid_V_addr_60 = getelementptr [64 x i24]* %mid_V, i64 0, i64 50" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1828 'getelementptr' 'mid_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1829 [2/2] (3.25ns)   --->   "%mid_V_load_52 = load i24* %mid_V_addr_60, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1829 'load' 'mid_V_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_48 : Operation 1830 [1/1] (0.00ns)   --->   "%mid_V_addr_61 = getelementptr [64 x i24]* %mid_V, i64 0, i64 53" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1830 'getelementptr' 'mid_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1831 [2/2] (3.25ns)   --->   "%mid_V_load_53 = load i24* %mid_V_addr_61, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1831 'load' 'mid_V_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_48 : Operation 1832 [1/1] (0.00ns)   --->   "%fdc_data_addr_3 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1832 'getelementptr' 'fdc_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln281_4 = sext i9 %add_ln281_45 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1833 'sext' 'sext_ln281_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1834 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_4, i11* %fdc_data_addr_3, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1834 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_48 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_59)   --->   "%zext_ln281_23 = zext i5 %quant_10_read_1 to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1835 'zext' 'zext_ln281_23' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_59)   --->   "%ashr_ln281_9 = ashr i16 %select_ln850_22, %zext_ln281_23" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1836 'ashr' 'ashr_ln281_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln281_24 = zext i4 %add_ln281_10 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1837 'zext' 'zext_ln281_24' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_59)   --->   "%shl_ln281_9 = shl i8 1, %zext_ln281_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1838 'shl' 'shl_ln281_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_59)   --->   "%and_ln281_9 = and i8 %shl_ln281_9, %trunc_ln281_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1839 'and' 'and_ln281_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_59)   --->   "%lshr_ln281_9 = lshr i8 %and_ln281_9, %zext_ln281_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1840 'lshr' 'lshr_ln281_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_59)   --->   "%trunc_ln281_41 = trunc i16 %ashr_ln281_9 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1841 'trunc' 'trunc_ln281_41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_59)   --->   "%zext_ln281_25 = zext i8 %lshr_ln281_9 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1842 'zext' 'zext_ln281_25' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1843 [1/1] (3.98ns) (out node of the LUT)   --->   "%add_ln281_59 = add i10 %trunc_ln281_41, %zext_ln281_25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1843 'add' 'add_ln281_59' <Predicate = true> <Delay = 3.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1844 [1/1] (0.00ns)   --->   "%fdc_data_addr_35 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1844 'getelementptr' 'fdc_data_addr_35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln281_34 = sext i7 %add_ln281_84 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1845 'sext' 'sext_ln281_34' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1846 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_34, i11* %fdc_data_addr_35, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1846 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 49 <SV = 29> <Delay = 4.33>
ST_49 : Operation 1847 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_30 = mul i26 362, %sext_ln1118_36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1847 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1848 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul i26 362, %sext_ln1118_37" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1848 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i34 %mul_ln1118_36 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1849 'sext' 'sext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_15 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_35, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1850 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1851 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_15, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1851 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i33 %shl_ln728_13 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1852 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1853 [1/1] (0.00ns)   --->   "%zext_ln703_8 = zext i35 %sext_ln1118_45 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1853 'zext' 'zext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1854 [1/1] (2.67ns)   --->   "%add_ln1192_36 = add nsw i36 %sext_ln728_4, %zext_ln703_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1854 'add' 'add_ln1192_36' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1855 [1/1] (0.00ns)   --->   "%zext_ln703_9 = zext i35 %mul_ln1118_37 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1855 'zext' 'zext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1856 [1/1] (2.67ns)   --->   "%sub_ln1193_8 = sub nsw i36 %sext_ln728_4, %zext_ln703_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1856 'sub' 'sub_ln1193_8' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1857 [1/1] (2.31ns)   --->   "%add_ln703_44 = add i24 %trunc_ln708_19, %trunc_ln708_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:264]   --->   Operation 1857 'add' 'add_ln703_44' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1858 [1/1] (2.31ns)   --->   "%sub_ln703_46 = sub i24 %trunc_ln708_22, %trunc_ln708_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:265]   --->   Operation 1858 'sub' 'sub_ln703_46' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1859 [1/1] (2.31ns)   --->   "%sub_ln703_47 = sub i24 %trunc_ln708_19, %trunc_ln708_21" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:266]   --->   Operation 1859 'sub' 'sub_ln703_47' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1860 [1/1] (2.31ns)   --->   "%add_ln703_45 = add i24 %trunc_ln708_22, %trunc_ln708_20" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:267]   --->   Operation 1860 'add' 'add_ln703_45' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1861 [1/1] (0.00ns)   --->   "%p_Result_9_4 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_36, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1861 'partselect' 'p_Result_9_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1862 [1/1] (0.00ns)   --->   "%p_Result_11_4 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_36, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1862 'partselect' 'p_Result_11_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1863 [1/1] (1.66ns)   --->   "%icmp_ln851_43 = icmp eq i9 %p_Result_11_4, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1863 'icmp' 'icmp_ln851_43' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1864 [1/1] (0.00ns)   --->   "%p_Result_12_4 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_46, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1864 'partselect' 'p_Result_12_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1865 [1/1] (0.00ns)   --->   "%trunc_ln851_49 = trunc i24 %sub_ln703_46 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1865 'trunc' 'trunc_ln851_49' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1866 [1/1] (1.66ns)   --->   "%icmp_ln851_44 = icmp eq i9 %trunc_ln851_49, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1866 'icmp' 'icmp_ln851_44' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1867 [1/1] (0.00ns)   --->   "%p_Result_18_4 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_47, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1867 'partselect' 'p_Result_18_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1868 [1/1] (0.00ns)   --->   "%trunc_ln851_51 = trunc i24 %sub_ln703_47 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1868 'trunc' 'trunc_ln851_51' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1869 [1/1] (1.66ns)   --->   "%icmp_ln851_46 = icmp eq i9 %trunc_ln851_51, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1869 'icmp' 'icmp_ln851_46' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1870 [1/1] (0.00ns)   --->   "%p_Result_21_4 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_8, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1870 'partselect' 'p_Result_21_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1871 [1/1] (0.00ns)   --->   "%p_Result_23_4 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_8, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1871 'partselect' 'p_Result_23_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1872 [1/1] (1.66ns)   --->   "%icmp_ln851_47 = icmp eq i9 %p_Result_23_4, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1872 'icmp' 'icmp_ln851_47' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i25 %add_ln1192_38 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1873 'sext' 'sext_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1874 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_40 = mul i33 602, %sext_ln1118_48" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1874 'mul' 'mul_ln1118_40' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1875 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i25 %add_ln1192_39 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1875 'sext' 'sext_ln1118_49' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1876 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_41 = mul i33 710, %sext_ln1118_49" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1876 'mul' 'mul_ln1118_41' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln703_44 = sext i24 %sub_ln703_52 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1877 'sext' 'sext_ln703_44' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln703_45 = sext i24 %sub_ln703_53 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1878 'sext' 'sext_ln703_45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1879 [1/1] (2.31ns)   --->   "%add_ln1192_42 = add nsw i25 %sext_ln703_45, %sext_ln703_44" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1879 'add' 'add_ln1192_42' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1880 [1/1] (2.31ns)   --->   "%add_ln703_52 = add i24 %add_ln703_50, %add_ln703_51" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:260]   --->   Operation 1880 'add' 'add_ln703_52' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1881 [1/1] (2.31ns)   --->   "%sub_ln703_54 = sub i24 %add_ln703_50, %add_ln703_51" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:261]   --->   Operation 1881 'sub' 'sub_ln703_54' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1882 [1/1] (0.00ns)   --->   "%p_Result_10 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_52, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1882 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1883 [1/1] (0.00ns)   --->   "%trunc_ln851_54 = trunc i24 %add_ln703_52 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1883 'trunc' 'trunc_ln851_54' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1884 [1/1] (1.66ns)   --->   "%icmp_ln851_50 = icmp eq i9 %trunc_ln851_54, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1884 'icmp' 'icmp_ln851_50' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1885 [1/1] (0.00ns)   --->   "%p_Result_15_5 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_54, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1885 'partselect' 'p_Result_15_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1886 [1/1] (0.00ns)   --->   "%trunc_ln851_58 = trunc i24 %sub_ln703_54 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1886 'trunc' 'trunc_ln851_58' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1887 [1/1] (1.66ns)   --->   "%icmp_ln851_55 = icmp eq i9 %trunc_ln851_58, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1887 'icmp' 'icmp_ln851_55' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1888 [1/2] (3.25ns)   --->   "%mid_V_load_52 = load i24* %mid_V_addr_60, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1888 'load' 'mid_V_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_49 : Operation 1889 [1/2] (3.25ns)   --->   "%mid_V_load_53 = load i24* %mid_V_addr_61, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 1889 'load' 'mid_V_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_49 : Operation 1890 [1/1] (0.00ns)   --->   "%mid_V_addr_62 = getelementptr [64 x i24]* %mid_V, i64 0, i64 51" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1890 'getelementptr' 'mid_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1891 [2/2] (3.25ns)   --->   "%mid_V_load_54 = load i24* %mid_V_addr_62, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1891 'load' 'mid_V_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_49 : Operation 1892 [1/1] (0.00ns)   --->   "%mid_V_addr_63 = getelementptr [64 x i24]* %mid_V, i64 0, i64 52" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1892 'getelementptr' 'mid_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1893 [2/2] (3.25ns)   --->   "%mid_V_load_55 = load i24* %mid_V_addr_63, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1893 'load' 'mid_V_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_49 : Operation 1894 [1/1] (0.00ns)   --->   "%fdc_data_addr_10 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1894 'getelementptr' 'fdc_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln281_9 = sext i10 %add_ln281_59 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1895 'sext' 'sext_ln281_9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1896 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_9, i11* %fdc_data_addr_10, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1896 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_49 : Operation 1897 [1/1] (0.00ns)   --->   "%zext_ln281_116 = zext i1 %tmp_124 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1897 'zext' 'zext_ln281_116' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln281_65 = sext i6 %trunc_ln281_102 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1898 'sext' 'sext_ln281_65' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1899 [1/1] (1.82ns)   --->   "%add_ln281_107 = add i7 %zext_ln281_116, %sext_ln281_65" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1899 'add' 'add_ln281_107' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1900 [1/1] (0.00ns)   --->   "%fdc_data_addr_58 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 48" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1900 'getelementptr' 'fdc_data_addr_58' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln281_66 = sext i7 %add_ln281_107 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1901 'sext' 'sext_ln281_66' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1902 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_66, i11* %fdc_data_addr_58, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1902 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 50 <SV = 30> <Delay = 3.97>
ST_50 : Operation 1903 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_30 = mul i26 362, %sext_ln1118_36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1903 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1904 [1/1] (0.00ns)   --->   "%trunc_ln851_40 = trunc i26 %mul_ln1118_30 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1904 'trunc' 'trunc_ln851_40' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1905 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul i26 362, %sext_ln1118_37" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1905 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1906 [1/1] (0.00ns)   --->   "%trunc_ln851_45 = trunc i26 %mul_ln1118_31 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1906 'trunc' 'trunc_ln851_45' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1907 [1/1] (2.59ns)   --->   "%add_ln708_4 = add i33 %trunc_ln1192_4, %shl_ln728_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1907 'add' 'add_ln708_4' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln703_38 = sext i24 %add_ln703_45 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1908 'sext' 'sext_ln703_38' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln703_39 = sext i24 %add_ln703_44 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1909 'sext' 'sext_ln703_39' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1910 [1/1] (2.31ns)   --->   "%add_ln1192_37 = add nsw i25 %sext_ln703_39, %sext_ln703_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1910 'add' 'add_ln1192_37' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1911 [1/1] (0.00ns)   --->   "%p_Result_3_4 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_37, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1911 'partselect' 'p_Result_3_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1912 [1/1] (0.00ns)   --->   "%trunc_ln851_47 = trunc i25 %add_ln1192_37 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1912 'trunc' 'trunc_ln851_47' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1913 [1/1] (1.66ns)   --->   "%icmp_ln851_41 = icmp eq i9 %trunc_ln851_47, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1913 'icmp' 'icmp_ln851_41' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_43)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_4, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1914 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1915 [1/1] (1.94ns)   --->   "%add_ln700_34 = add i15 1, %p_Result_9_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1915 'add' 'add_ln700_34' <Predicate = (!icmp_ln851_43)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_43)   --->   "%select_ln851_43 = select i1 %icmp_ln851_43, i15 %p_Result_9_4, i15 %add_ln700_34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1916 'select' 'select_ln851_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1917 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_43 = select i1 %tmp_78, i15 %select_ln851_43, i15 %p_Result_9_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 1917 'select' 'select_ln850_43' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_44)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_46, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1918 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1919 [1/1] (1.94ns)   --->   "%add_ln700_35 = add i15 1, %p_Result_12_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1919 'add' 'add_ln700_35' <Predicate = (!icmp_ln851_44)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_44)   --->   "%select_ln851_44 = select i1 %icmp_ln851_44, i15 %p_Result_12_4, i15 %add_ln700_35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1920 'select' 'select_ln851_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1921 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_44 = select i1 %tmp_79, i15 %select_ln851_44, i15 %p_Result_12_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 1921 'select' 'select_ln850_44' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_46)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_47, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1922 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1923 [1/1] (1.94ns)   --->   "%add_ln700_37 = add i15 1, %p_Result_18_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1923 'add' 'add_ln700_37' <Predicate = (!icmp_ln851_46)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_46)   --->   "%select_ln851_46 = select i1 %icmp_ln851_46, i15 %p_Result_18_4, i15 %add_ln700_37" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1924 'select' 'select_ln851_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1925 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_46 = select i1 %tmp_81, i15 %select_ln851_46, i15 %p_Result_18_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 1925 'select' 'select_ln850_46' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_47)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_8, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1926 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1927 [1/1] (1.94ns)   --->   "%add_ln700_38 = add i15 1, %p_Result_21_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1927 'add' 'add_ln700_38' <Predicate = (!icmp_ln851_47)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_47)   --->   "%select_ln851_47 = select i1 %icmp_ln851_47, i15 %p_Result_21_4, i15 %add_ln700_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1928 'select' 'select_ln851_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1929 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_47 = select i1 %tmp_82, i15 %select_ln851_47, i15 %p_Result_21_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 1929 'select' 'select_ln850_47' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1930 [1/1] (2.31ns)   --->   "%sub_ln1193_9 = sub i25 %sext_ln703_38, %sext_ln703_39" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1930 'sub' 'sub_ln1193_9' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1931 [1/1] (0.00ns)   --->   "%p_Result_24_4 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_9, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1931 'partselect' 'p_Result_24_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1932 [1/1] (0.00ns)   --->   "%trunc_ln851_52 = trunc i25 %sub_ln1193_9 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1932 'trunc' 'trunc_ln851_52' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1933 [1/1] (1.66ns)   --->   "%icmp_ln851_48 = icmp eq i9 %trunc_ln851_52, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1933 'icmp' 'icmp_ln851_48' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1934 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_40 = mul i33 602, %sext_ln1118_48" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 1934 'mul' 'mul_ln1118_40' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1935 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_41 = mul i33 710, %sext_ln1118_49" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 1935 'mul' 'mul_ln1118_41' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i24 %sub_ln703_51 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1936 'sext' 'sext_ln1118_50' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1937 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1118_42 = mul i33 -200, %sext_ln1118_50" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 1937 'mul' 'mul_ln1118_42' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i24 %sub_ln703_50 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1938 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1939 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1192_5 = mul i33 -569, %sext_ln1192_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 1939 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1940 [1/1] (0.00ns)   --->   "%sext_ln1193_10 = sext i24 %sub_ln703_49 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1940 'sext' 'sext_ln1193_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1941 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_10)   --->   "%mul_ln1193_10 = mul i33 -851, %sext_ln1193_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 1941 'mul' 'mul_ln1193_10' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln1193_11 = sext i24 %sub_ln703_48 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1942 'sext' 'sext_ln1193_11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1943 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_11)   --->   "%mul_ln1193_11 = mul i33 -1004, %sext_ln1193_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 1943 'mul' 'mul_ln1193_11' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i25 %add_ln1192_42 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1944 'sext' 'sext_ln1118_51' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1945 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_43 = mul i33 277, %sext_ln1118_51" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 1945 'mul' 'mul_ln1118_43' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1946 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i24 %sub_ln703_53 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1946 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i24 %sub_ln703_53 to i34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1947 'sext' 'sext_ln1118_52' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1948 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_44 = mul i34 391, %sext_ln1118_52" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 1948 'mul' 'mul_ln1118_44' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1949 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_45 = mul nsw i35 946, %sext_ln1118_34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 1949 'mul' 'mul_ln1118_45' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_50)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_52, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1950 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1951 [1/1] (1.94ns)   --->   "%add_ln700_40 = add i15 1, %p_Result_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1951 'add' 'add_ln700_40' <Predicate = (!icmp_ln851_50)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_50)   --->   "%select_ln851_50 = select i1 %icmp_ln851_50, i15 %p_Result_10, i15 %add_ln700_40" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1952 'select' 'select_ln851_50' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1953 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_50 = select i1 %tmp_85, i15 %select_ln851_50, i15 %p_Result_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 1953 'select' 'select_ln850_50' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_55)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_54, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1954 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1955 [1/1] (1.94ns)   --->   "%add_ln700_44 = add i15 1, %p_Result_15_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1955 'add' 'add_ln700_44' <Predicate = (!icmp_ln851_55)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_55)   --->   "%select_ln851_55 = select i1 %icmp_ln851_55, i15 %p_Result_15_5, i15 %add_ln700_44" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1956 'select' 'select_ln851_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1957 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_55 = select i1 %tmp_90, i15 %select_ln851_55, i15 %p_Result_15_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 1957 'select' 'select_ln850_55' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1958 [1/2] (3.25ns)   --->   "%mid_V_load_54 = load i24* %mid_V_addr_62, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1958 'load' 'mid_V_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_50 : Operation 1959 [1/2] (3.25ns)   --->   "%mid_V_load_55 = load i24* %mid_V_addr_63, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 1959 'load' 'mid_V_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_50 : Operation 1960 [1/1] (0.00ns)   --->   "%mid_V_addr_64 = getelementptr [64 x i24]* %mid_V, i64 0, i64 56" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1960 'getelementptr' 'mid_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1961 [2/2] (3.25ns)   --->   "%mid_V_load_56 = load i24* %mid_V_addr_64, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1961 'load' 'mid_V_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_50 : Operation 1962 [1/1] (0.00ns)   --->   "%mid_V_addr_65 = getelementptr [64 x i24]* %mid_V, i64 0, i64 63" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1962 'getelementptr' 'mid_V_addr_65' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1963 [2/2] (3.25ns)   --->   "%mid_V_load_57 = load i24* %mid_V_addr_65, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 1963 'load' 'mid_V_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_50 : Operation 1964 [1/1] (0.00ns)   --->   "%trunc_ln281_25 = trunc i5 %quant_5_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1964 'trunc' 'trunc_ln281_25' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1965 [1/1] (1.73ns)   --->   "%add_ln281_5 = add i4 -1, %trunc_ln281_25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1965 'add' 'add_ln281_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1966 [1/1] (0.00ns)   --->   "%fdc_data_addr_19 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 17" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1966 'getelementptr' 'fdc_data_addr_19' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln281_18 = sext i8 %add_ln281_68 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1967 'sext' 'sext_ln281_18' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1968 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_18, i11* %fdc_data_addr_19, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1968 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_50 : Operation 1969 [1/1] (0.00ns)   --->   "%trunc_ln281_70 = trunc i5 %quant_20_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1969 'trunc' 'trunc_ln281_70' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1970 [1/1] (1.73ns)   --->   "%add_ln281_20 = add i4 -1, %trunc_ln281_70" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1970 'add' 'add_ln281_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1971 [1/1] (0.00ns)   --->   "%fdc_data_addr_27 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1971 'getelementptr' 'fdc_data_addr_27' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1972 [1/1] (0.00ns)   --->   "%sext_ln281_26 = sext i8 %add_ln281_76 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1972 'sext' 'sext_ln281_26' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1973 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_26, i11* %fdc_data_addr_27, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1973 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_50 : Operation 1974 [1/1] (0.00ns)   --->   "%trunc_ln281_114 = trunc i5 %quant_28_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1974 'trunc' 'trunc_ln281_114' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1975 [1/1] (1.73ns)   --->   "%add_ln281_28 = add i4 -1, %trunc_ln281_114" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1975 'add' 'add_ln281_28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1976 [1/1] (0.00ns)   --->   "%trunc_ln281_s = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_55, i32 10, i32 14)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1976 'partselect' 'trunc_ln281_s' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_55, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1977 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1978 [1/1] (0.00ns)   --->   "%trunc_ln281_170 = trunc i5 %quant_44_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1978 'trunc' 'trunc_ln281_170' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1979 [1/1] (1.73ns)   --->   "%add_ln281_44 = add i4 -1, %trunc_ln281_170" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1979 'add' 'add_ln281_44' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1980 [1/1] (0.00ns)   --->   "%trunc_ln281_88 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_47, i32 10, i32 14)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1980 'partselect' 'trunc_ln281_88' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1981 [1/1] (0.00ns)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_47, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 1981 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>

State 51 <SV = 31> <Delay = 3.89>
ST_51 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_32)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_30, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1982 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1983 [1/1] (1.66ns)   --->   "%icmp_ln851_32 = icmp eq i9 %trunc_ln851_40, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1983 'icmp' 'icmp_ln851_32' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1984 [1/1] (0.00ns)   --->   "%trunc_ln851_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_30, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1984 'partselect' 'trunc_ln851_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1985 [1/1] (2.07ns)   --->   "%add_ln851_6 = add i16 1, %trunc_ln851_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1985 'add' 'add_ln851_6' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_32)   --->   "%select_ln851_32 = select i1 %icmp_ln851_32, i16 %trunc_ln851_6, i16 %add_ln851_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1986 'select' 'select_ln851_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1987 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_32 = select i1 %tmp_67, i16 %select_ln851_32, i16 %trunc_ln851_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1987 'select' 'select_ln850_32' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_39)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_31, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1988 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1989 [1/1] (1.66ns)   --->   "%icmp_ln851_39 = icmp eq i9 %trunc_ln851_45, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1989 'icmp' 'icmp_ln851_39' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1990 [1/1] (0.00ns)   --->   "%trunc_ln851_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_31, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1990 'partselect' 'trunc_ln851_7' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1991 [1/1] (2.07ns)   --->   "%add_ln851_7 = add i16 1, %trunc_ln851_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1991 'add' 'add_ln851_7' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_39)   --->   "%select_ln851_39 = select i1 %icmp_ln851_39, i16 %trunc_ln851_7, i16 %add_ln851_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1992 'select' 'select_ln851_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1993 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_39 = select i1 %tmp_74, i16 %select_ln851_39, i16 %trunc_ln851_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1993 'select' 'select_ln850_39' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_41)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_37, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1994 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1995 [1/1] (2.07ns)   --->   "%add_ln700_33 = add i16 1, %p_Result_3_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1995 'add' 'add_ln700_33' <Predicate = (!icmp_ln851_41)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_41)   --->   "%select_ln851_41 = select i1 %icmp_ln851_41, i16 %p_Result_3_4, i16 %add_ln700_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1996 'select' 'select_ln851_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1997 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_41 = select i1 %tmp_76, i16 %select_ln851_41, i16 %p_Result_3_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 1997 'select' 'select_ln850_41' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_48)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1998 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1999 [1/1] (2.07ns)   --->   "%add_ln700_39 = add i16 1, %p_Result_24_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 1999 'add' 'add_ln700_39' <Predicate = (!icmp_ln851_48)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_48)   --->   "%select_ln851_48 = select i1 %icmp_ln851_48, i16 %p_Result_24_4, i16 %add_ln700_39" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2000 'select' 'select_ln851_48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2001 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_48 = select i1 %tmp_83, i16 %select_ln851_48, i16 %p_Result_24_4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2001 'select' 'select_ln850_48' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2002 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_40 = mul i33 602, %sext_ln1118_48" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2002 'mul' 'mul_ln1118_40' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2003 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_41 = mul i33 710, %sext_ln1118_49" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2003 'mul' 'mul_ln1118_41' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2004 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1118_42 = mul i33 -200, %sext_ln1118_50" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2004 'mul' 'mul_ln1118_42' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2005 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1192_5 = mul i33 -569, %sext_ln1192_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2005 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2006 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_10)   --->   "%mul_ln1193_10 = mul i33 -851, %sext_ln1193_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2006 'mul' 'mul_ln1193_10' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2007 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_11)   --->   "%mul_ln1193_11 = mul i33 -1004, %sext_ln1193_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2007 'mul' 'mul_ln1193_11' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2008 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_43 = mul i33 277, %sext_ln1118_51" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2008 'mul' 'mul_ln1118_43' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2009 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_44 = mul i34 391, %sext_ln1118_52" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2009 'mul' 'mul_ln1118_44' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2010 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_45 = mul nsw i35 946, %sext_ln1118_34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2010 'mul' 'mul_ln1118_45' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 2011 [1/1] (2.31ns)   --->   "%add_ln703_55 = add i24 %mid_V_load_49, %mid_V_load_48" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 2011 'add' 'add_ln703_55' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2012 [1/1] (2.31ns)   --->   "%add_ln703_56 = add i24 %mid_V_load_51, %mid_V_load_50" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 2012 'add' 'add_ln703_56' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2013 [1/1] (2.31ns)   --->   "%add_ln703_57 = add i24 %mid_V_load_53, %mid_V_load_52" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 2013 'add' 'add_ln703_57' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2014 [1/1] (2.31ns)   --->   "%add_ln703_58 = add i24 %mid_V_load_55, %mid_V_load_54" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 2014 'add' 'add_ln703_58' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2015 [1/1] (2.31ns)   --->   "%sub_ln703_57 = sub i24 %mid_V_load_54, %mid_V_load_55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:241]   --->   Operation 2015 'sub' 'sub_ln703_57' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2016 [1/1] (2.31ns)   --->   "%sub_ln703_58 = sub i24 %mid_V_load_52, %mid_V_load_53" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:242]   --->   Operation 2016 'sub' 'sub_ln703_58' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2017 [1/1] (2.31ns)   --->   "%sub_ln703_59 = sub i24 %mid_V_load_50, %mid_V_load_51" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:243]   --->   Operation 2017 'sub' 'sub_ln703_59' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2018 [1/1] (2.31ns)   --->   "%sub_ln703_60 = sub i24 %mid_V_load_48, %mid_V_load_49" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:244]   --->   Operation 2018 'sub' 'sub_ln703_60' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2019 [1/2] (3.25ns)   --->   "%mid_V_load_56 = load i24* %mid_V_addr_64, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 2019 'load' 'mid_V_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_51 : Operation 2020 [1/2] (3.25ns)   --->   "%mid_V_load_57 = load i24* %mid_V_addr_65, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 2020 'load' 'mid_V_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_51 : Operation 2021 [1/1] (0.00ns)   --->   "%mid_V_addr_66 = getelementptr [64 x i24]* %mid_V, i64 0, i64 57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 2021 'getelementptr' 'mid_V_addr_66' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2022 [2/2] (3.25ns)   --->   "%mid_V_load_58 = load i24* %mid_V_addr_66, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 2022 'load' 'mid_V_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_51 : Operation 2023 [1/1] (0.00ns)   --->   "%mid_V_addr_67 = getelementptr [64 x i24]* %mid_V, i64 0, i64 62" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 2023 'getelementptr' 'mid_V_addr_67' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2024 [2/2] (3.25ns)   --->   "%mid_V_load_59 = load i24* %mid_V_addr_67, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 2024 'load' 'mid_V_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_51 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_52)   --->   "%trunc_ln281_24 = trunc i15 %select_ln850_50 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2025 'trunc' 'trunc_ln281_24' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_52)   --->   "%zext_ln281_11 = zext i5 %quant_5_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2026 'zext' 'zext_ln281_11' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_52)   --->   "%ashr_ln281_4 = ashr i15 %select_ln850_50, %zext_ln281_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2027 'ashr' 'ashr_ln281_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2028 [1/1] (0.00ns)   --->   "%zext_ln281_12 = zext i4 %add_ln281_5 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2028 'zext' 'zext_ln281_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_52)   --->   "%shl_ln281_4 = shl i10 1, %zext_ln281_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2029 'shl' 'shl_ln281_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_52)   --->   "%and_ln281_4 = and i10 %shl_ln281_4, %trunc_ln281_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2030 'and' 'and_ln281_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_52)   --->   "%lshr_ln281_4 = lshr i10 %and_ln281_4, %zext_ln281_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2031 'lshr' 'lshr_ln281_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_52)   --->   "%trunc_ln281_26 = trunc i15 %ashr_ln281_4 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2032 'trunc' 'trunc_ln281_26' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_52)   --->   "%trunc_ln281_27 = trunc i10 %lshr_ln281_4 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2033 'trunc' 'trunc_ln281_27' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2034 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_52 = add i8 %trunc_ln281_26, %trunc_ln281_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2034 'add' 'add_ln281_52' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2035 [1/1] (0.00ns)   --->   "%trunc_ln281_42 = trunc i5 %quant_11_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2035 'trunc' 'trunc_ln281_42' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2036 [1/1] (1.73ns)   --->   "%add_ln281_11 = add i4 -1, %trunc_ln281_42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2036 'add' 'add_ln281_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_69)   --->   "%trunc_ln281_69 = trunc i15 %select_ln850_43 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2037 'trunc' 'trunc_ln281_69' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_69)   --->   "%zext_ln281_47 = zext i5 %quant_20_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2038 'zext' 'zext_ln281_47' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_69)   --->   "%ashr_ln281_19 = ashr i15 %select_ln850_43, %zext_ln281_47" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2039 'ashr' 'ashr_ln281_19' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln281_48 = zext i4 %add_ln281_20 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2040 'zext' 'zext_ln281_48' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_69)   --->   "%shl_ln281_19 = shl i10 1, %zext_ln281_48" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2041 'shl' 'shl_ln281_19' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_69)   --->   "%and_ln281_19 = and i10 %shl_ln281_19, %trunc_ln281_69" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2042 'and' 'and_ln281_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_69)   --->   "%lshr_ln281_19 = lshr i10 %and_ln281_19, %zext_ln281_48" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2043 'lshr' 'lshr_ln281_19' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_69)   --->   "%trunc_ln281_71 = trunc i15 %ashr_ln281_19 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2044 'trunc' 'trunc_ln281_71' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_69)   --->   "%trunc_ln281_72 = trunc i10 %lshr_ln281_19 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2045 'trunc' 'trunc_ln281_72' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2046 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_69 = add i8 %trunc_ln281_71, %trunc_ln281_72" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2046 'add' 'add_ln281_69' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_77)   --->   "%trunc_ln281_113 = trunc i15 %select_ln850_44 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2047 'trunc' 'trunc_ln281_113' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_77)   --->   "%zext_ln281_64 = zext i5 %quant_28_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2048 'zext' 'zext_ln281_64' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_77)   --->   "%ashr_ln281_27 = ashr i15 %select_ln850_44, %zext_ln281_64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2049 'ashr' 'ashr_ln281_27' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln281_65 = zext i4 %add_ln281_28 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2050 'zext' 'zext_ln281_65' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_77)   --->   "%shl_ln281_27 = shl i10 1, %zext_ln281_65" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2051 'shl' 'shl_ln281_27' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_77)   --->   "%and_ln281_27 = and i10 %shl_ln281_27, %trunc_ln281_113" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2052 'and' 'and_ln281_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_77)   --->   "%lshr_ln281_27 = lshr i10 %and_ln281_27, %zext_ln281_65" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2053 'lshr' 'lshr_ln281_27' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_77)   --->   "%trunc_ln281_115 = trunc i15 %ashr_ln281_27 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2054 'trunc' 'trunc_ln281_115' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_77)   --->   "%trunc_ln281_116 = trunc i10 %lshr_ln281_27 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2055 'trunc' 'trunc_ln281_116' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2056 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_77 = add i7 %trunc_ln281_115, %trunc_ln281_116" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2056 'add' 'add_ln281_77' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2057 [1/1] (0.00ns)   --->   "%fdc_data_addr_43 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2057 'getelementptr' 'fdc_data_addr_43' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln281_44 = sext i7 %add_ln281_92 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2058 'sext' 'sext_ln281_44' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2059 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_44, i11* %fdc_data_addr_43, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2059 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_51 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_93)   --->   "%trunc_ln281_169 = trunc i15 %select_ln850_46 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2060 'trunc' 'trunc_ln281_169' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_93)   --->   "%zext_ln281_94 = zext i5 %quant_44_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2061 'zext' 'zext_ln281_94' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_93)   --->   "%ashr_ln281_41 = ashr i15 %select_ln850_46, %zext_ln281_94" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2062 'ashr' 'ashr_ln281_41' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln281_95 = zext i4 %add_ln281_44 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2063 'zext' 'zext_ln281_95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_93)   --->   "%shl_ln281_41 = shl i10 1, %zext_ln281_95" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2064 'shl' 'shl_ln281_41' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_93)   --->   "%and_ln281_41 = and i10 %shl_ln281_41, %trunc_ln281_169" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2065 'and' 'and_ln281_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_93)   --->   "%lshr_ln281_41 = lshr i10 %and_ln281_41, %zext_ln281_95" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2066 'lshr' 'lshr_ln281_41' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_93)   --->   "%trunc_ln281_171 = trunc i15 %ashr_ln281_41 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2067 'trunc' 'trunc_ln281_171' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_93)   --->   "%trunc_ln281_172 = trunc i10 %lshr_ln281_41 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2068 'trunc' 'trunc_ln281_172' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2069 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_93 = add i7 %trunc_ln281_171, %trunc_ln281_172" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2069 'add' 'add_ln281_93' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2070 [1/1] (0.00ns)   --->   "%fdc_data_addr_51 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 47" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2070 'getelementptr' 'fdc_data_addr_51' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln281_54 = sext i7 %add_ln281_100 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2071 'sext' 'sext_ln281_54' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2072 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_54, i11* %fdc_data_addr_51, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2072 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_51 : Operation 2073 [1/1] (0.00ns)   --->   "%trunc_ln281_107 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_39, i32 10, i32 15)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2073 'partselect' 'trunc_ln281_107' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_39, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2074 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>

State 52 <SV = 32> <Delay = 3.98>
ST_52 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_60)   --->   "%trunc_ln281_6 = trunc i16 %select_ln850_32 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2075 'trunc' 'trunc_ln281_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i16 %select_ln850_41 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2076 'sext' 'sext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2077 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_38 = mul i26 362, %sext_ln1118_46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2077 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i16 %select_ln850_48 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2078 'sext' 'sext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2079 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_39 = mul i26 362, %sext_ln1118_47" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2079 'mul' 'mul_ln1118_39' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2080 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1118_42 = mul i33 -200, %sext_ln1118_50" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2080 'mul' 'mul_ln1118_42' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2081 [1/1] (0.00ns)   --->   "%tmp_16 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_40, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2081 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2082 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_16, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2082 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2083 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i33 %shl_ln728_14, %mul_ln1118_42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2083 'add' 'add_ln1192_40' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2084 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_40, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2084 'partselect' 'trunc_ln708_23' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2085 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1192_5 = mul i33 -569, %sext_ln1192_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2085 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2086 [1/1] (0.00ns)   --->   "%tmp_25 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_41, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2086 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2087 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_25, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2087 'bitconcatenate' 'shl_ln728_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2088 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i33 %shl_ln728_15, %mul_ln1192_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2088 'add' 'add_ln1192_41' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2089 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_41, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2089 'partselect' 'trunc_ln708_24' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2090 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_10)   --->   "%mul_ln1193_10 = mul i33 -851, %sext_ln1193_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2090 'mul' 'mul_ln1193_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2091 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_10 = add i33 %shl_ln728_15, %mul_ln1193_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2091 'add' 'add_ln1193_10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_10, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2092 'partselect' 'trunc_ln708_25' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2093 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_11)   --->   "%mul_ln1193_11 = mul i33 -1004, %sext_ln1193_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2093 'mul' 'mul_ln1193_11' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2094 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_11 = add i33 %shl_ln728_14, %mul_ln1193_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2094 'add' 'add_ln1193_11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2095 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_11, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2095 'partselect' 'trunc_ln708_26' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2096 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_43 = mul i33 277, %sext_ln1118_51" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2096 'mul' 'mul_ln1118_43' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2097 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_44 = mul i34 391, %sext_ln1118_52" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2097 'mul' 'mul_ln1118_44' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2098 [1/1] (0.00ns)   --->   "%trunc_ln1192_5 = trunc i34 %mul_ln1118_44 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2098 'trunc' 'trunc_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2099 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_45 = mul nsw i35 946, %sext_ln1118_34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2099 'mul' 'mul_ln1118_45' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln703_48 = sext i24 %sub_ln703_57 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2100 'sext' 'sext_ln703_48' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln703_49 = sext i24 %sub_ln703_60 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2101 'sext' 'sext_ln703_49' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2102 [1/1] (2.31ns)   --->   "%add_ln1192_45 = add nsw i25 %sext_ln703_48, %sext_ln703_49" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2102 'add' 'add_ln1192_45' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln703_50 = sext i24 %sub_ln703_58 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2103 'sext' 'sext_ln703_50' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln703_51 = sext i24 %sub_ln703_59 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2104 'sext' 'sext_ln703_51' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2105 [1/1] (2.31ns)   --->   "%add_ln1192_46 = add nsw i25 %sext_ln703_50, %sext_ln703_51" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2105 'add' 'add_ln1192_46' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2106 [1/1] (2.31ns)   --->   "%add_ln703_59 = add i24 %add_ln703_58, %add_ln703_55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:249]   --->   Operation 2106 'add' 'add_ln703_59' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2107 [1/1] (2.31ns)   --->   "%add_ln703_60 = add i24 %add_ln703_57, %add_ln703_56" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:250]   --->   Operation 2107 'add' 'add_ln703_60' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2108 [1/1] (2.31ns)   --->   "%sub_ln703_61 = sub i24 %add_ln703_56, %add_ln703_57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:251]   --->   Operation 2108 'sub' 'sub_ln703_61' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2109 [1/1] (2.31ns)   --->   "%sub_ln703_62 = sub i24 %add_ln703_55, %add_ln703_58" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:252]   --->   Operation 2109 'sub' 'sub_ln703_62' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2110 [1/2] (3.25ns)   --->   "%mid_V_load_58 = load i24* %mid_V_addr_66, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 2110 'load' 'mid_V_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_52 : Operation 2111 [1/2] (3.25ns)   --->   "%mid_V_load_59 = load i24* %mid_V_addr_67, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 2111 'load' 'mid_V_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_52 : Operation 2112 [1/1] (0.00ns)   --->   "%mid_V_addr_68 = getelementptr [64 x i24]* %mid_V, i64 0, i64 58" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 2112 'getelementptr' 'mid_V_addr_68' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2113 [2/2] (3.25ns)   --->   "%mid_V_load_60 = load i24* %mid_V_addr_68, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 2113 'load' 'mid_V_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_52 : Operation 2114 [1/1] (0.00ns)   --->   "%mid_V_addr_69 = getelementptr [64 x i24]* %mid_V, i64 0, i64 61" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 2114 'getelementptr' 'mid_V_addr_69' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2115 [2/2] (3.25ns)   --->   "%mid_V_load_61 = load i24* %mid_V_addr_69, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 2115 'load' 'mid_V_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_52 : Operation 2116 [1/1] (0.00ns)   --->   "%fdc_data_addr_4 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2116 'getelementptr' 'fdc_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln281_5 = sext i8 %add_ln281_46 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2117 'sext' 'sext_ln281_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2118 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_5, i11* %fdc_data_addr_4, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2118 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_52 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_60)   --->   "%zext_ln281_26 = zext i5 %quant_11_read_1 to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2119 'zext' 'zext_ln281_26' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_60)   --->   "%ashr_ln281_10 = ashr i16 %select_ln850_32, %zext_ln281_26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2120 'ashr' 'ashr_ln281_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln281_27 = zext i4 %add_ln281_11 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2121 'zext' 'zext_ln281_27' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_60)   --->   "%shl_ln281_10 = shl i9 1, %zext_ln281_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2122 'shl' 'shl_ln281_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_60)   --->   "%and_ln281_10 = and i9 %shl_ln281_10, %trunc_ln281_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2123 'and' 'and_ln281_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_60)   --->   "%lshr_ln281_10 = lshr i9 %and_ln281_10, %zext_ln281_27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2124 'lshr' 'lshr_ln281_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_60)   --->   "%zext_ln281_28 = zext i9 %lshr_ln281_10 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2125 'zext' 'zext_ln281_28' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_60)   --->   "%trunc_ln281_43 = trunc i16 %ashr_ln281_10 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2126 'trunc' 'trunc_ln281_43' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2127 [1/1] (3.98ns) (out node of the LUT)   --->   "%add_ln281_60 = add i10 %trunc_ln281_43, %zext_ln281_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2127 'add' 'add_ln281_60' <Predicate = true> <Delay = 3.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2128 [1/1] (0.00ns)   --->   "%fdc_data_addr_36 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 39" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2128 'getelementptr' 'fdc_data_addr_36' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2129 [1/1] (0.00ns)   --->   "%sext_ln281_35 = sext i7 %add_ln281_85 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2129 'sext' 'sext_ln281_35' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2130 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_35, i11* %fdc_data_addr_36, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2130 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 53 <SV = 33> <Delay = 4.33>
ST_53 : Operation 2131 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_38 = mul i26 362, %sext_ln1118_46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2131 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2132 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_39 = mul i26 362, %sext_ln1118_47" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2132 'mul' 'mul_ln1118_39' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2133 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i34 %mul_ln1118_44 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2133 'sext' 'sext_ln1118_53' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2134 [1/1] (0.00ns)   --->   "%tmp_26 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_43, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2134 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2135 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_26, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2135 'bitconcatenate' 'shl_ln728_16' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i33 %shl_ln728_16 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2136 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2137 [1/1] (0.00ns)   --->   "%zext_ln703_10 = zext i35 %sext_ln1118_53 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2137 'zext' 'zext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2138 [1/1] (2.67ns)   --->   "%add_ln1192_43 = add nsw i36 %sext_ln728_5, %zext_ln703_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2138 'add' 'add_ln1192_43' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln703_11 = zext i35 %mul_ln1118_45 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2139 'zext' 'zext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2140 [1/1] (2.67ns)   --->   "%sub_ln1193_10 = sub nsw i36 %sext_ln728_5, %zext_ln703_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2140 'sub' 'sub_ln1193_10' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2141 [1/1] (2.31ns)   --->   "%add_ln703_53 = add i24 %trunc_ln708_23, %trunc_ln708_25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:264]   --->   Operation 2141 'add' 'add_ln703_53' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2142 [1/1] (2.31ns)   --->   "%sub_ln703_55 = sub i24 %trunc_ln708_26, %trunc_ln708_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:265]   --->   Operation 2142 'sub' 'sub_ln703_55' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2143 [1/1] (2.31ns)   --->   "%sub_ln703_56 = sub i24 %trunc_ln708_23, %trunc_ln708_25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:266]   --->   Operation 2143 'sub' 'sub_ln703_56' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2144 [1/1] (2.31ns)   --->   "%add_ln703_54 = add i24 %trunc_ln708_26, %trunc_ln708_24" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:267]   --->   Operation 2144 'add' 'add_ln703_54' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2145 [1/1] (0.00ns)   --->   "%p_Result_9_5 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_43, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2145 'partselect' 'p_Result_9_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2146 [1/1] (0.00ns)   --->   "%p_Result_11_5 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_43, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2146 'partselect' 'p_Result_11_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2147 [1/1] (1.66ns)   --->   "%icmp_ln851_53 = icmp eq i9 %p_Result_11_5, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2147 'icmp' 'icmp_ln851_53' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2148 [1/1] (0.00ns)   --->   "%p_Result_12_5 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_55, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2148 'partselect' 'p_Result_12_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2149 [1/1] (0.00ns)   --->   "%trunc_ln851_57 = trunc i24 %sub_ln703_55 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2149 'trunc' 'trunc_ln851_57' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2150 [1/1] (1.66ns)   --->   "%icmp_ln851_54 = icmp eq i9 %trunc_ln851_57, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2150 'icmp' 'icmp_ln851_54' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2151 [1/1] (0.00ns)   --->   "%p_Result_18_5 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_56, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2151 'partselect' 'p_Result_18_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2152 [1/1] (0.00ns)   --->   "%trunc_ln851_59 = trunc i24 %sub_ln703_56 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2152 'trunc' 'trunc_ln851_59' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2153 [1/1] (1.66ns)   --->   "%icmp_ln851_56 = icmp eq i9 %trunc_ln851_59, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2153 'icmp' 'icmp_ln851_56' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2154 [1/1] (0.00ns)   --->   "%p_Result_21_5 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_10, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2154 'partselect' 'p_Result_21_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2155 [1/1] (0.00ns)   --->   "%p_Result_23_5 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_10, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2155 'partselect' 'p_Result_23_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2156 [1/1] (1.66ns)   --->   "%icmp_ln851_57 = icmp eq i9 %p_Result_23_5, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2156 'icmp' 'icmp_ln851_57' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i25 %add_ln1192_45 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2157 'sext' 'sext_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2158 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_48 = mul i33 602, %sext_ln1118_56" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2158 'mul' 'mul_ln1118_48' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2159 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i25 %add_ln1192_46 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2159 'sext' 'sext_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2160 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_49 = mul i33 710, %sext_ln1118_57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2160 'mul' 'mul_ln1118_49' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln703_52 = sext i24 %sub_ln703_61 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2161 'sext' 'sext_ln703_52' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln703_53 = sext i24 %sub_ln703_62 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2162 'sext' 'sext_ln703_53' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2163 [1/1] (2.31ns)   --->   "%add_ln1192_49 = add nsw i25 %sext_ln703_53, %sext_ln703_52" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2163 'add' 'add_ln1192_49' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2164 [1/1] (2.31ns)   --->   "%add_ln703_61 = add i24 %add_ln703_59, %add_ln703_60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:260]   --->   Operation 2164 'add' 'add_ln703_61' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2165 [1/1] (2.31ns)   --->   "%sub_ln703_63 = sub i24 %add_ln703_59, %add_ln703_60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:261]   --->   Operation 2165 'sub' 'sub_ln703_63' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2166 [1/1] (0.00ns)   --->   "%p_Result_13 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_61, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2166 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2167 [1/1] (0.00ns)   --->   "%trunc_ln851_62 = trunc i24 %add_ln703_61 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2167 'trunc' 'trunc_ln851_62' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2168 [1/1] (1.66ns)   --->   "%icmp_ln851_60 = icmp eq i9 %trunc_ln851_62, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2168 'icmp' 'icmp_ln851_60' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2169 [1/1] (0.00ns)   --->   "%p_Result_15_6 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_63, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2169 'partselect' 'p_Result_15_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2170 [1/1] (0.00ns)   --->   "%trunc_ln851_66 = trunc i24 %sub_ln703_63 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2170 'trunc' 'trunc_ln851_66' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2171 [1/1] (1.66ns)   --->   "%icmp_ln851_65 = icmp eq i9 %trunc_ln851_66, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2171 'icmp' 'icmp_ln851_65' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2172 [1/2] (3.25ns)   --->   "%mid_V_load_60 = load i24* %mid_V_addr_68, align 8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 2172 'load' 'mid_V_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_53 : Operation 2173 [1/2] (3.25ns)   --->   "%mid_V_load_61 = load i24* %mid_V_addr_69, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 2173 'load' 'mid_V_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_53 : Operation 2174 [1/1] (0.00ns)   --->   "%mid_V_addr_70 = getelementptr [64 x i24]* %mid_V, i64 0, i64 59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 2174 'getelementptr' 'mid_V_addr_70' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2175 [2/2] (3.25ns)   --->   "%mid_V_load_62 = load i24* %mid_V_addr_70, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 2175 'load' 'mid_V_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_53 : Operation 2176 [1/1] (0.00ns)   --->   "%mid_V_addr_71 = getelementptr [64 x i24]* %mid_V, i64 0, i64 60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 2176 'getelementptr' 'mid_V_addr_71' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2177 [2/2] (3.25ns)   --->   "%mid_V_load_63 = load i24* %mid_V_addr_71, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 2177 'load' 'mid_V_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_53 : Operation 2178 [1/1] (0.00ns)   --->   "%fdc_data_addr_11 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2178 'getelementptr' 'fdc_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2179 [1/1] (0.00ns)   --->   "%sext_ln281_10 = sext i10 %add_ln281_60 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2179 'sext' 'sext_ln281_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2180 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_10, i11* %fdc_data_addr_11, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2180 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_53 : Operation 2181 [1/1] (0.00ns)   --->   "%zext_ln281_117 = zext i1 %tmp_125 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2181 'zext' 'zext_ln281_117' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2182 [1/1] (0.00ns)   --->   "%sext_ln281_67 = sext i6 %trunc_ln281_107 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2182 'sext' 'sext_ln281_67' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2183 [1/1] (1.82ns)   --->   "%add_ln281_108 = add i7 %zext_ln281_117, %sext_ln281_67" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2183 'add' 'add_ln281_108' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2184 [1/1] (0.00ns)   --->   "%fdc_data_addr_59 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 49" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2184 'getelementptr' 'fdc_data_addr_59' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln281_68 = sext i7 %add_ln281_108 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2185 'sext' 'sext_ln281_68' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2186 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_68, i11* %fdc_data_addr_59, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2186 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 54 <SV = 34> <Delay = 3.97>
ST_54 : Operation 2187 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_38 = mul i26 362, %sext_ln1118_46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2187 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2188 [1/1] (0.00ns)   --->   "%trunc_ln851_48 = trunc i26 %mul_ln1118_38 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2188 'trunc' 'trunc_ln851_48' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2189 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_39 = mul i26 362, %sext_ln1118_47" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2189 'mul' 'mul_ln1118_39' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2190 [1/1] (0.00ns)   --->   "%trunc_ln851_53 = trunc i26 %mul_ln1118_39 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2190 'trunc' 'trunc_ln851_53' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2191 [1/1] (2.59ns)   --->   "%add_ln708_5 = add i33 %trunc_ln1192_5, %shl_ln728_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2191 'add' 'add_ln708_5' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln703_46 = sext i24 %add_ln703_54 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2192 'sext' 'sext_ln703_46' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln703_47 = sext i24 %add_ln703_53 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2193 'sext' 'sext_ln703_47' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2194 [1/1] (2.31ns)   --->   "%add_ln1192_44 = add nsw i25 %sext_ln703_47, %sext_ln703_46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2194 'add' 'add_ln1192_44' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2195 [1/1] (0.00ns)   --->   "%p_Result_3_5 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_44, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2195 'partselect' 'p_Result_3_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2196 [1/1] (0.00ns)   --->   "%trunc_ln851_55 = trunc i25 %add_ln1192_44 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2196 'trunc' 'trunc_ln851_55' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2197 [1/1] (1.66ns)   --->   "%icmp_ln851_51 = icmp eq i9 %trunc_ln851_55, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2197 'icmp' 'icmp_ln851_51' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_53)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_5, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2198 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2199 [1/1] (1.94ns)   --->   "%add_ln700_42 = add i15 1, %p_Result_9_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2199 'add' 'add_ln700_42' <Predicate = (!icmp_ln851_53)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_53)   --->   "%select_ln851_53 = select i1 %icmp_ln851_53, i15 %p_Result_9_5, i15 %add_ln700_42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2200 'select' 'select_ln851_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2201 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_53 = select i1 %tmp_88, i15 %select_ln851_53, i15 %p_Result_9_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2201 'select' 'select_ln850_53' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_54)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_55, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2202 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2203 [1/1] (1.94ns)   --->   "%add_ln700_43 = add i15 1, %p_Result_12_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2203 'add' 'add_ln700_43' <Predicate = (!icmp_ln851_54)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_54)   --->   "%select_ln851_54 = select i1 %icmp_ln851_54, i15 %p_Result_12_5, i15 %add_ln700_43" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2204 'select' 'select_ln851_54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2205 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_54 = select i1 %tmp_89, i15 %select_ln851_54, i15 %p_Result_12_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2205 'select' 'select_ln850_54' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_56)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_56, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2206 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2207 [1/1] (1.94ns)   --->   "%add_ln700_45 = add i15 1, %p_Result_18_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2207 'add' 'add_ln700_45' <Predicate = (!icmp_ln851_56)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_56)   --->   "%select_ln851_56 = select i1 %icmp_ln851_56, i15 %p_Result_18_5, i15 %add_ln700_45" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2208 'select' 'select_ln851_56' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2209 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_56 = select i1 %tmp_91, i15 %select_ln851_56, i15 %p_Result_18_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2209 'select' 'select_ln850_56' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_57)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_10, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2210 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2211 [1/1] (1.94ns)   --->   "%add_ln700_46 = add i15 1, %p_Result_21_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2211 'add' 'add_ln700_46' <Predicate = (!icmp_ln851_57)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_57)   --->   "%select_ln851_57 = select i1 %icmp_ln851_57, i15 %p_Result_21_5, i15 %add_ln700_46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2212 'select' 'select_ln851_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2213 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_57 = select i1 %tmp_92, i15 %select_ln851_57, i15 %p_Result_21_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2213 'select' 'select_ln850_57' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2214 [1/1] (2.31ns)   --->   "%sub_ln1193_11 = sub i25 %sext_ln703_46, %sext_ln703_47" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2214 'sub' 'sub_ln1193_11' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2215 [1/1] (0.00ns)   --->   "%p_Result_24_5 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_11, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2215 'partselect' 'p_Result_24_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln851_60 = trunc i25 %sub_ln1193_11 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2216 'trunc' 'trunc_ln851_60' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2217 [1/1] (1.66ns)   --->   "%icmp_ln851_58 = icmp eq i9 %trunc_ln851_60, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2217 'icmp' 'icmp_ln851_58' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2218 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_48 = mul i33 602, %sext_ln1118_56" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2218 'mul' 'mul_ln1118_48' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2219 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_49 = mul i33 710, %sext_ln1118_57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2219 'mul' 'mul_ln1118_49' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i24 %sub_ln703_60 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2220 'sext' 'sext_ln1118_58' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2221 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_50 = mul i33 -200, %sext_ln1118_58" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2221 'mul' 'mul_ln1118_50' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i24 %sub_ln703_59 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2222 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2223 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1192_6 = mul i33 -569, %sext_ln1192_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2223 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln1193_12 = sext i24 %sub_ln703_58 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2224 'sext' 'sext_ln1193_12' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2225 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_12)   --->   "%mul_ln1193_12 = mul i33 -851, %sext_ln1193_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2225 'mul' 'mul_ln1193_12' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln1193_13 = sext i24 %sub_ln703_57 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2226 'sext' 'sext_ln1193_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2227 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_13)   --->   "%mul_ln1193_13 = mul i33 -1004, %sext_ln1193_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2227 'mul' 'mul_ln1193_13' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i25 %add_ln1192_49 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2228 'sext' 'sext_ln1118_59' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2229 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_51 = mul i33 277, %sext_ln1118_59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2229 'mul' 'mul_ln1118_51' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i24 %sub_ln703_62 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2230 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i24 %sub_ln703_62 to i34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2231 'sext' 'sext_ln1118_60' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2232 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_52 = mul i34 391, %sext_ln1118_60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2232 'mul' 'mul_ln1118_52' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2233 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_53 = mul nsw i35 946, %sext_ln1118_39" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2233 'mul' 'mul_ln1118_53' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_60)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_61, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2234 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2235 [1/1] (1.94ns)   --->   "%add_ln700_48 = add i15 1, %p_Result_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2235 'add' 'add_ln700_48' <Predicate = (!icmp_ln851_60)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_60)   --->   "%select_ln851_60 = select i1 %icmp_ln851_60, i15 %p_Result_13, i15 %add_ln700_48" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2236 'select' 'select_ln851_60' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2237 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_60 = select i1 %tmp_95, i15 %select_ln851_60, i15 %p_Result_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2237 'select' 'select_ln850_60' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_65)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_63, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2238 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2239 [1/1] (1.94ns)   --->   "%add_ln700_52 = add i15 1, %p_Result_15_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2239 'add' 'add_ln700_52' <Predicate = (!icmp_ln851_65)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_65)   --->   "%select_ln851_65 = select i1 %icmp_ln851_65, i15 %p_Result_15_6, i15 %add_ln700_52" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2240 'select' 'select_ln851_65' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2241 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_65 = select i1 %tmp_100, i15 %select_ln851_65, i15 %p_Result_15_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2241 'select' 'select_ln850_65' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2242 [1/2] (3.25ns)   --->   "%mid_V_load_62 = load i24* %mid_V_addr_70, align 4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 2242 'load' 'mid_V_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_54 : Operation 2243 [1/2] (3.25ns)   --->   "%mid_V_load_63 = load i24* %mid_V_addr_71, align 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 2243 'load' 'mid_V_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_54 : Operation 2244 [1/1] (0.00ns)   --->   "%trunc_ln281_29 = trunc i5 %quant_6_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2244 'trunc' 'trunc_ln281_29' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2245 [1/1] (1.73ns)   --->   "%add_ln281_6 = add i4 -1, %trunc_ln281_29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2245 'add' 'add_ln281_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2246 [1/1] (0.00ns)   --->   "%fdc_data_addr_20 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2246 'getelementptr' 'fdc_data_addr_20' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln281_19 = sext i8 %add_ln281_69 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2247 'sext' 'sext_ln281_19' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2248 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_19, i11* %fdc_data_addr_20, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2248 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_54 : Operation 2249 [1/1] (0.00ns)   --->   "%trunc_ln281_76 = trunc i5 %quant_21_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2249 'trunc' 'trunc_ln281_76' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2250 [1/1] (1.73ns)   --->   "%add_ln281_21 = add i4 -1, %trunc_ln281_76" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2250 'add' 'add_ln281_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2251 [1/1] (0.00ns)   --->   "%fdc_data_addr_28 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2251 'getelementptr' 'fdc_data_addr_28' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln281_27 = sext i7 %add_ln281_77 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2252 'sext' 'sext_ln281_27' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2253 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_27, i11* %fdc_data_addr_28, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2253 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_54 : Operation 2254 [1/1] (0.00ns)   --->   "%trunc_ln281_118 = trunc i5 %quant_29_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2254 'trunc' 'trunc_ln281_118' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2255 [1/1] (1.73ns)   --->   "%add_ln281_29 = add i4 -1, %trunc_ln281_118" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2255 'add' 'add_ln281_29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2256 [1/1] (0.00ns)   --->   "%trunc_ln281_73 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_65, i32 10, i32 14)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2256 'partselect' 'trunc_ln281_73' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_65, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2257 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2258 [1/1] (0.00ns)   --->   "%trunc_ln281_74 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_56, i32 10, i32 14)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2258 'partselect' 'trunc_ln281_74' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_56, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2259 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2260 [1/1] (0.00ns)   --->   "%trunc_ln281_99 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_57, i32 10, i32 14)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2260 'partselect' 'trunc_ln281_99' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2261 [1/1] (0.00ns)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_57, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2261 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>

State 55 <SV = 35> <Delay = 4.10>
ST_55 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_42)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_38, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2262 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2263 [1/1] (1.66ns)   --->   "%icmp_ln851_42 = icmp eq i9 %trunc_ln851_48, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2263 'icmp' 'icmp_ln851_42' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2264 [1/1] (0.00ns)   --->   "%trunc_ln851_8 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_38, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2264 'partselect' 'trunc_ln851_8' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2265 [1/1] (2.07ns)   --->   "%add_ln851_8 = add i16 1, %trunc_ln851_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2265 'add' 'add_ln851_8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_42)   --->   "%select_ln851_42 = select i1 %icmp_ln851_42, i16 %trunc_ln851_8, i16 %add_ln851_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2266 'select' 'select_ln851_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2267 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_42 = select i1 %tmp_77, i16 %select_ln851_42, i16 %trunc_ln851_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2267 'select' 'select_ln850_42' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_49)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_39, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2268 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2269 [1/1] (1.66ns)   --->   "%icmp_ln851_49 = icmp eq i9 %trunc_ln851_53, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2269 'icmp' 'icmp_ln851_49' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2270 [1/1] (0.00ns)   --->   "%trunc_ln851_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_39, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2270 'partselect' 'trunc_ln851_9' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2271 [1/1] (2.07ns)   --->   "%add_ln851_9 = add i16 1, %trunc_ln851_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2271 'add' 'add_ln851_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_49)   --->   "%select_ln851_49 = select i1 %icmp_ln851_49, i16 %trunc_ln851_9, i16 %add_ln851_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2272 'select' 'select_ln851_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2273 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_49 = select i1 %tmp_84, i16 %select_ln851_49, i16 %trunc_ln851_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2273 'select' 'select_ln850_49' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_51)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_44, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2274 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2275 [1/1] (2.07ns)   --->   "%add_ln700_41 = add i16 1, %p_Result_3_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2275 'add' 'add_ln700_41' <Predicate = (!icmp_ln851_51)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_51)   --->   "%select_ln851_51 = select i1 %icmp_ln851_51, i16 %p_Result_3_5, i16 %add_ln700_41" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2276 'select' 'select_ln851_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2277 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_51 = select i1 %tmp_86, i16 %select_ln851_51, i16 %p_Result_3_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2277 'select' 'select_ln850_51' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_58)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_11, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2278 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2279 [1/1] (2.07ns)   --->   "%add_ln700_47 = add i16 1, %p_Result_24_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2279 'add' 'add_ln700_47' <Predicate = (!icmp_ln851_58)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_58)   --->   "%select_ln851_58 = select i1 %icmp_ln851_58, i16 %p_Result_24_5, i16 %add_ln700_47" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2280 'select' 'select_ln851_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2281 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_58 = select i1 %tmp_93, i16 %select_ln851_58, i16 %p_Result_24_5" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2281 'select' 'select_ln850_58' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2282 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_48 = mul i33 602, %sext_ln1118_56" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2282 'mul' 'mul_ln1118_48' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2283 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_49 = mul i33 710, %sext_ln1118_57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2283 'mul' 'mul_ln1118_49' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2284 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_50 = mul i33 -200, %sext_ln1118_58" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2284 'mul' 'mul_ln1118_50' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2285 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1192_6 = mul i33 -569, %sext_ln1192_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2285 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2286 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_12)   --->   "%mul_ln1193_12 = mul i33 -851, %sext_ln1193_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2286 'mul' 'mul_ln1193_12' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2287 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_13)   --->   "%mul_ln1193_13 = mul i33 -1004, %sext_ln1193_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2287 'mul' 'mul_ln1193_13' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2288 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_51 = mul i33 277, %sext_ln1118_59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2288 'mul' 'mul_ln1118_51' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2289 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_52 = mul i34 391, %sext_ln1118_60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2289 'mul' 'mul_ln1118_52' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2290 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_53 = mul nsw i35 946, %sext_ln1118_39" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2290 'mul' 'mul_ln1118_53' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2291 [1/1] (2.31ns)   --->   "%add_ln703_64 = add i24 %mid_V_load_57, %mid_V_load_56" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:237]   --->   Operation 2291 'add' 'add_ln703_64' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2292 [1/1] (2.31ns)   --->   "%add_ln703_65 = add i24 %mid_V_load_59, %mid_V_load_58" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:238]   --->   Operation 2292 'add' 'add_ln703_65' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2293 [1/1] (2.31ns)   --->   "%add_ln703_66 = add i24 %mid_V_load_61, %mid_V_load_60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:239]   --->   Operation 2293 'add' 'add_ln703_66' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2294 [1/1] (2.31ns)   --->   "%add_ln703_67 = add i24 %mid_V_load_63, %mid_V_load_62" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:240]   --->   Operation 2294 'add' 'add_ln703_67' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2295 [1/1] (2.31ns)   --->   "%sub_ln703_66 = sub i24 %mid_V_load_62, %mid_V_load_63" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:241]   --->   Operation 2295 'sub' 'sub_ln703_66' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2296 [1/1] (2.31ns)   --->   "%sub_ln703_67 = sub i24 %mid_V_load_60, %mid_V_load_61" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:242]   --->   Operation 2296 'sub' 'sub_ln703_67' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2297 [1/1] (2.31ns)   --->   "%sub_ln703_68 = sub i24 %mid_V_load_58, %mid_V_load_59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:243]   --->   Operation 2297 'sub' 'sub_ln703_68' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2298 [1/1] (2.31ns)   --->   "%sub_ln703_69 = sub i24 %mid_V_load_56, %mid_V_load_57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:244]   --->   Operation 2298 'sub' 'sub_ln703_69' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_53)   --->   "%trunc_ln281_28 = trunc i15 %select_ln850_60 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2299 'trunc' 'trunc_ln281_28' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_53)   --->   "%zext_ln281_13 = zext i5 %quant_6_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2300 'zext' 'zext_ln281_13' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_53)   --->   "%ashr_ln281_5 = ashr i15 %select_ln850_60, %zext_ln281_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2301 'ashr' 'ashr_ln281_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln281_14 = zext i4 %add_ln281_6 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2302 'zext' 'zext_ln281_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_53)   --->   "%shl_ln281_5 = shl i10 1, %zext_ln281_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2303 'shl' 'shl_ln281_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_53)   --->   "%and_ln281_5 = and i10 %shl_ln281_5, %trunc_ln281_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2304 'and' 'and_ln281_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_53)   --->   "%lshr_ln281_5 = lshr i10 %and_ln281_5, %zext_ln281_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2305 'lshr' 'lshr_ln281_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_53)   --->   "%trunc_ln281_30 = trunc i15 %ashr_ln281_5 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2306 'trunc' 'trunc_ln281_30' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_53)   --->   "%trunc_ln281_31 = trunc i10 %lshr_ln281_5 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2307 'trunc' 'trunc_ln281_31' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2308 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_53 = add i7 %trunc_ln281_30, %trunc_ln281_31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2308 'add' 'add_ln281_53' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2309 [1/1] (0.00ns)   --->   "%trunc_ln281_44 = trunc i5 %quant_12_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2309 'trunc' 'trunc_ln281_44' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2310 [1/1] (1.73ns)   --->   "%add_ln281_12 = add i4 -1, %trunc_ln281_44" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2310 'add' 'add_ln281_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_70)   --->   "%trunc_ln281_75 = trunc i15 %select_ln850_53 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2311 'trunc' 'trunc_ln281_75' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_70)   --->   "%zext_ln281_49 = zext i5 %quant_21_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2312 'zext' 'zext_ln281_49' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_70)   --->   "%ashr_ln281_20 = ashr i15 %select_ln850_53, %zext_ln281_49" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2313 'ashr' 'ashr_ln281_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2314 [1/1] (0.00ns)   --->   "%zext_ln281_50 = zext i4 %add_ln281_21 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2314 'zext' 'zext_ln281_50' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_70)   --->   "%shl_ln281_20 = shl i10 1, %zext_ln281_50" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2315 'shl' 'shl_ln281_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_70)   --->   "%and_ln281_20 = and i10 %shl_ln281_20, %trunc_ln281_75" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2316 'and' 'and_ln281_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_70)   --->   "%lshr_ln281_20 = lshr i10 %and_ln281_20, %zext_ln281_50" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2317 'lshr' 'lshr_ln281_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_70)   --->   "%trunc_ln281_77 = trunc i15 %ashr_ln281_20 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2318 'trunc' 'trunc_ln281_77' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_70)   --->   "%trunc_ln281_78 = trunc i10 %lshr_ln281_20 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2319 'trunc' 'trunc_ln281_78' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2320 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_70 = add i7 %trunc_ln281_77, %trunc_ln281_78" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2320 'add' 'add_ln281_70' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_78)   --->   "%trunc_ln281_117 = trunc i15 %select_ln850_54 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2321 'trunc' 'trunc_ln281_117' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_78)   --->   "%zext_ln281_66 = zext i5 %quant_29_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2322 'zext' 'zext_ln281_66' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_78)   --->   "%ashr_ln281_28 = ashr i15 %select_ln850_54, %zext_ln281_66" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2323 'ashr' 'ashr_ln281_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2324 [1/1] (0.00ns)   --->   "%zext_ln281_67 = zext i4 %add_ln281_29 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2324 'zext' 'zext_ln281_67' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_78)   --->   "%shl_ln281_28 = shl i10 1, %zext_ln281_67" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2325 'shl' 'shl_ln281_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_78)   --->   "%and_ln281_28 = and i10 %shl_ln281_28, %trunc_ln281_117" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2326 'and' 'and_ln281_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_78)   --->   "%lshr_ln281_28 = lshr i10 %and_ln281_28, %zext_ln281_67" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2327 'lshr' 'lshr_ln281_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_78)   --->   "%trunc_ln281_119 = trunc i15 %ashr_ln281_28 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2328 'trunc' 'trunc_ln281_119' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_78)   --->   "%trunc_ln281_120 = trunc i10 %lshr_ln281_28 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2329 'trunc' 'trunc_ln281_120' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2330 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_78 = add i7 %trunc_ln281_119, %trunc_ln281_120" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2330 'add' 'add_ln281_78' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2331 [1/1] (0.00ns)   --->   "%fdc_data_addr_44 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2331 'getelementptr' 'fdc_data_addr_44' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln281_45 = sext i7 %add_ln281_93 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2332 'sext' 'sext_ln281_45' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2333 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_45, i11* %fdc_data_addr_44, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2333 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_55 : Operation 2334 [1/1] (0.00ns)   --->   "%zext_ln281_108 = zext i1 %tmp_120 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2334 'zext' 'zext_ln281_108' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2335 [1/1] (0.00ns)   --->   "%sext_ln281_55 = sext i5 %trunc_ln281_88 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2335 'sext' 'sext_ln281_55' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2336 [1/1] (1.78ns)   --->   "%add_ln281_101 = add i6 %zext_ln281_108, %sext_ln281_55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2336 'add' 'add_ln281_101' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2337 [1/1] (0.00ns)   --->   "%fdc_data_addr_52 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 50" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2337 'getelementptr' 'fdc_data_addr_52' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln281_56 = sext i6 %add_ln281_101 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2338 'sext' 'sext_ln281_56' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2339 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_56, i11* %fdc_data_addr_52, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2339 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_55 : Operation 2340 [1/1] (0.00ns)   --->   "%trunc_ln281_108 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_49, i32 10, i32 15)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2340 'partselect' 'trunc_ln281_108' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2341 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_49, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2341 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>

State 56 <SV = 36> <Delay = 4.10>
ST_56 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_61)   --->   "%trunc_ln281_7 = trunc i16 %select_ln850_42 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2342 'trunc' 'trunc_ln281_7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i16 %select_ln850_51 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2343 'sext' 'sext_ln1118_54' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2344 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_46 = mul i26 362, %sext_ln1118_54" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2344 'mul' 'mul_ln1118_46' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i16 %select_ln850_58 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2345 'sext' 'sext_ln1118_55' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2346 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_47 = mul i26 362, %sext_ln1118_55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2346 'mul' 'mul_ln1118_47' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2347 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1118_50 = mul i33 -200, %sext_ln1118_58" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2347 'mul' 'mul_ln1118_50' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2348 [1/1] (0.00ns)   --->   "%tmp_27 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_48, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2348 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2349 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_27, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2349 'bitconcatenate' 'shl_ln728_17' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2350 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i33 %shl_ln728_17, %mul_ln1118_50" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2350 'add' 'add_ln1192_47' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2351 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_47, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2351 'partselect' 'trunc_ln708_27' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2352 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1192_6 = mul i33 -569, %sext_ln1192_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2352 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_28 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_49, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2353 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2354 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_28, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2354 'bitconcatenate' 'shl_ln728_18' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2355 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i33 %shl_ln728_18, %mul_ln1192_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2355 'add' 'add_ln1192_48' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2356 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_48, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2356 'partselect' 'trunc_ln708_28' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2357 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_12)   --->   "%mul_ln1193_12 = mul i33 -851, %sext_ln1193_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2357 'mul' 'mul_ln1193_12' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2358 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_12 = add i33 %shl_ln728_18, %mul_ln1193_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2358 'add' 'add_ln1193_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2359 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_12, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2359 'partselect' 'trunc_ln708_29' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2360 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_13)   --->   "%mul_ln1193_13 = mul i33 -1004, %sext_ln1193_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2360 'mul' 'mul_ln1193_13' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2361 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_13 = add i33 %shl_ln728_17, %mul_ln1193_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2361 'add' 'add_ln1193_13' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2362 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_13, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2362 'partselect' 'trunc_ln708_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2363 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_51 = mul i33 277, %sext_ln1118_59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2363 'mul' 'mul_ln1118_51' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2364 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_52 = mul i34 391, %sext_ln1118_60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2364 'mul' 'mul_ln1118_52' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2365 [1/1] (0.00ns)   --->   "%trunc_ln1192_6 = trunc i34 %mul_ln1118_52 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2365 'trunc' 'trunc_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2366 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_53 = mul nsw i35 946, %sext_ln1118_39" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2366 'mul' 'mul_ln1118_53' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln703_56 = sext i24 %sub_ln703_66 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2367 'sext' 'sext_ln703_56' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln703_57 = sext i24 %sub_ln703_69 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2368 'sext' 'sext_ln703_57' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2369 [1/1] (2.31ns)   --->   "%add_ln1192_52 = add nsw i25 %sext_ln703_56, %sext_ln703_57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2369 'add' 'add_ln1192_52' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln703_58 = sext i24 %sub_ln703_67 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2370 'sext' 'sext_ln703_58' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln703_59 = sext i24 %sub_ln703_68 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2371 'sext' 'sext_ln703_59' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2372 [1/1] (2.31ns)   --->   "%add_ln1192_53 = add nsw i25 %sext_ln703_58, %sext_ln703_59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2372 'add' 'add_ln1192_53' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2373 [1/1] (2.31ns)   --->   "%add_ln703_68 = add i24 %add_ln703_67, %add_ln703_64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:249]   --->   Operation 2373 'add' 'add_ln703_68' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2374 [1/1] (2.31ns)   --->   "%add_ln703_69 = add i24 %add_ln703_66, %add_ln703_65" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:250]   --->   Operation 2374 'add' 'add_ln703_69' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2375 [1/1] (2.31ns)   --->   "%sub_ln703_70 = sub i24 %add_ln703_65, %add_ln703_66" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:251]   --->   Operation 2375 'sub' 'sub_ln703_70' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2376 [1/1] (2.31ns)   --->   "%sub_ln703_71 = sub i24 %add_ln703_64, %add_ln703_67" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:252]   --->   Operation 2376 'sub' 'sub_ln703_71' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2377 [1/1] (0.00ns)   --->   "%fdc_data_addr_5 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2377 'getelementptr' 'fdc_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln281_6 = sext i8 %add_ln281_52 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2378 'sext' 'sext_ln281_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2379 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_6, i11* %fdc_data_addr_5, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2379 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_56 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_61)   --->   "%zext_ln281_29 = zext i5 %quant_12_read_1 to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2380 'zext' 'zext_ln281_29' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_61)   --->   "%ashr_ln281_11 = ashr i16 %select_ln850_42, %zext_ln281_29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2381 'ashr' 'ashr_ln281_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2382 [1/1] (0.00ns)   --->   "%zext_ln281_30 = zext i4 %add_ln281_12 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2382 'zext' 'zext_ln281_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_61)   --->   "%shl_ln281_11 = shl i10 1, %zext_ln281_30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2383 'shl' 'shl_ln281_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_61)   --->   "%and_ln281_11 = and i10 %shl_ln281_11, %trunc_ln281_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2384 'and' 'and_ln281_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_61)   --->   "%lshr_ln281_11 = lshr i10 %and_ln281_11, %zext_ln281_30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2385 'lshr' 'lshr_ln281_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_61)   --->   "%trunc_ln281_45 = trunc i16 %ashr_ln281_11 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2386 'trunc' 'trunc_ln281_45' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_61)   --->   "%trunc_ln281_46 = trunc i10 %lshr_ln281_11 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2387 'trunc' 'trunc_ln281_46' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2388 [1/1] (3.98ns) (out node of the LUT)   --->   "%add_ln281_61 = add i9 %trunc_ln281_45, %trunc_ln281_46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2388 'add' 'add_ln281_61' <Predicate = true> <Delay = 3.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2389 [1/1] (0.00ns)   --->   "%zext_ln281_82 = zext i1 %tmp_116 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2389 'zext' 'zext_ln281_82' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln281_36 = sext i5 %trunc_ln281_s to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2390 'sext' 'sext_ln281_36' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2391 [1/1] (1.78ns)   --->   "%add_ln281_86 = add i6 %zext_ln281_82, %sext_ln281_36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2391 'add' 'add_ln281_86' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2392 [1/1] (0.00ns)   --->   "%fdc_data_addr_37 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 45" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2392 'getelementptr' 'fdc_data_addr_37' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln281_37 = sext i6 %add_ln281_86 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2393 'sext' 'sext_ln281_37' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2394 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_37, i11* %fdc_data_addr_37, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2394 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 57 <SV = 37> <Delay = 4.33>
ST_57 : Operation 2395 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_46 = mul i26 362, %sext_ln1118_54" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2395 'mul' 'mul_ln1118_46' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2396 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_47 = mul i26 362, %sext_ln1118_55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2396 'mul' 'mul_ln1118_47' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i34 %mul_ln1118_52 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2397 'sext' 'sext_ln1118_61' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2398 [1/1] (0.00ns)   --->   "%tmp_29 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_51, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2398 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2399 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_29, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2399 'bitconcatenate' 'shl_ln728_19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i33 %shl_ln728_19 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2400 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2401 [1/1] (0.00ns)   --->   "%zext_ln703_12 = zext i35 %sext_ln1118_61 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2401 'zext' 'zext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2402 [1/1] (2.67ns)   --->   "%add_ln1192_50 = add nsw i36 %sext_ln728_6, %zext_ln703_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2402 'add' 'add_ln1192_50' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2403 [1/1] (0.00ns)   --->   "%zext_ln703_13 = zext i35 %mul_ln1118_53 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2403 'zext' 'zext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2404 [1/1] (2.67ns)   --->   "%sub_ln1193_12 = sub nsw i36 %sext_ln728_6, %zext_ln703_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2404 'sub' 'sub_ln1193_12' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2405 [1/1] (2.31ns)   --->   "%add_ln703_62 = add i24 %trunc_ln708_27, %trunc_ln708_29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:264]   --->   Operation 2405 'add' 'add_ln703_62' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2406 [1/1] (2.31ns)   --->   "%sub_ln703_64 = sub i24 %trunc_ln708_30, %trunc_ln708_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:265]   --->   Operation 2406 'sub' 'sub_ln703_64' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2407 [1/1] (2.31ns)   --->   "%sub_ln703_65 = sub i24 %trunc_ln708_27, %trunc_ln708_29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:266]   --->   Operation 2407 'sub' 'sub_ln703_65' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2408 [1/1] (2.31ns)   --->   "%add_ln703_63 = add i24 %trunc_ln708_30, %trunc_ln708_28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:267]   --->   Operation 2408 'add' 'add_ln703_63' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2409 [1/1] (0.00ns)   --->   "%p_Result_9_6 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_50, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2409 'partselect' 'p_Result_9_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2410 [1/1] (0.00ns)   --->   "%p_Result_11_6 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_50, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2410 'partselect' 'p_Result_11_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2411 [1/1] (1.66ns)   --->   "%icmp_ln851_63 = icmp eq i9 %p_Result_11_6, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2411 'icmp' 'icmp_ln851_63' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2412 [1/1] (0.00ns)   --->   "%p_Result_12_6 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_64, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2412 'partselect' 'p_Result_12_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2413 [1/1] (0.00ns)   --->   "%trunc_ln851_65 = trunc i24 %sub_ln703_64 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2413 'trunc' 'trunc_ln851_65' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2414 [1/1] (1.66ns)   --->   "%icmp_ln851_64 = icmp eq i9 %trunc_ln851_65, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2414 'icmp' 'icmp_ln851_64' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2415 [1/1] (0.00ns)   --->   "%p_Result_18_6 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_65, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2415 'partselect' 'p_Result_18_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2416 [1/1] (0.00ns)   --->   "%trunc_ln851_67 = trunc i24 %sub_ln703_65 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2416 'trunc' 'trunc_ln851_67' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2417 [1/1] (1.66ns)   --->   "%icmp_ln851_66 = icmp eq i9 %trunc_ln851_67, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2417 'icmp' 'icmp_ln851_66' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2418 [1/1] (0.00ns)   --->   "%p_Result_21_6 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_12, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2418 'partselect' 'p_Result_21_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2419 [1/1] (0.00ns)   --->   "%p_Result_23_6 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_12, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2419 'partselect' 'p_Result_23_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2420 [1/1] (1.66ns)   --->   "%icmp_ln851_67 = icmp eq i9 %p_Result_23_6, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2420 'icmp' 'icmp_ln851_67' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i25 %add_ln1192_52 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2421 'sext' 'sext_ln1118_64' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2422 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_56 = mul i33 602, %sext_ln1118_64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2422 'mul' 'mul_ln1118_56' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i25 %add_ln1192_53 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2423 'sext' 'sext_ln1118_65' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2424 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_57 = mul i33 710, %sext_ln1118_65" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2424 'mul' 'mul_ln1118_57' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln703_60 = sext i24 %sub_ln703_70 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2425 'sext' 'sext_ln703_60' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2426 [1/1] (0.00ns)   --->   "%sext_ln703_61 = sext i24 %sub_ln703_71 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2426 'sext' 'sext_ln703_61' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2427 [1/1] (2.31ns)   --->   "%add_ln1192_56 = add nsw i25 %sext_ln703_61, %sext_ln703_60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2427 'add' 'add_ln1192_56' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2428 [1/1] (2.31ns)   --->   "%add_ln703_70 = add i24 %add_ln703_68, %add_ln703_69" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:260]   --->   Operation 2428 'add' 'add_ln703_70' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2429 [1/1] (2.31ns)   --->   "%sub_ln703_72 = sub i24 %add_ln703_68, %add_ln703_69" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:261]   --->   Operation 2429 'sub' 'sub_ln703_72' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2430 [1/1] (0.00ns)   --->   "%p_Result_15 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %add_ln703_70, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2430 'partselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2431 [1/1] (0.00ns)   --->   "%trunc_ln851_70 = trunc i24 %add_ln703_70 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2431 'trunc' 'trunc_ln851_70' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2432 [1/1] (1.66ns)   --->   "%icmp_ln851_70 = icmp eq i9 %trunc_ln851_70, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2432 'icmp' 'icmp_ln851_70' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2433 [1/1] (0.00ns)   --->   "%p_Result_15_7 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_72, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2433 'partselect' 'p_Result_15_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2434 [1/1] (0.00ns)   --->   "%trunc_ln851_74 = trunc i24 %sub_ln703_72 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2434 'trunc' 'trunc_ln851_74' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2435 [1/1] (1.66ns)   --->   "%icmp_ln851_75 = icmp eq i9 %trunc_ln851_74, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2435 'icmp' 'icmp_ln851_75' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2436 [1/1] (0.00ns)   --->   "%fdc_data_addr_12 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2436 'getelementptr' 'fdc_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2437 [1/1] (0.00ns)   --->   "%sext_ln281_11 = sext i9 %add_ln281_61 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2437 'sext' 'sext_ln281_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2438 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_11, i11* %fdc_data_addr_12, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2438 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_57 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln281_118 = zext i1 %tmp_126 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2439 'zext' 'zext_ln281_118' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2440 [1/1] (0.00ns)   --->   "%sext_ln281_69 = sext i6 %trunc_ln281_108 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2440 'sext' 'sext_ln281_69' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2441 [1/1] (1.82ns)   --->   "%add_ln281_109 = add i7 %zext_ln281_118, %sext_ln281_69" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2441 'add' 'add_ln281_109' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2442 [1/1] (0.00ns)   --->   "%fdc_data_addr_60 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2442 'getelementptr' 'fdc_data_addr_60' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2443 [1/1] (0.00ns)   --->   "%sext_ln281_70 = sext i7 %add_ln281_109 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2443 'sext' 'sext_ln281_70' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2444 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_70, i11* %fdc_data_addr_60, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2444 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 58 <SV = 38> <Delay = 3.97>
ST_58 : Operation 2445 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_46 = mul i26 362, %sext_ln1118_54" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2445 'mul' 'mul_ln1118_46' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2446 [1/1] (0.00ns)   --->   "%trunc_ln851_56 = trunc i26 %mul_ln1118_46 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2446 'trunc' 'trunc_ln851_56' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2447 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_47 = mul i26 362, %sext_ln1118_55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2447 'mul' 'mul_ln1118_47' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2448 [1/1] (0.00ns)   --->   "%trunc_ln851_61 = trunc i26 %mul_ln1118_47 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2448 'trunc' 'trunc_ln851_61' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2449 [1/1] (2.59ns)   --->   "%add_ln708_6 = add i33 %trunc_ln1192_6, %shl_ln728_19" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2449 'add' 'add_ln708_6' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln703_54 = sext i24 %add_ln703_63 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2450 'sext' 'sext_ln703_54' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln703_55 = sext i24 %add_ln703_62 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2451 'sext' 'sext_ln703_55' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2452 [1/1] (2.31ns)   --->   "%add_ln1192_51 = add nsw i25 %sext_ln703_55, %sext_ln703_54" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2452 'add' 'add_ln1192_51' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2453 [1/1] (0.00ns)   --->   "%p_Result_3_6 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_51, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2453 'partselect' 'p_Result_3_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2454 [1/1] (0.00ns)   --->   "%trunc_ln851_63 = trunc i25 %add_ln1192_51 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2454 'trunc' 'trunc_ln851_63' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2455 [1/1] (1.66ns)   --->   "%icmp_ln851_61 = icmp eq i9 %trunc_ln851_63, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2455 'icmp' 'icmp_ln851_61' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_63)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_6, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2456 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2457 [1/1] (1.94ns)   --->   "%add_ln700_50 = add i15 1, %p_Result_9_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2457 'add' 'add_ln700_50' <Predicate = (!icmp_ln851_63)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_63)   --->   "%select_ln851_63 = select i1 %icmp_ln851_63, i15 %p_Result_9_6, i15 %add_ln700_50" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2458 'select' 'select_ln851_63' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2459 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_63 = select i1 %tmp_98, i15 %select_ln851_63, i15 %p_Result_9_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2459 'select' 'select_ln850_63' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_64)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_64, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2460 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2461 [1/1] (1.94ns)   --->   "%add_ln700_51 = add i15 1, %p_Result_12_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2461 'add' 'add_ln700_51' <Predicate = (!icmp_ln851_64)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_64)   --->   "%select_ln851_64 = select i1 %icmp_ln851_64, i15 %p_Result_12_6, i15 %add_ln700_51" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2462 'select' 'select_ln851_64' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2463 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_64 = select i1 %tmp_99, i15 %select_ln851_64, i15 %p_Result_12_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2463 'select' 'select_ln850_64' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_66)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_65, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2464 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2465 [1/1] (1.94ns)   --->   "%add_ln700_53 = add i15 1, %p_Result_18_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2465 'add' 'add_ln700_53' <Predicate = (!icmp_ln851_66)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_66)   --->   "%select_ln851_66 = select i1 %icmp_ln851_66, i15 %p_Result_18_6, i15 %add_ln700_53" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2466 'select' 'select_ln851_66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2467 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_66 = select i1 %tmp_101, i15 %select_ln851_66, i15 %p_Result_18_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2467 'select' 'select_ln850_66' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_67)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_12, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2468 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2469 [1/1] (1.94ns)   --->   "%add_ln700_54 = add i15 1, %p_Result_21_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2469 'add' 'add_ln700_54' <Predicate = (!icmp_ln851_67)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_67)   --->   "%select_ln851_67 = select i1 %icmp_ln851_67, i15 %p_Result_21_6, i15 %add_ln700_54" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2470 'select' 'select_ln851_67' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2471 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_67 = select i1 %tmp_102, i15 %select_ln851_67, i15 %p_Result_21_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2471 'select' 'select_ln850_67' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2472 [1/1] (2.31ns)   --->   "%sub_ln1193_13 = sub i25 %sext_ln703_54, %sext_ln703_55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2472 'sub' 'sub_ln1193_13' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2473 [1/1] (0.00ns)   --->   "%p_Result_24_6 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_13, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2473 'partselect' 'p_Result_24_6' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2474 [1/1] (0.00ns)   --->   "%trunc_ln851_68 = trunc i25 %sub_ln1193_13 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2474 'trunc' 'trunc_ln851_68' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2475 [1/1] (1.66ns)   --->   "%icmp_ln851_68 = icmp eq i9 %trunc_ln851_68, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2475 'icmp' 'icmp_ln851_68' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2476 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_56 = mul i33 602, %sext_ln1118_64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2476 'mul' 'mul_ln1118_56' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2477 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_57 = mul i33 710, %sext_ln1118_65" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2477 'mul' 'mul_ln1118_57' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2478 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i24 %sub_ln703_69 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2478 'sext' 'sext_ln1118_66' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2479 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1118_58 = mul i33 -200, %sext_ln1118_66" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2479 'mul' 'mul_ln1118_58' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2480 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i24 %sub_ln703_68 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2480 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2481 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1192_7 = mul i33 -569, %sext_ln1192_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2481 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln1193_14 = sext i24 %sub_ln703_67 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2482 'sext' 'sext_ln1193_14' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2483 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_14)   --->   "%mul_ln1193_14 = mul i33 -851, %sext_ln1193_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2483 'mul' 'mul_ln1193_14' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln1193_15 = sext i24 %sub_ln703_66 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2484 'sext' 'sext_ln1193_15' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2485 [3/3] (1.05ns) (grouped into DSP with root node add_ln1193_15)   --->   "%mul_ln1193_15 = mul i33 -1004, %sext_ln1193_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2485 'mul' 'mul_ln1193_15' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i25 %add_ln1192_56 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2486 'sext' 'sext_ln1118_67' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2487 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_59 = mul i33 277, %sext_ln1118_67" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2487 'mul' 'mul_ln1118_59' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i24 %sub_ln703_71 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2488 'sext' 'sext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i24 %sub_ln703_71 to i34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2489 'sext' 'sext_ln1118_68' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2490 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_60 = mul i34 391, %sext_ln1118_68" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2490 'mul' 'mul_ln1118_60' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2491 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_61 = mul nsw i35 946, %sext_ln1118_44" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2491 'mul' 'mul_ln1118_61' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_70)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln703_70, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2492 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2493 [1/1] (1.94ns)   --->   "%add_ln700_56 = add i15 1, %p_Result_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2493 'add' 'add_ln700_56' <Predicate = (!icmp_ln851_70)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_70)   --->   "%select_ln851_70 = select i1 %icmp_ln851_70, i15 %p_Result_15, i15 %add_ln700_56" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2494 'select' 'select_ln851_70' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2495 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_70 = select i1 %tmp_105, i15 %select_ln851_70, i15 %p_Result_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:269]   --->   Operation 2495 'select' 'select_ln850_70' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_75)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_72, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2496 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2497 [1/1] (1.94ns)   --->   "%add_ln700_60 = add i15 1, %p_Result_15_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2497 'add' 'add_ln700_60' <Predicate = (!icmp_ln851_75)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_75)   --->   "%select_ln851_75 = select i1 %icmp_ln851_75, i15 %p_Result_15_7, i15 %add_ln700_60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2498 'select' 'select_ln851_75' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2499 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_75 = select i1 %tmp_110, i15 %select_ln851_75, i15 %p_Result_15_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:273]   --->   Operation 2499 'select' 'select_ln850_75' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2500 [1/1] (0.00ns)   --->   "%trunc_ln281_33 = trunc i5 %quant_7_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2500 'trunc' 'trunc_ln281_33' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2501 [1/1] (1.73ns)   --->   "%add_ln281_7 = add i4 -1, %trunc_ln281_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2501 'add' 'add_ln281_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2502 [1/1] (0.00ns)   --->   "%fdc_data_addr_21 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 30" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2502 'getelementptr' 'fdc_data_addr_21' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln281_20 = sext i7 %add_ln281_70 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2503 'sext' 'sext_ln281_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2504 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_20, i11* %fdc_data_addr_21, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2504 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_58 : Operation 2505 [1/1] (0.00ns)   --->   "%trunc_ln281_80 = trunc i5 %quant_22_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2505 'trunc' 'trunc_ln281_80' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2506 [1/1] (1.73ns)   --->   "%add_ln281_22 = add i4 -1, %trunc_ln281_80" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2506 'add' 'add_ln281_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2507 [1/1] (0.00ns)   --->   "%fdc_data_addr_29 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 40" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2507 'getelementptr' 'fdc_data_addr_29' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln281_28 = sext i7 %add_ln281_78 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2508 'sext' 'sext_ln281_28' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2509 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_28, i11* %fdc_data_addr_29, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2509 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_58 : Operation 2510 [1/1] (0.00ns)   --->   "%trunc_ln281_122 = trunc i5 %quant_30_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2510 'trunc' 'trunc_ln281_122' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2511 [1/1] (1.73ns)   --->   "%add_ln281_30 = add i4 -1, %trunc_ln281_122" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2511 'add' 'add_ln281_30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2512 [1/1] (0.00ns)   --->   "%trunc_ln281_150 = trunc i5 %quant_39_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2512 'trunc' 'trunc_ln281_150' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2513 [1/1] (1.73ns)   --->   "%add_ln281_39 = add i4 -1, %trunc_ln281_150" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2513 'add' 'add_ln281_39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2514 [1/1] (0.00ns)   --->   "%trunc_ln281_87 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_66, i32 10, i32 14)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2514 'partselect' 'trunc_ln281_87' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2515 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_66, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2515 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2516 [1/1] (0.00ns)   --->   "%trunc_ln281_100 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_67, i32 10, i32 14)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2516 'partselect' 'trunc_ln281_100' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2517 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_67, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2517 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>

State 59 <SV = 39> <Delay = 4.10>
ST_59 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_52)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_46, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2518 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2519 [1/1] (1.66ns)   --->   "%icmp_ln851_52 = icmp eq i9 %trunc_ln851_56, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2519 'icmp' 'icmp_ln851_52' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2520 [1/1] (0.00ns)   --->   "%trunc_ln851_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_46, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2520 'partselect' 'trunc_ln851_s' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2521 [1/1] (2.07ns)   --->   "%add_ln851_10 = add i16 1, %trunc_ln851_s" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2521 'add' 'add_ln851_10' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_52)   --->   "%select_ln851_52 = select i1 %icmp_ln851_52, i16 %trunc_ln851_s, i16 %add_ln851_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2522 'select' 'select_ln851_52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2523 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_52 = select i1 %tmp_87, i16 %select_ln851_52, i16 %trunc_ln851_s" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2523 'select' 'select_ln850_52' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_59)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_47, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2524 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2525 [1/1] (1.66ns)   --->   "%icmp_ln851_59 = icmp eq i9 %trunc_ln851_61, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2525 'icmp' 'icmp_ln851_59' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2526 [1/1] (0.00ns)   --->   "%trunc_ln851_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_47, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2526 'partselect' 'trunc_ln851_10' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2527 [1/1] (2.07ns)   --->   "%add_ln851_11 = add i16 1, %trunc_ln851_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2527 'add' 'add_ln851_11' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_59)   --->   "%select_ln851_59 = select i1 %icmp_ln851_59, i16 %trunc_ln851_10, i16 %add_ln851_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2528 'select' 'select_ln851_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2529 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_59 = select i1 %tmp_94, i16 %select_ln851_59, i16 %trunc_ln851_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2529 'select' 'select_ln850_59' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_61)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_51, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2530 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2531 [1/1] (2.07ns)   --->   "%add_ln700_49 = add i16 1, %p_Result_3_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2531 'add' 'add_ln700_49' <Predicate = (!icmp_ln851_61)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_61)   --->   "%select_ln851_61 = select i1 %icmp_ln851_61, i16 %p_Result_3_6, i16 %add_ln700_49" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2532 'select' 'select_ln851_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2533 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_61 = select i1 %tmp_96, i16 %select_ln851_61, i16 %p_Result_3_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2533 'select' 'select_ln850_61' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_68)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_13, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2534 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2535 [1/1] (2.07ns)   --->   "%add_ln700_55 = add i16 1, %p_Result_24_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2535 'add' 'add_ln700_55' <Predicate = (!icmp_ln851_68)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_68)   --->   "%select_ln851_68 = select i1 %icmp_ln851_68, i16 %p_Result_24_6, i16 %add_ln700_55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2536 'select' 'select_ln851_68' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2537 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_68 = select i1 %tmp_103, i16 %select_ln851_68, i16 %p_Result_24_6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2537 'select' 'select_ln850_68' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2538 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_56 = mul i33 602, %sext_ln1118_64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:246]   --->   Operation 2538 'mul' 'mul_ln1118_56' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2539 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_57 = mul i33 710, %sext_ln1118_65" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:247]   --->   Operation 2539 'mul' 'mul_ln1118_57' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2540 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1118_58 = mul i33 -200, %sext_ln1118_66" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2540 'mul' 'mul_ln1118_58' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2541 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1192_7 = mul i33 -569, %sext_ln1192_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2541 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2542 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_14)   --->   "%mul_ln1193_14 = mul i33 -851, %sext_ln1193_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2542 'mul' 'mul_ln1193_14' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2543 [2/3] (1.05ns) (grouped into DSP with root node add_ln1193_15)   --->   "%mul_ln1193_15 = mul i33 -1004, %sext_ln1193_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2543 'mul' 'mul_ln1193_15' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2544 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_59 = mul i33 277, %sext_ln1118_67" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2544 'mul' 'mul_ln1118_59' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2545 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_60 = mul i34 391, %sext_ln1118_68" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2545 'mul' 'mul_ln1118_60' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2546 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_61 = mul nsw i35 946, %sext_ln1118_44" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2546 'mul' 'mul_ln1118_61' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_54)   --->   "%trunc_ln281_32 = trunc i15 %select_ln850_70 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2547 'trunc' 'trunc_ln281_32' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_54)   --->   "%zext_ln281_15 = zext i5 %quant_7_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2548 'zext' 'zext_ln281_15' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_54)   --->   "%ashr_ln281_6 = ashr i15 %select_ln850_70, %zext_ln281_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2549 'ashr' 'ashr_ln281_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2550 [1/1] (0.00ns)   --->   "%zext_ln281_16 = zext i4 %add_ln281_7 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2550 'zext' 'zext_ln281_16' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_54)   --->   "%shl_ln281_6 = shl i10 1, %zext_ln281_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2551 'shl' 'shl_ln281_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_54)   --->   "%and_ln281_6 = and i10 %shl_ln281_6, %trunc_ln281_32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2552 'and' 'and_ln281_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_54)   --->   "%lshr_ln281_6 = lshr i10 %and_ln281_6, %zext_ln281_16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2553 'lshr' 'lshr_ln281_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_54)   --->   "%trunc_ln281_34 = trunc i15 %ashr_ln281_6 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2554 'trunc' 'trunc_ln281_34' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_54)   --->   "%trunc_ln281_35 = trunc i10 %lshr_ln281_6 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2555 'trunc' 'trunc_ln281_35' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2556 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_54 = add i7 %trunc_ln281_34, %trunc_ln281_35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2556 'add' 'add_ln281_54' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2557 [1/1] (0.00ns)   --->   "%trunc_ln281_47 = trunc i5 %quant_13_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2557 'trunc' 'trunc_ln281_47' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2558 [1/1] (1.73ns)   --->   "%add_ln281_13 = add i4 -1, %trunc_ln281_47" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2558 'add' 'add_ln281_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_71)   --->   "%trunc_ln281_79 = trunc i15 %select_ln850_63 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2559 'trunc' 'trunc_ln281_79' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_71)   --->   "%zext_ln281_51 = zext i5 %quant_22_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2560 'zext' 'zext_ln281_51' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_71)   --->   "%ashr_ln281_21 = ashr i15 %select_ln850_63, %zext_ln281_51" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2561 'ashr' 'ashr_ln281_21' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2562 [1/1] (0.00ns)   --->   "%zext_ln281_52 = zext i4 %add_ln281_22 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2562 'zext' 'zext_ln281_52' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_71)   --->   "%shl_ln281_21 = shl i10 1, %zext_ln281_52" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2563 'shl' 'shl_ln281_21' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_71)   --->   "%and_ln281_21 = and i10 %shl_ln281_21, %trunc_ln281_79" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2564 'and' 'and_ln281_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_71)   --->   "%lshr_ln281_21 = lshr i10 %and_ln281_21, %zext_ln281_52" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2565 'lshr' 'lshr_ln281_21' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_71)   --->   "%trunc_ln281_81 = trunc i15 %ashr_ln281_21 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2566 'trunc' 'trunc_ln281_81' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_71)   --->   "%trunc_ln281_82 = trunc i10 %lshr_ln281_21 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2567 'trunc' 'trunc_ln281_82' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2568 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_71 = add i7 %trunc_ln281_81, %trunc_ln281_82" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2568 'add' 'add_ln281_71' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_79)   --->   "%trunc_ln281_121 = trunc i15 %select_ln850_64 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2569 'trunc' 'trunc_ln281_121' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_79)   --->   "%zext_ln281_68 = zext i5 %quant_30_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2570 'zext' 'zext_ln281_68' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_79)   --->   "%ashr_ln281_29 = ashr i15 %select_ln850_64, %zext_ln281_68" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2571 'ashr' 'ashr_ln281_29' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2572 [1/1] (0.00ns)   --->   "%zext_ln281_69 = zext i4 %add_ln281_30 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2572 'zext' 'zext_ln281_69' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_79)   --->   "%shl_ln281_29 = shl i10 1, %zext_ln281_69" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2573 'shl' 'shl_ln281_29' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_79)   --->   "%and_ln281_29 = and i10 %shl_ln281_29, %trunc_ln281_121" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2574 'and' 'and_ln281_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_79)   --->   "%lshr_ln281_29 = lshr i10 %and_ln281_29, %zext_ln281_69" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2575 'lshr' 'lshr_ln281_29' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_79)   --->   "%trunc_ln281_123 = trunc i15 %ashr_ln281_29 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2576 'trunc' 'trunc_ln281_123' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_79)   --->   "%trunc_ln281_124 = trunc i10 %lshr_ln281_29 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2577 'trunc' 'trunc_ln281_124' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2578 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_79 = add i7 %trunc_ln281_123, %trunc_ln281_124" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2578 'add' 'add_ln281_79' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_88)   --->   "%trunc_ln281_149 = trunc i15 %select_ln850_75 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2579 'trunc' 'trunc_ln281_149' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_88)   --->   "%zext_ln281_84 = zext i5 %quant_39_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2580 'zext' 'zext_ln281_84' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_88)   --->   "%ashr_ln281_36 = ashr i15 %select_ln850_75, %zext_ln281_84" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2581 'ashr' 'ashr_ln281_36' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2582 [1/1] (0.00ns)   --->   "%zext_ln281_85 = zext i4 %add_ln281_39 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2582 'zext' 'zext_ln281_85' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_88)   --->   "%shl_ln281_36 = shl i10 1, %zext_ln281_85" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2583 'shl' 'shl_ln281_36' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_88)   --->   "%and_ln281_36 = and i10 %shl_ln281_36, %trunc_ln281_149" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2584 'and' 'and_ln281_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_88)   --->   "%lshr_ln281_36 = lshr i10 %and_ln281_36, %zext_ln281_85" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2585 'lshr' 'lshr_ln281_36' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_88)   --->   "%trunc_ln281_151 = trunc i15 %ashr_ln281_36 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2586 'trunc' 'trunc_ln281_151' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_88)   --->   "%trunc_ln281_152 = trunc i10 %lshr_ln281_36 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2587 'trunc' 'trunc_ln281_152' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2588 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_88 = add i7 %trunc_ln281_151, %trunc_ln281_152" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2588 'add' 'add_ln281_88' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2589 [1/1] (0.00ns)   --->   "%zext_ln281_96 = zext i1 %tmp_118 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2589 'zext' 'zext_ln281_96' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln281_46 = sext i5 %trunc_ln281_74 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2590 'sext' 'sext_ln281_46' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2591 [1/1] (1.78ns)   --->   "%add_ln281_94 = add i6 %zext_ln281_96, %sext_ln281_46" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2591 'add' 'add_ln281_94' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2592 [1/1] (0.00ns)   --->   "%fdc_data_addr_45 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 51" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2592 'getelementptr' 'fdc_data_addr_45' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln281_47 = sext i6 %add_ln281_94 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2593 'sext' 'sext_ln281_47' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2594 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_47, i11* %fdc_data_addr_45, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2594 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_59 : Operation 2595 [1/1] (0.00ns)   --->   "%zext_ln281_109 = zext i1 %tmp_121 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2595 'zext' 'zext_ln281_109' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2596 [1/1] (0.00ns)   --->   "%sext_ln281_57 = sext i5 %trunc_ln281_99 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2596 'sext' 'sext_ln281_57' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2597 [1/1] (1.78ns)   --->   "%add_ln281_102 = add i6 %zext_ln281_109, %sext_ln281_57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2597 'add' 'add_ln281_102' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2598 [1/1] (0.00ns)   --->   "%fdc_data_addr_53 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 56" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2598 'getelementptr' 'fdc_data_addr_53' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln281_58 = sext i6 %add_ln281_102 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2599 'sext' 'sext_ln281_58' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2600 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_58, i11* %fdc_data_addr_53, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2600 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_59 : Operation 2601 [1/1] (0.00ns)   --->   "%trunc_ln281_109 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_59, i32 10, i32 15)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2601 'partselect' 'trunc_ln281_109' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2602 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_59, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2602 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>

State 60 <SV = 40> <Delay = 4.10>
ST_60 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_62)   --->   "%trunc_ln281_8 = trunc i16 %select_ln850_52 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2603 'trunc' 'trunc_ln281_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2604 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i16 %select_ln850_61 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2604 'sext' 'sext_ln1118_62' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2605 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_54 = mul i26 362, %sext_ln1118_62" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2605 'mul' 'mul_ln1118_54' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i16 %select_ln850_68 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2606 'sext' 'sext_ln1118_63' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2607 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_55 = mul i26 362, %sext_ln1118_63" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2607 'mul' 'mul_ln1118_55' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2608 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1118_58 = mul i33 -200, %sext_ln1118_66" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2608 'mul' 'mul_ln1118_58' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2609 [1/1] (0.00ns)   --->   "%tmp_30 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_56, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2609 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2610 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_30, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2610 'bitconcatenate' 'shl_ln728_20' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2611 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_54 = add i33 %shl_ln728_20, %mul_ln1118_58" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2611 'add' 'add_ln1192_54' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2612 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_54, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:253]   --->   Operation 2612 'partselect' 'trunc_ln708_31' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2613 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1192_7 = mul i33 -569, %sext_ln1192_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2613 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_31 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_57, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2614 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2615 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_31, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2615 'bitconcatenate' 'shl_ln728_21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2616 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_55 = add i33 %shl_ln728_21, %mul_ln1192_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2616 'add' 'add_ln1192_55' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2617 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1192_55, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:254]   --->   Operation 2617 'partselect' 'trunc_ln708_32' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2618 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_14)   --->   "%mul_ln1193_14 = mul i33 -851, %sext_ln1193_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2618 'mul' 'mul_ln1193_14' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2619 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_14 = add i33 %shl_ln728_21, %mul_ln1193_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2619 'add' 'add_ln1193_14' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2620 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_14, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:255]   --->   Operation 2620 'partselect' 'trunc_ln708_33' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2621 [1/3] (0.00ns) (grouped into DSP with root node add_ln1193_15)   --->   "%mul_ln1193_15 = mul i33 -1004, %sext_ln1193_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2621 'mul' 'mul_ln1193_15' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2622 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1193_15 = add i33 %shl_ln728_20, %mul_ln1193_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2622 'add' 'add_ln1193_15' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2623 [1/1] (0.00ns)   --->   "%trunc_ln708_34 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %add_ln1193_15, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:256]   --->   Operation 2623 'partselect' 'trunc_ln708_34' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2624 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_59 = mul i33 277, %sext_ln1118_67" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:258]   --->   Operation 2624 'mul' 'mul_ln1118_59' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2625 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_60 = mul i34 391, %sext_ln1118_68" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2625 'mul' 'mul_ln1118_60' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2626 [1/1] (0.00ns)   --->   "%trunc_ln1192_7 = trunc i34 %mul_ln1118_60 to i33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2626 'trunc' 'trunc_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2627 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_61 = mul nsw i35 946, %sext_ln1118_44" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2627 'mul' 'mul_ln1118_61' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2628 [1/1] (0.00ns)   --->   "%fdc_data_addr_6 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 27" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2628 'getelementptr' 'fdc_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln281_7 = sext i7 %add_ln281_53 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2629 'sext' 'sext_ln281_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2630 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_7, i11* %fdc_data_addr_6, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2630 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_60 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_62)   --->   "%zext_ln281_31 = zext i5 %quant_13_read_1 to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2631 'zext' 'zext_ln281_31' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_62)   --->   "%ashr_ln281_12 = ashr i16 %select_ln850_52, %zext_ln281_31" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2632 'ashr' 'ashr_ln281_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2633 [1/1] (0.00ns)   --->   "%zext_ln281_32 = zext i4 %add_ln281_13 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2633 'zext' 'zext_ln281_32' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_62)   --->   "%shl_ln281_12 = shl i10 1, %zext_ln281_32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2634 'shl' 'shl_ln281_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_62)   --->   "%and_ln281_12 = and i10 %shl_ln281_12, %trunc_ln281_8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2635 'and' 'and_ln281_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_62)   --->   "%lshr_ln281_12 = lshr i10 %and_ln281_12, %zext_ln281_32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2636 'lshr' 'lshr_ln281_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_62)   --->   "%trunc_ln281_48 = trunc i16 %ashr_ln281_12 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2637 'trunc' 'trunc_ln281_48' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_62)   --->   "%trunc_ln281_49 = trunc i10 %lshr_ln281_12 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2638 'trunc' 'trunc_ln281_49' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2639 [1/1] (3.98ns) (out node of the LUT)   --->   "%add_ln281_62 = add i8 %trunc_ln281_48, %trunc_ln281_49" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2639 'add' 'add_ln281_62' <Predicate = true> <Delay = 3.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2640 [1/1] (0.00ns)   --->   "%zext_ln281_83 = zext i1 %tmp_117 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2640 'zext' 'zext_ln281_83' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln281_38 = sext i5 %trunc_ln281_73 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2641 'sext' 'sext_ln281_38' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2642 [1/1] (1.78ns)   --->   "%add_ln281_87 = add i6 %zext_ln281_83, %sext_ln281_38" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2642 'add' 'add_ln281_87' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2643 [1/1] (0.00ns)   --->   "%fdc_data_addr_38 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 52" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2643 'getelementptr' 'fdc_data_addr_38' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln281_39 = sext i6 %add_ln281_87 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2644 'sext' 'sext_ln281_39' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2645 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_39, i11* %fdc_data_addr_38, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2645 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 61 <SV = 41> <Delay = 4.33>
ST_61 : Operation 2646 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_54 = mul i26 362, %sext_ln1118_62" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2646 'mul' 'mul_ln1118_54' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2647 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_55 = mul i26 362, %sext_ln1118_63" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2647 'mul' 'mul_ln1118_55' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2648 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i34 %mul_ln1118_60 to i35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2648 'sext' 'sext_ln1118_69' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2649 [1/1] (0.00ns)   --->   "%tmp_32 = call i24 @_ssdm_op_PartSelect.i24.i33.i32.i32(i33 %mul_ln1118_59, i32 9, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2649 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2650 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i33 @_ssdm_op_BitConcatenate.i33.i24.i9(i24 %tmp_32, i9 0)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2650 'bitconcatenate' 'shl_ln728_22' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i33 %shl_ln728_22 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2651 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2652 [1/1] (0.00ns)   --->   "%zext_ln703_14 = zext i35 %sext_ln1118_69 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2652 'zext' 'zext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2653 [1/1] (2.67ns)   --->   "%add_ln1192_57 = add nsw i36 %sext_ln728_7, %zext_ln703_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2653 'add' 'add_ln1192_57' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2654 [1/1] (0.00ns)   --->   "%zext_ln703_15 = zext i35 %mul_ln1118_61 to i36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2654 'zext' 'zext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2655 [1/1] (2.67ns)   --->   "%sub_ln1193_14 = sub nsw i36 %sext_ln728_7, %zext_ln703_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:263]   --->   Operation 2655 'sub' 'sub_ln1193_14' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2656 [1/1] (2.31ns)   --->   "%add_ln703_71 = add i24 %trunc_ln708_31, %trunc_ln708_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:264]   --->   Operation 2656 'add' 'add_ln703_71' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2657 [1/1] (2.31ns)   --->   "%sub_ln703_73 = sub i24 %trunc_ln708_34, %trunc_ln708_32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:265]   --->   Operation 2657 'sub' 'sub_ln703_73' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2658 [1/1] (2.31ns)   --->   "%sub_ln703_74 = sub i24 %trunc_ln708_31, %trunc_ln708_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:266]   --->   Operation 2658 'sub' 'sub_ln703_74' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2659 [1/1] (2.31ns)   --->   "%add_ln703_72 = add i24 %trunc_ln708_34, %trunc_ln708_32" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:267]   --->   Operation 2659 'add' 'add_ln703_72' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2660 [1/1] (0.00ns)   --->   "%p_Result_9_7 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %add_ln1192_57, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2660 'partselect' 'p_Result_9_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2661 [1/1] (0.00ns)   --->   "%p_Result_11_7 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %add_ln1192_57, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2661 'partselect' 'p_Result_11_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2662 [1/1] (1.66ns)   --->   "%icmp_ln851_73 = icmp eq i9 %p_Result_11_7, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2662 'icmp' 'icmp_ln851_73' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2663 [1/1] (0.00ns)   --->   "%p_Result_12_7 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_73, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2663 'partselect' 'p_Result_12_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2664 [1/1] (0.00ns)   --->   "%trunc_ln851_73 = trunc i24 %sub_ln703_73 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2664 'trunc' 'trunc_ln851_73' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2665 [1/1] (1.66ns)   --->   "%icmp_ln851_74 = icmp eq i9 %trunc_ln851_73, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2665 'icmp' 'icmp_ln851_74' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2666 [1/1] (0.00ns)   --->   "%p_Result_18_7 = call i15 @_ssdm_op_PartSelect.i15.i24.i32.i32(i24 %sub_ln703_74, i32 9, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2666 'partselect' 'p_Result_18_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2667 [1/1] (0.00ns)   --->   "%trunc_ln851_75 = trunc i24 %sub_ln703_74 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2667 'trunc' 'trunc_ln851_75' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2668 [1/1] (1.66ns)   --->   "%icmp_ln851_76 = icmp eq i9 %trunc_ln851_75, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2668 'icmp' 'icmp_ln851_76' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2669 [1/1] (0.00ns)   --->   "%p_Result_21_7 = call i15 @_ssdm_op_PartSelect.i15.i36.i32.i32(i36 %sub_ln1193_14, i32 18, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2669 'partselect' 'p_Result_21_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2670 [1/1] (0.00ns)   --->   "%p_Result_23_7 = call i9 @_ssdm_op_PartSelect.i9.i36.i32.i32(i36 %sub_ln1193_14, i32 9, i32 17)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2670 'partselect' 'p_Result_23_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2671 [1/1] (1.66ns)   --->   "%icmp_ln851_77 = icmp eq i9 %p_Result_23_7, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2671 'icmp' 'icmp_ln851_77' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2672 [1/1] (0.00ns)   --->   "%fdc_data_addr_13 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2672 'getelementptr' 'fdc_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2673 [1/1] (0.00ns)   --->   "%sext_ln281_12 = sext i8 %add_ln281_62 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2673 'sext' 'sext_ln281_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2674 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_12, i11* %fdc_data_addr_13, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2674 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_61 : Operation 2675 [1/1] (0.00ns)   --->   "%zext_ln281_119 = zext i1 %tmp_127 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2675 'zext' 'zext_ln281_119' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln281_71 = sext i6 %trunc_ln281_109 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2676 'sext' 'sext_ln281_71' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2677 [1/1] (1.82ns)   --->   "%add_ln281_110 = add i7 %zext_ln281_119, %sext_ln281_71" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2677 'add' 'add_ln281_110' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2678 [1/1] (0.00ns)   --->   "%fdc_data_addr_61 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 58" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2678 'getelementptr' 'fdc_data_addr_61' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2679 [1/1] (0.00ns)   --->   "%sext_ln281_72 = sext i7 %add_ln281_110 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2679 'sext' 'sext_ln281_72' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2680 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_72, i11* %fdc_data_addr_61, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2680 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 62 <SV = 42> <Delay = 3.97>
ST_62 : Operation 2681 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_54 = mul i26 362, %sext_ln1118_62" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2681 'mul' 'mul_ln1118_54' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2682 [1/1] (0.00ns)   --->   "%trunc_ln851_64 = trunc i26 %mul_ln1118_54 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2682 'trunc' 'trunc_ln851_64' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2683 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_55 = mul i26 362, %sext_ln1118_63" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2683 'mul' 'mul_ln1118_55' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2684 [1/1] (0.00ns)   --->   "%trunc_ln851_69 = trunc i26 %mul_ln1118_55 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2684 'trunc' 'trunc_ln851_69' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2685 [1/1] (2.59ns)   --->   "%add_ln708_7 = add i33 %trunc_ln1192_7, %shl_ln728_22" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:262]   --->   Operation 2685 'add' 'add_ln708_7' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2686 [1/1] (0.00ns)   --->   "%sext_ln703_62 = sext i24 %add_ln703_72 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2686 'sext' 'sext_ln703_62' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln703_63 = sext i24 %add_ln703_71 to i25" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2687 'sext' 'sext_ln703_63' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2688 [1/1] (2.31ns)   --->   "%add_ln1192_58 = add nsw i25 %sext_ln703_63, %sext_ln703_62" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2688 'add' 'add_ln1192_58' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2689 [1/1] (0.00ns)   --->   "%p_Result_3_7 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %add_ln1192_58, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2689 'partselect' 'p_Result_3_7' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2690 [1/1] (0.00ns)   --->   "%trunc_ln851_71 = trunc i25 %add_ln1192_58 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2690 'trunc' 'trunc_ln851_71' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2691 [1/1] (1.66ns)   --->   "%icmp_ln851_71 = icmp eq i9 %trunc_ln851_71, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2691 'icmp' 'icmp_ln851_71' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_73)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln708_7, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2692 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2693 [1/1] (1.94ns)   --->   "%add_ln700_58 = add i15 1, %p_Result_9_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2693 'add' 'add_ln700_58' <Predicate = (!icmp_ln851_73)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_73)   --->   "%select_ln851_73 = select i1 %icmp_ln851_73, i15 %p_Result_9_7, i15 %add_ln700_58" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2694 'select' 'select_ln851_73' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2695 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_73 = select i1 %tmp_108, i15 %select_ln851_73, i15 %p_Result_9_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:271]   --->   Operation 2695 'select' 'select_ln850_73' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_74)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_73, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2696 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2697 [1/1] (1.94ns)   --->   "%add_ln700_59 = add i15 1, %p_Result_12_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2697 'add' 'add_ln700_59' <Predicate = (!icmp_ln851_74)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_74)   --->   "%select_ln851_74 = select i1 %icmp_ln851_74, i15 %p_Result_12_7, i15 %add_ln700_59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2698 'select' 'select_ln851_74' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2699 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_74 = select i1 %tmp_109, i15 %select_ln851_74, i15 %p_Result_12_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:272]   --->   Operation 2699 'select' 'select_ln850_74' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_76)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %sub_ln703_74, i32 23)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2700 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2701 [1/1] (1.94ns)   --->   "%add_ln700_61 = add i15 1, %p_Result_18_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2701 'add' 'add_ln700_61' <Predicate = (!icmp_ln851_76)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_76)   --->   "%select_ln851_76 = select i1 %icmp_ln851_76, i15 %p_Result_18_7, i15 %add_ln700_61" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2702 'select' 'select_ln851_76' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2703 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_76 = select i1 %tmp_111, i15 %select_ln851_76, i15 %p_Result_18_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:274]   --->   Operation 2703 'select' 'select_ln850_76' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_77)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i36.i32(i36 %sub_ln1193_14, i32 32)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2704 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2705 [1/1] (1.94ns)   --->   "%add_ln700_62 = add i15 1, %p_Result_21_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2705 'add' 'add_ln700_62' <Predicate = (!icmp_ln851_77)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_77)   --->   "%select_ln851_77 = select i1 %icmp_ln851_77, i15 %p_Result_21_7, i15 %add_ln700_62" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2706 'select' 'select_ln851_77' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2707 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_77 = select i1 %tmp_112, i15 %select_ln851_77, i15 %p_Result_21_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:275]   --->   Operation 2707 'select' 'select_ln850_77' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2708 [1/1] (2.31ns)   --->   "%sub_ln1193_15 = sub i25 %sext_ln703_62, %sext_ln703_63" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2708 'sub' 'sub_ln1193_15' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2709 [1/1] (0.00ns)   --->   "%p_Result_24_7 = call i16 @_ssdm_op_PartSelect.i16.i25.i32.i32(i25 %sub_ln1193_15, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2709 'partselect' 'p_Result_24_7' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2710 [1/1] (0.00ns)   --->   "%trunc_ln851_76 = trunc i25 %sub_ln1193_15 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2710 'trunc' 'trunc_ln851_76' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2711 [1/1] (1.66ns)   --->   "%icmp_ln851_78 = icmp eq i9 %trunc_ln851_76, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2711 'icmp' 'icmp_ln851_78' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2712 [1/1] (0.00ns)   --->   "%fdc_data_addr_22 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 41" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2712 'getelementptr' 'fdc_data_addr_22' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln281_21 = sext i7 %add_ln281_71 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2713 'sext' 'sext_ln281_21' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2714 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_21, i11* %fdc_data_addr_22, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2714 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_62 : Operation 2715 [1/1] (0.00ns)   --->   "%trunc_ln281_84 = trunc i5 %quant_23_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2715 'trunc' 'trunc_ln281_84' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2716 [1/1] (1.73ns)   --->   "%add_ln281_23 = add i4 -1, %trunc_ln281_84" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2716 'add' 'add_ln281_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2717 [1/1] (0.00ns)   --->   "%fdc_data_addr_30 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 44" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2717 'getelementptr' 'fdc_data_addr_30' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln281_29 = sext i7 %add_ln281_79 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2718 'sext' 'sext_ln281_29' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2719 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_29, i11* %fdc_data_addr_30, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2719 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_62 : Operation 2720 [1/1] (0.00ns)   --->   "%trunc_ln281_126 = trunc i5 %quant_31_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2720 'trunc' 'trunc_ln281_126' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2721 [1/1] (1.73ns)   --->   "%add_ln281_31 = add i4 -1, %trunc_ln281_126" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2721 'add' 'add_ln281_31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2722 [1/1] (0.00ns)   --->   "%trunc_ln281_174 = trunc i5 %quant_47_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2722 'trunc' 'trunc_ln281_174' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2723 [1/1] (1.73ns)   --->   "%add_ln281_47 = add i4 -1, %trunc_ln281_174" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2723 'add' 'add_ln281_47' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2724 [1/1] (0.00ns)   --->   "%trunc_ln281_101 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln850_77, i32 10, i32 14)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2724 'partselect' 'trunc_ln281_101' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2725 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln850_77, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2725 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>

State 63 <SV = 43> <Delay = 4.10>
ST_63 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_62)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_54, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2726 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2727 [1/1] (1.66ns)   --->   "%icmp_ln851_62 = icmp eq i9 %trunc_ln851_64, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2727 'icmp' 'icmp_ln851_62' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2728 [1/1] (0.00ns)   --->   "%trunc_ln851_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_54, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2728 'partselect' 'trunc_ln851_11' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2729 [1/1] (2.07ns)   --->   "%add_ln851_12 = add i16 1, %trunc_ln851_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2729 'add' 'add_ln851_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_62)   --->   "%select_ln851_62 = select i1 %icmp_ln851_62, i16 %trunc_ln851_11, i16 %add_ln851_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2730 'select' 'select_ln851_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2731 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_62 = select i1 %tmp_97, i16 %select_ln851_62, i16 %trunc_ln851_11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2731 'select' 'select_ln850_62' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_69)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_55, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2732 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2733 [1/1] (1.66ns)   --->   "%icmp_ln851_69 = icmp eq i9 %trunc_ln851_69, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2733 'icmp' 'icmp_ln851_69' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2734 [1/1] (0.00ns)   --->   "%trunc_ln851_12 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_55, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2734 'partselect' 'trunc_ln851_12' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2735 [1/1] (2.07ns)   --->   "%add_ln851_13 = add i16 1, %trunc_ln851_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2735 'add' 'add_ln851_13' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_69)   --->   "%select_ln851_69 = select i1 %icmp_ln851_69, i16 %trunc_ln851_12, i16 %add_ln851_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2736 'select' 'select_ln851_69' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2737 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_69 = select i1 %tmp_104, i16 %select_ln851_69, i16 %trunc_ln851_12" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2737 'select' 'select_ln850_69' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_71)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %add_ln1192_58, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2738 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2739 [1/1] (2.07ns)   --->   "%add_ln700_57 = add i16 1, %p_Result_3_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2739 'add' 'add_ln700_57' <Predicate = (!icmp_ln851_71)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_71)   --->   "%select_ln851_71 = select i1 %icmp_ln851_71, i16 %p_Result_3_7, i16 %add_ln700_57" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2740 'select' 'select_ln851_71' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2741 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_71 = select i1 %tmp_106, i16 %select_ln851_71, i16 %p_Result_3_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2741 'select' 'select_ln850_71' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_78)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sub_ln1193_15, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2742 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2743 [1/1] (2.07ns)   --->   "%add_ln700_63 = add i16 1, %p_Result_24_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2743 'add' 'add_ln700_63' <Predicate = (!icmp_ln851_78)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_78)   --->   "%select_ln851_78 = select i1 %icmp_ln851_78, i16 %p_Result_24_7, i16 %add_ln700_63" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2744 'select' 'select_ln851_78' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2745 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_78 = select i1 %tmp_113, i16 %select_ln851_78, i16 %p_Result_24_7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2745 'select' 'select_ln850_78' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2746 [1/1] (0.00ns)   --->   "%trunc_ln281_50 = trunc i5 %quant_14_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2746 'trunc' 'trunc_ln281_50' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2747 [1/1] (1.73ns)   --->   "%add_ln281_14 = add i4 -1, %trunc_ln281_50" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2747 'add' 'add_ln281_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_72)   --->   "%trunc_ln281_83 = trunc i15 %select_ln850_73 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2748 'trunc' 'trunc_ln281_83' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_72)   --->   "%zext_ln281_53 = zext i5 %quant_23_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2749 'zext' 'zext_ln281_53' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_72)   --->   "%ashr_ln281_22 = ashr i15 %select_ln850_73, %zext_ln281_53" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2750 'ashr' 'ashr_ln281_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2751 [1/1] (0.00ns)   --->   "%zext_ln281_54 = zext i4 %add_ln281_23 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2751 'zext' 'zext_ln281_54' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_72)   --->   "%shl_ln281_22 = shl i10 1, %zext_ln281_54" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2752 'shl' 'shl_ln281_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_72)   --->   "%and_ln281_22 = and i10 %shl_ln281_22, %trunc_ln281_83" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2753 'and' 'and_ln281_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_72)   --->   "%lshr_ln281_22 = lshr i10 %and_ln281_22, %zext_ln281_54" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2754 'lshr' 'lshr_ln281_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_72)   --->   "%trunc_ln281_85 = trunc i15 %ashr_ln281_22 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2755 'trunc' 'trunc_ln281_85' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_72)   --->   "%trunc_ln281_86 = trunc i10 %lshr_ln281_22 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2756 'trunc' 'trunc_ln281_86' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2757 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_72 = add i7 %trunc_ln281_85, %trunc_ln281_86" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2757 'add' 'add_ln281_72' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_80)   --->   "%trunc_ln281_125 = trunc i15 %select_ln850_74 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2758 'trunc' 'trunc_ln281_125' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_80)   --->   "%zext_ln281_70 = zext i5 %quant_31_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2759 'zext' 'zext_ln281_70' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_80)   --->   "%ashr_ln281_30 = ashr i15 %select_ln850_74, %zext_ln281_70" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2760 'ashr' 'ashr_ln281_30' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2761 [1/1] (0.00ns)   --->   "%zext_ln281_71 = zext i4 %add_ln281_31 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2761 'zext' 'zext_ln281_71' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_80)   --->   "%shl_ln281_30 = shl i10 1, %zext_ln281_71" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2762 'shl' 'shl_ln281_30' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_80)   --->   "%and_ln281_30 = and i10 %shl_ln281_30, %trunc_ln281_125" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2763 'and' 'and_ln281_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_80)   --->   "%lshr_ln281_30 = lshr i10 %and_ln281_30, %zext_ln281_71" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2764 'lshr' 'lshr_ln281_30' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_80)   --->   "%trunc_ln281_127 = trunc i15 %ashr_ln281_30 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2765 'trunc' 'trunc_ln281_127' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_80)   --->   "%trunc_ln281_128 = trunc i10 %lshr_ln281_30 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2766 'trunc' 'trunc_ln281_128' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2767 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_80 = add i7 %trunc_ln281_127, %trunc_ln281_128" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2767 'add' 'add_ln281_80' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2768 [1/1] (0.00ns)   --->   "%zext_ln281_97 = zext i1 %tmp_119 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2768 'zext' 'zext_ln281_97' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2769 [1/1] (0.00ns)   --->   "%sext_ln281_48 = sext i5 %trunc_ln281_87 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2769 'sext' 'sext_ln281_48' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2770 [1/1] (1.78ns)   --->   "%add_ln281_95 = add i6 %zext_ln281_97, %sext_ln281_48" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2770 'add' 'add_ln281_95' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2771 [1/1] (0.00ns)   --->   "%fdc_data_addr_46 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2771 'getelementptr' 'fdc_data_addr_46' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln281_49 = sext i6 %add_ln281_95 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2772 'sext' 'sext_ln281_49' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2773 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_49, i11* %fdc_data_addr_46, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2773 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_63 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_96)   --->   "%trunc_ln281_173 = trunc i15 %select_ln850_76 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2774 'trunc' 'trunc_ln281_173' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_96)   --->   "%zext_ln281_98 = zext i5 %quant_47_read_1 to i15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2775 'zext' 'zext_ln281_98' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_96)   --->   "%ashr_ln281_42 = ashr i15 %select_ln850_76, %zext_ln281_98" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2776 'ashr' 'ashr_ln281_42' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2777 [1/1] (0.00ns)   --->   "%zext_ln281_99 = zext i4 %add_ln281_47 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2777 'zext' 'zext_ln281_99' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_96)   --->   "%shl_ln281_42 = shl i10 1, %zext_ln281_99" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2778 'shl' 'shl_ln281_42' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_96)   --->   "%and_ln281_42 = and i10 %shl_ln281_42, %trunc_ln281_173" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2779 'and' 'and_ln281_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_96)   --->   "%lshr_ln281_42 = lshr i10 %and_ln281_42, %zext_ln281_99" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2780 'lshr' 'lshr_ln281_42' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_96)   --->   "%trunc_ln281_175 = trunc i15 %ashr_ln281_42 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2781 'trunc' 'trunc_ln281_175' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_96)   --->   "%trunc_ln281_176 = trunc i10 %lshr_ln281_42 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2782 'trunc' 'trunc_ln281_176' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2783 [1/1] (3.88ns) (out node of the LUT)   --->   "%add_ln281_96 = add i7 %trunc_ln281_175, %trunc_ln281_176" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2783 'add' 'add_ln281_96' <Predicate = true> <Delay = 3.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2784 [1/1] (0.00ns)   --->   "%zext_ln281_110 = zext i1 %tmp_122 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2784 'zext' 'zext_ln281_110' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln281_59 = sext i5 %trunc_ln281_100 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2785 'sext' 'sext_ln281_59' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2786 [1/1] (1.78ns)   --->   "%add_ln281_103 = add i6 %zext_ln281_110, %sext_ln281_59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2786 'add' 'add_ln281_103' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2787 [1/1] (0.00ns)   --->   "%fdc_data_addr_54 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 59" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2787 'getelementptr' 'fdc_data_addr_54' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln281_60 = sext i6 %add_ln281_103 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2788 'sext' 'sext_ln281_60' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2789 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_60, i11* %fdc_data_addr_54, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2789 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_63 : Operation 2790 [1/1] (0.00ns)   --->   "%trunc_ln281_110 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_69, i32 10, i32 15)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2790 'partselect' 'trunc_ln281_110' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2791 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_69, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2791 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>

State 64 <SV = 44> <Delay = 3.98>
ST_64 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_63)   --->   "%trunc_ln281_9 = trunc i16 %select_ln850_62 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2792 'trunc' 'trunc_ln281_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln1118_70 = sext i16 %select_ln850_71 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2793 'sext' 'sext_ln1118_70' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2794 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_62 = mul i26 362, %sext_ln1118_70" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2794 'mul' 'mul_ln1118_62' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2795 [1/1] (0.00ns)   --->   "%sext_ln1118_71 = sext i16 %select_ln850_78 to i26" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2795 'sext' 'sext_ln1118_71' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2796 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_63 = mul i26 362, %sext_ln1118_71" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2796 'mul' 'mul_ln1118_63' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2797 [1/1] (0.00ns)   --->   "%fdc_data_addr_7 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 28" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2797 'getelementptr' 'fdc_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln281_8 = sext i7 %add_ln281_54 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2798 'sext' 'sext_ln281_8' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2799 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_8, i11* %fdc_data_addr_7, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2799 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_64 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_63)   --->   "%zext_ln281_33 = zext i5 %quant_14_read_1 to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2800 'zext' 'zext_ln281_33' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_63)   --->   "%ashr_ln281_13 = ashr i16 %select_ln850_62, %zext_ln281_33" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2801 'ashr' 'ashr_ln281_13' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2802 [1/1] (0.00ns)   --->   "%zext_ln281_34 = zext i4 %add_ln281_14 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2802 'zext' 'zext_ln281_34' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_63)   --->   "%shl_ln281_13 = shl i10 1, %zext_ln281_34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2803 'shl' 'shl_ln281_13' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_63)   --->   "%and_ln281_13 = and i10 %shl_ln281_13, %trunc_ln281_9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2804 'and' 'and_ln281_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_63)   --->   "%lshr_ln281_13 = lshr i10 %and_ln281_13, %zext_ln281_34" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2805 'lshr' 'lshr_ln281_13' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_63)   --->   "%trunc_ln281_51 = trunc i16 %ashr_ln281_13 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2806 'trunc' 'trunc_ln281_51' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_63)   --->   "%trunc_ln281_52 = trunc i10 %lshr_ln281_13 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2807 'trunc' 'trunc_ln281_52' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2808 [1/1] (3.98ns) (out node of the LUT)   --->   "%add_ln281_63 = add i8 %trunc_ln281_51, %trunc_ln281_52" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2808 'add' 'add_ln281_63' <Predicate = true> <Delay = 3.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2809 [1/1] (0.00ns)   --->   "%fdc_data_addr_39 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 54" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2809 'getelementptr' 'fdc_data_addr_39' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln281_40 = sext i7 %add_ln281_88 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2810 'sext' 'sext_ln281_40' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2811 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_40, i11* %fdc_data_addr_39, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2811 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 65 <SV = 45> <Delay = 4.14>
ST_65 : Operation 2812 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_62 = mul i26 362, %sext_ln1118_70" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2812 'mul' 'mul_ln1118_62' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2813 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_63 = mul i26 362, %sext_ln1118_71" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2813 'mul' 'mul_ln1118_63' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2814 [1/1] (0.00ns)   --->   "%fdc_data_addr_14 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 29" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2814 'getelementptr' 'fdc_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln281_13 = sext i8 %add_ln281_63 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2815 'sext' 'sext_ln281_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2816 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_13, i11* %fdc_data_addr_14, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2816 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_65 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln281_120 = zext i1 %tmp_128 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2817 'zext' 'zext_ln281_120' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln281_73 = sext i6 %trunc_ln281_110 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2818 'sext' 'sext_ln281_73' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2819 [1/1] (1.82ns)   --->   "%add_ln281_111 = add i7 %zext_ln281_120, %sext_ln281_73" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2819 'add' 'add_ln281_111' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2820 [1/1] (0.00ns)   --->   "%fdc_data_addr_62 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 62" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2820 'getelementptr' 'fdc_data_addr_62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln281_74 = sext i7 %add_ln281_111 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2821 'sext' 'sext_ln281_74' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2822 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_74, i11* %fdc_data_addr_62, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2822 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 66 <SV = 46> <Delay = 2.32>
ST_66 : Operation 2823 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_62 = mul i26 362, %sext_ln1118_70" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2823 'mul' 'mul_ln1118_62' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2824 [1/1] (0.00ns)   --->   "%trunc_ln851_72 = trunc i26 %mul_ln1118_62 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2824 'trunc' 'trunc_ln851_72' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2825 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_63 = mul i26 362, %sext_ln1118_71" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2825 'mul' 'mul_ln1118_63' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2826 [1/1] (0.00ns)   --->   "%trunc_ln851_77 = trunc i26 %mul_ln1118_63 to i9" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2826 'trunc' 'trunc_ln851_77' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2827 [1/1] (0.00ns)   --->   "%fdc_data_addr_23 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 43" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2827 'getelementptr' 'fdc_data_addr_23' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2828 [1/1] (0.00ns)   --->   "%sext_ln281_22 = sext i7 %add_ln281_72 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2828 'sext' 'sext_ln281_22' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2829 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_22, i11* %fdc_data_addr_23, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2829 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_66 : Operation 2830 [1/1] (0.00ns)   --->   "%fdc_data_addr_31 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 53" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2830 'getelementptr' 'fdc_data_addr_31' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2831 [1/1] (0.00ns)   --->   "%sext_ln281_30 = sext i7 %add_ln281_80 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2831 'sext' 'sext_ln281_30' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2832 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_30, i11* %fdc_data_addr_31, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2832 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 67 <SV = 47> <Delay = 4.10>
ST_67 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_72)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_62, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2833 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2834 [1/1] (1.66ns)   --->   "%icmp_ln851_72 = icmp eq i9 %trunc_ln851_72, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2834 'icmp' 'icmp_ln851_72' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2835 [1/1] (0.00ns)   --->   "%trunc_ln851_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_62, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2835 'partselect' 'trunc_ln851_13' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2836 [1/1] (2.07ns)   --->   "%add_ln851_14 = add i16 1, %trunc_ln851_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2836 'add' 'add_ln851_14' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_72)   --->   "%select_ln851_72 = select i1 %icmp_ln851_72, i16 %trunc_ln851_13, i16 %add_ln851_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2837 'select' 'select_ln851_72' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2838 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_72 = select i1 %tmp_107, i16 %select_ln851_72, i16 %trunc_ln851_13" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:270]   --->   Operation 2838 'select' 'select_ln850_72' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_79)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %mul_ln1118_63, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2839 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2840 [1/1] (1.66ns)   --->   "%icmp_ln851_79 = icmp eq i9 %trunc_ln851_77, 0" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2840 'icmp' 'icmp_ln851_79' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln851_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_63, i32 9, i32 24)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2841 'partselect' 'trunc_ln851_14' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2842 [1/1] (2.07ns)   --->   "%add_ln851_15 = add i16 1, %trunc_ln851_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2842 'add' 'add_ln851_15' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_79)   --->   "%select_ln851_79 = select i1 %icmp_ln851_79, i16 %trunc_ln851_14, i16 %add_ln851_15" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2843 'select' 'select_ln851_79' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2844 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln850_79 = select i1 %tmp_114, i16 %select_ln851_79, i16 %trunc_ln851_14" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:276]   --->   Operation 2844 'select' 'select_ln850_79' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2845 [1/1] (0.00ns)   --->   "%trunc_ln281_53 = trunc i5 %quant_15_read_1 to i4" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2845 'trunc' 'trunc_ln281_53' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2846 [1/1] (1.73ns)   --->   "%add_ln281_15 = add i4 -1, %trunc_ln281_53" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2846 'add' 'add_ln281_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2847 [1/1] (0.00ns)   --->   "%fdc_data_addr_47 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 60" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2847 'getelementptr' 'fdc_data_addr_47' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2848 [1/1] (0.00ns)   --->   "%sext_ln281_50 = sext i7 %add_ln281_96 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2848 'sext' 'sext_ln281_50' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2849 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_50, i11* %fdc_data_addr_47, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2849 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_67 : Operation 2850 [1/1] (0.00ns)   --->   "%zext_ln281_111 = zext i1 %tmp_123 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2850 'zext' 'zext_ln281_111' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2851 [1/1] (0.00ns)   --->   "%sext_ln281_61 = sext i5 %trunc_ln281_101 to i6" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2851 'sext' 'sext_ln281_61' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2852 [1/1] (1.78ns)   --->   "%add_ln281_104 = add i6 %zext_ln281_111, %sext_ln281_61" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2852 'add' 'add_ln281_104' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2853 [1/1] (0.00ns)   --->   "%fdc_data_addr_55 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 61" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2853 'getelementptr' 'fdc_data_addr_55' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2854 [1/1] (0.00ns)   --->   "%sext_ln281_62 = sext i6 %add_ln281_104 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2854 'sext' 'sext_ln281_62' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2855 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_62, i11* %fdc_data_addr_55, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2855 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_67 : Operation 2856 [1/1] (0.00ns)   --->   "%trunc_ln281_111 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %select_ln850_79, i32 10, i32 15)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2856 'partselect' 'trunc_ln281_111' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2857 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln850_79, i32 9)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2857 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>

State 68 <SV = 48> <Delay = 4.14>
ST_68 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_64)   --->   "%trunc_ln281_10 = trunc i16 %select_ln850_72 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2858 'trunc' 'trunc_ln281_10' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_64)   --->   "%zext_ln281_35 = zext i5 %quant_15_read_1 to i16" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2859 'zext' 'zext_ln281_35' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_64)   --->   "%ashr_ln281_14 = ashr i16 %select_ln850_72, %zext_ln281_35" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2860 'ashr' 'ashr_ln281_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2861 [1/1] (0.00ns)   --->   "%zext_ln281_36 = zext i4 %add_ln281_15 to i10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2861 'zext' 'zext_ln281_36' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_64)   --->   "%shl_ln281_14 = shl i10 1, %zext_ln281_36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2862 'shl' 'shl_ln281_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_64)   --->   "%and_ln281_14 = and i10 %shl_ln281_14, %trunc_ln281_10" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2863 'and' 'and_ln281_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_64)   --->   "%lshr_ln281_14 = lshr i10 %and_ln281_14, %zext_ln281_36" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2864 'lshr' 'lshr_ln281_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_64)   --->   "%trunc_ln281_54 = trunc i16 %ashr_ln281_14 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2865 'trunc' 'trunc_ln281_54' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node add_ln281_64)   --->   "%trunc_ln281_55 = trunc i10 %lshr_ln281_14 to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2866 'trunc' 'trunc_ln281_55' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2867 [1/1] (3.98ns) (out node of the LUT)   --->   "%add_ln281_64 = add i8 %trunc_ln281_54, %trunc_ln281_55" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2867 'add' 'add_ln281_64' <Predicate = true> <Delay = 3.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2868 [1/1] (0.00ns)   --->   "%zext_ln281_121 = zext i1 %tmp_129 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2868 'zext' 'zext_ln281_121' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln281_75 = sext i6 %trunc_ln281_111 to i7" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2869 'sext' 'sext_ln281_75' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2870 [1/1] (1.82ns)   --->   "%add_ln281_112 = add i7 %zext_ln281_121, %sext_ln281_75" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2870 'add' 'add_ln281_112' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2871 [1/1] (0.00ns)   --->   "%fdc_data_addr_63 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 63" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2871 'getelementptr' 'fdc_data_addr_63' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2872 [1/1] (0.00ns)   --->   "%sext_ln281_76 = sext i7 %add_ln281_112 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2872 'sext' 'sext_ln281_76' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2873 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_76, i11* %fdc_data_addr_63, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2873 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>

State 69 <SV = 49> <Delay = 2.32>
ST_69 : Operation 2874 [1/1] (0.00ns)   --->   "%fdc_data_addr_15 = getelementptr [64 x i11]* %fdc_data, i64 0, i64 42" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2874 'getelementptr' 'fdc_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2875 [1/1] (0.00ns)   --->   "%sext_ln281_14 = sext i8 %add_ln281_64 to i11" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2875 'sext' 'sext_ln281_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2876 [1/1] (2.32ns)   --->   "store i11 %sext_ln281_14, i11* %fdc_data_addr_15, align 2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:281]   --->   Operation 2876 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 64> <RAM>
ST_69 : Operation 2877 [1/1] (0.00ns)   --->   "ret void" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:285]   --->   Operation 2877 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:185) [175]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('channel_data_0_load', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:189) on array 'channel_data_0' [187]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('channel_data_0_load', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:189) on array 'channel_data_0' [187]  (2.32 ns)

 <State 4>: 2.48ns
The critical path consists of the following:
	'mux' operation ('tmp_s', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:189) [195]  (2.48 ns)

 <State 5>: 2.48ns
The critical path consists of the following:
	'mux' operation ('tmp_18', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:189) [217]  (2.48 ns)

 <State 6>: 2.48ns
The critical path consists of the following:
	'mux' operation ('tmp_20', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:189) [239]  (2.48 ns)

 <State 7>: 2.48ns
The critical path consists of the following:
	'mux' operation ('tmp_22', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:189) [261]  (2.48 ns)

 <State 8>: 4.24ns
The critical path consists of the following:
	'add' operation ('__Val2__', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:192) [275]  (2.11 ns)
	'add' operation ('__Val2__', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:204) [299]  (2.14 ns)

 <State 9>: 3.3ns
The critical path consists of the following:
	'add' operation of DSP[293] ('add_ln1192_6', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:202) [291]  (2.25 ns)
	'mul' operation of DSP[293] ('r.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:202) [293]  (1.05 ns)

 <State 10>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[293] ('r.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:202) [293]  (1.05 ns)

 <State 11>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[293] ('r.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:202) [293]  (0 ns)
	'add' operation of DSP[312] ('ret.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:208) [312]  (3.02 ns)

 <State 12>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[332] ('r.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:211) [330]  (0 ns)
	'sub' operation of DSP[332] ('ret.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:211) [332]  (3.02 ns)

 <State 13>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[349] ('r.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:217) [345]  (1.05 ns)

 <State 14>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[349] ('r.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:217) [345]  (0 ns)
	'add' operation of DSP[349] ('ret.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:217) [349]  (3.02 ns)

 <State 15>: 2.28ns
The critical path consists of the following:
	'add' operation ('ret.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:226) [368]  (2.28 ns)

 <State 16>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[370] ('r.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:226) [370]  (3.89 ns)

 <State 17>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[370] ('r.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:226) [370]  (3.89 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln229', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:229) of variable 'sext_ln703_77', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:216 on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [385]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln231', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:231) of variable 'sext_ln708_5', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:218 on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [393]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('mid_V_addr_11', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:228) [380]  (0 ns)
	'store' operation ('store_ln228', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:228) of variable 'sub_ln703_14', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:219 on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [381]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('mid_V_addr_15', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:232) [400]  (0 ns)
	'store' operation ('store_ln232', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:232) of variable 'trunc_ln708_13', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:232 on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [401]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('mid_V_addr', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:237) [405]  (0 ns)
	'load' operation ('mid_V_load', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:237) on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [406]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'load' operation ('mid_V_load', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:237) on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [406]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'load' operation ('mid_V_load_2', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:238) on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [411]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'load' operation ('mid_V_load_4', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:239) on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [416]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'load' operation ('mid_V_load_6', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:240) on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [421]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('mid_V_load_8', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:237) on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [569]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('mid_V_load_10', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:238) on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [574]  (3.25 ns)

 <State 29>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln703_7', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:260) [468]  (2.31 ns)
	'icmp' operation ('icmp_ln851', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:269) [491]  (1.66 ns)

 <State 30>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[433] ('mul_ln1118', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:246) [433]  (3.89 ns)

 <State 31>: 4.24ns
The critical path consists of the following:
	'add' operation ('add_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1707]  (1.92 ns)
	'store' operation ('store_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) of variable 'sext_ln281_1', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281 on array 'fdc_data' [1710]  (2.32 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'load' operation ('mid_V_load_18', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:238) on array 'mid.V', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:178 [737]  (3.25 ns)

 <State 33>: 4.33ns
The critical path consists of the following:
	'add' operation ('add_ln1192_5', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:262) [479]  (2.67 ns)
	'icmp' operation ('icmp_ln851_3', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:271) [518]  (1.66 ns)

 <State 34>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln1192_8', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [497]  (2.31 ns)
	'icmp' operation ('icmp_ln851_1', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [501]  (1.66 ns)

 <State 35>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[630] ('mul_ln1118_11', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:258) [630]  (3.89 ns)

 <State 36>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[506] ('mul_ln1118_6', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [506]  (3.89 ns)

 <State 37>: 4.33ns
The critical path consists of the following:
	'add' operation ('add_ln1192_15', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:262) [642]  (2.67 ns)
	'icmp' operation ('icmp_ln851_13', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:271) [681]  (1.66 ns)

 <State 38>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln1192_16', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [660]  (2.31 ns)
	'icmp' operation ('icmp_ln851_11', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [664]  (1.66 ns)

 <State 39>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[793] ('mul_ln1118_19', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:258) [793]  (3.89 ns)

 <State 40>: 3.99ns
The critical path consists of the following:
	'and' operation ('and_ln281_7', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1821]  (0 ns)
	'lshr' operation ('lshr_ln281_7', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1822]  (0 ns)
	'add' operation ('add_ln281_55', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1825]  (3.99 ns)

 <State 41>: 4.33ns
The critical path consists of the following:
	'add' operation ('add_ln1192_22', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:262) [805]  (2.67 ns)
	'icmp' operation ('icmp_ln851_23', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:271) [844]  (1.66 ns)

 <State 42>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln1192_23', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [823]  (2.31 ns)
	'icmp' operation ('icmp_ln851_21', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [827]  (1.66 ns)

 <State 43>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[955] ('mul_ln1118_27', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:258) [955]  (3.89 ns)

 <State 44>: 3.99ns
The critical path consists of the following:
	'and' operation ('and_ln281_8', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1834]  (0 ns)
	'lshr' operation ('lshr_ln281_8', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1835]  (0 ns)
	'add' operation ('add_ln281_58', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1838]  (3.99 ns)

 <State 45>: 4.33ns
The critical path consists of the following:
	'add' operation ('add_ln1192_29', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:262) [967]  (2.67 ns)
	'icmp' operation ('icmp_ln851_33', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:271) [1006]  (1.66 ns)

 <State 46>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln1192_30', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [985]  (2.31 ns)
	'icmp' operation ('icmp_ln851_31', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [989]  (1.66 ns)

 <State 47>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[1117] ('mul_ln1118_35', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:258) [1117]  (3.89 ns)

 <State 48>: 3.99ns
The critical path consists of the following:
	'and' operation ('and_ln281_9', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1847]  (0 ns)
	'lshr' operation ('lshr_ln281_9', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1848]  (0 ns)
	'add' operation ('add_ln281_59', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1851]  (3.99 ns)

 <State 49>: 4.33ns
The critical path consists of the following:
	'add' operation ('add_ln1192_36', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:262) [1129]  (2.67 ns)
	'icmp' operation ('icmp_ln851_43', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:271) [1168]  (1.66 ns)

 <State 50>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln1192_37', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [1147]  (2.31 ns)
	'icmp' operation ('icmp_ln851_41', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [1151]  (1.66 ns)

 <State 51>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[1279] ('mul_ln1118_43', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:258) [1279]  (3.89 ns)

 <State 52>: 3.99ns
The critical path consists of the following:
	'and' operation ('and_ln281_10', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1861]  (0 ns)
	'lshr' operation ('lshr_ln281_10', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1862]  (0 ns)
	'add' operation ('add_ln281_60', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1865]  (3.99 ns)

 <State 53>: 4.33ns
The critical path consists of the following:
	'add' operation ('add_ln1192_43', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:262) [1291]  (2.67 ns)
	'icmp' operation ('icmp_ln851_53', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:271) [1330]  (1.66 ns)

 <State 54>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln1192_44', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [1309]  (2.31 ns)
	'icmp' operation ('icmp_ln851_51', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [1313]  (1.66 ns)

 <State 55>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln281_101', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [2439]  (1.78 ns)
	'store' operation ('store_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) of variable 'sext_ln281_56', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281 on array 'fdc_data' [2442]  (2.32 ns)

 <State 56>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln281_86', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [2242]  (1.78 ns)
	'store' operation ('store_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) of variable 'sext_ln281_37', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281 on array 'fdc_data' [2245]  (2.32 ns)

 <State 57>: 4.33ns
The critical path consists of the following:
	'add' operation ('add_ln1192_50', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:262) [1453]  (2.67 ns)
	'icmp' operation ('icmp_ln851_63', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:271) [1492]  (1.66 ns)

 <State 58>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln1192_51', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [1471]  (2.31 ns)
	'icmp' operation ('icmp_ln851_61', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [1475]  (1.66 ns)

 <State 59>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln281_94', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [2348]  (1.78 ns)
	'store' operation ('store_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) of variable 'sext_ln281_47', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281 on array 'fdc_data' [2351]  (2.32 ns)

 <State 60>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln281_87', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [2250]  (1.78 ns)
	'store' operation ('store_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) of variable 'sext_ln281_39', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281 on array 'fdc_data' [2253]  (2.32 ns)

 <State 61>: 4.33ns
The critical path consists of the following:
	'add' operation ('add_ln1192_57', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:262) [1615]  (2.67 ns)
	'icmp' operation ('icmp_ln851_73', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:271) [1654]  (1.66 ns)

 <State 62>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln1192_58', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [1633]  (2.31 ns)
	'icmp' operation ('icmp_ln851_71', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:270) [1637]  (1.66 ns)

 <State 63>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln281_95', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [2356]  (1.78 ns)
	'store' operation ('store_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) of variable 'sext_ln281_49', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281 on array 'fdc_data' [2359]  (2.32 ns)

 <State 64>: 3.99ns
The critical path consists of the following:
	'and' operation ('and_ln281_13', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1903]  (0 ns)
	'lshr' operation ('lshr_ln281_13', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1904]  (0 ns)
	'add' operation ('add_ln281_63', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1907]  (3.99 ns)

 <State 65>: 4.15ns
The critical path consists of the following:
	'add' operation ('add_ln281_111', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [2531]  (1.83 ns)
	'store' operation ('store_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) of variable 'sext_ln281_74', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281 on array 'fdc_data' [2534]  (2.32 ns)

 <State 66>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fdc_data_addr_23', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [2041]  (0 ns)
	'store' operation ('store_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) of variable 'sext_ln281_22', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281 on array 'fdc_data' [2043]  (2.32 ns)

 <State 67>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln281_104', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [2463]  (1.78 ns)
	'store' operation ('store_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) of variable 'sext_ln281_62', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281 on array 'fdc_data' [2466]  (2.32 ns)

 <State 68>: 4.15ns
The critical path consists of the following:
	'add' operation ('add_ln281_112', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [2539]  (1.83 ns)
	'store' operation ('store_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) of variable 'sext_ln281_76', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281 on array 'fdc_data' [2542]  (2.32 ns)

 <State 69>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('fdc_data_addr_15', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) [1922]  (0 ns)
	'store' operation ('store_ln281', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281) of variable 'sext_ln281_14', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:281 on array 'fdc_data' [1924]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
