
****** PlanAhead v14.5 (64-bit)
  **** Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Chani/Desktop/backup1/Processor/pa.fromNetlist.tcl
# create_project -name Processor -dir "C:/Users/Chani/Desktop/backup1/Processor/planAhead_run_2" -part xc6slx45csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Chani/Desktop/backup1/Processor/TopModule.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Chani/Desktop/backup1/Processor} }
# set_property target_constrs_file "TopModule.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Chani/Desktop/backup1/Processor/TopModule.ucf' to fileset 'constrs_1'
# add_files [list {TopModule.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.5 - ngc2edif P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design TopModule.ngc ...
WARNING:NetListWriters:298 - No output is written to TopModule.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file TopModule.edif ...
ngc2edif: Total memory usage is 85020 kilobytes

Parsing EDIF File [./planAhead_run_2/Processor.data/cache/TopModule_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/Processor.data/cache/TopModule_ngc_zx.edif]

    while executing
"link_design"
    (file "C:/Users/Chani/Desktop/backup1/Processor/pa.fromNetlist.tcl" line 10)
