// Seed: 859157043
module module_0 (
    output id_0,
    input logic id_1
);
  reg id_2;
  always @(id_1 or negedge 1) begin
    id_2 <= !id_1;
  end
  type_5(
      1, id_0 - 1, 1'b0, id_1, id_0
  );
endmodule
