{"files":[{"patch":"@@ -2957,3 +2957,3 @@\n-void C2_MacroAssembler::reduce_mul_integer_v(Register dst, Register src1, VectorRegister src2,\n-                                             VectorRegister vtmp1, VectorRegister vtmp2,\n-                                             BasicType bt, uint vector_length, VectorMask vm) {\n+void C2_MacroAssembler::reduce_mul_integral_v(Register dst, Register src1, VectorRegister src2,\n+                                              VectorRegister vtmp1, VectorRegister vtmp2,\n+                                              BasicType bt, uint vector_length, VectorMask vm) {\n@@ -2961,1 +2961,1 @@\n-  uint len = vector_length\/type2aelembytes(bt);\n+  uint len = vector_length \/ type2aelembytes(bt);\n@@ -3001,1 +3001,1 @@\n-  uint len = vector_length\/type2aelembytes(bt);\n+  uint len = vector_length \/ type2aelembytes(bt);\n@@ -3010,1 +3010,1 @@\n-      lui(t0, 0x3f800000); \/\/ 1.0f\n+      mv(t0, 0x3f800000); \/\/ 1.0f\n@@ -3012,1 +3012,1 @@\n-      lui(t0, 0x3ff00000); \/\/ 1.0d\n+      mv(t0, 0x3ff00000); \/\/ 1.0d\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":7,"deletions":7,"binary":false,"changes":14,"status":"modified"},{"patch":"@@ -242,3 +242,3 @@\n-  void reduce_mul_integer_v(Register dst, Register src1, VectorRegister src2,\n-                            VectorRegister vtmp1, VectorRegister vtmp2, BasicType bt,\n-                            uint vector_length, VectorMask vm = Assembler::unmasked);\n+  void reduce_mul_integral_v(Register dst, Register src1, VectorRegister src2,\n+                             VectorRegister vtmp1, VectorRegister vtmp2, BasicType bt,\n+                             uint vector_length, VectorMask vm = Assembler::unmasked);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -2442,2 +2442,2 @@\n-    __ reduce_mul_integer_v($dst$$Register, $isrc$$Register, as_VectorRegister($vsrc$$reg),\n-                            as_VectorRegister($tmp1$$reg), as_VectorRegister($tmp2$$reg), bt, length_in_bytes);\n+    __ reduce_mul_integral_v($dst$$Register, $isrc$$Register, as_VectorRegister($vsrc$$reg),\n+                             as_VectorRegister($tmp1$$reg), as_VectorRegister($tmp2$$reg), bt, length_in_bytes);\n@@ -2457,3 +2457,3 @@\n-    __ reduce_mul_integer_v($dst$$Register, $isrc$$Register, as_VectorRegister($vsrc$$reg),\n-                            as_VectorRegister($tmp1$$reg), as_VectorRegister($tmp2$$reg),\n-                            bt, length_in_bytes, Assembler::v0_t);\n+    __ reduce_mul_integral_v($dst$$Register, $isrc$$Register, as_VectorRegister($vsrc$$reg),\n+                             as_VectorRegister($tmp1$$reg), as_VectorRegister($tmp2$$reg),\n+                             bt, length_in_bytes, Assembler::v0_t);\n@@ -2473,2 +2473,2 @@\n-    __ reduce_mul_integer_v($dst$$Register, $isrc$$Register, as_VectorRegister($vsrc$$reg),\n-                            as_VectorRegister($tmp1$$reg), as_VectorRegister($tmp2$$reg), bt, length_in_bytes);\n+    __ reduce_mul_integral_v($dst$$Register, $isrc$$Register, as_VectorRegister($vsrc$$reg),\n+                             as_VectorRegister($tmp1$$reg), as_VectorRegister($tmp2$$reg), bt, length_in_bytes);\n@@ -2488,3 +2488,3 @@\n-    __ reduce_mul_integer_v($dst$$Register, $isrc$$Register, as_VectorRegister($vsrc$$reg),\n-                            as_VectorRegister($tmp1$$reg), as_VectorRegister($tmp2$$reg),\n-                            bt, length_in_bytes, Assembler::v0_t);\n+    __ reduce_mul_integral_v($dst$$Register, $isrc$$Register, as_VectorRegister($vsrc$$reg),\n+                             as_VectorRegister($tmp1$$reg), as_VectorRegister($tmp2$$reg),\n+                             bt, length_in_bytes, Assembler::v0_t);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":10,"deletions":10,"binary":false,"changes":20,"status":"modified"}]}