$date
	Wed Jul 12 18:44:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_or_op_double $end
$var wire 1 ! out $end
$var reg 1 " in0 $end
$var reg 1 # in1 $end
$scope module inst_or_op_double $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#30
1!
1#
#60
0#
1"
#90
1#
#120
0"
#150
0!
0#
#180
