Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed May  7 10:38:35 2025
| Host         : lkj307-onlyfan-5950 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -file ADT_MbVbPWM_top_utilization_placed.rpt -pb ADT_MbVbPWM_top_utilization_placed.pb
| Design       : ADT_MbVbPWM_top
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 76503 |     0 |          0 |    274080 | 27.91 |
|   LUT as Logic             | 74401 |     0 |          0 |    274080 | 27.15 |
|   LUT as Memory            |  2102 |     0 |          0 |    144000 |  1.46 |
|     LUT as Distributed RAM |    20 |     0 |            |           |       |
|     LUT as Shift Register  |  2082 |     0 |            |           |       |
| CLB Registers              | 87658 |     0 |          0 |    548160 | 15.99 |
|   Register as Flip Flop    | 87658 |     0 |          0 |    548160 | 15.99 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |  6271 |     0 |          0 |     34260 | 18.30 |
| F7 Muxes                   |  2311 |     0 |          0 |    137040 |  1.69 |
| F8 Muxes                   |  1152 |     0 |          0 |     68520 |  1.68 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 81    |          Yes |           - |          Set |
| 217   |          Yes |           - |        Reset |
| 608   |          Yes |         Set |            - |
| 86752 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        | 12734 |     0 |          0 |     34260 | 37.17 |
|   CLBL                                     |  5895 |     0 |            |           |       |
|   CLBM                                     |  6839 |     0 |            |           |       |
| LUT as Logic                               | 74401 |     0 |          0 |    274080 | 27.15 |
|   using O5 output only                     |   161 |       |            |           |       |
|   using O6 output only                     | 38159 |       |            |           |       |
|   using O5 and O6                          | 36081 |       |            |           |       |
| LUT as Memory                              |  2102 |     0 |          0 |    144000 |  1.46 |
|   LUT as Distributed RAM                   |    20 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |    20 |       |            |           |       |
|   LUT as Shift Register                    |  2082 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1458 |       |            |           |       |
|     using O5 and O6                        |   624 |       |            |           |       |
| CLB Registers                              | 87658 |     0 |          0 |    548160 | 15.99 |
|   Register driven from within the CLB      | 51140 |       |            |           |       |
|   Register driven from outside the CLB     | 36518 |       |            |           |       |
|     LUT in front of the register is unused | 20025 |       |            |           |       |
|     LUT in front of the register is used   | 16493 |       |            |           |       |
| Unique Control Sets                        |   637 |       |          0 |     68520 |  0.93 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    5 |     0 |          0 |       912 |  0.55 |
|   RAMB36/FIFO*    |    4 |     0 |          0 |       912 |  0.44 |
|     RAMB36E2 only |    4 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |      1824 |  0.11 |
|     RAMB18E2 only |    2 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   84 |     0 |          0 |      2520 |  3.33 |
|   DSP48E2 only |   84 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    2 |     2 |          0 |       328 |  0.61 |
| HPIOB_M          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    3 |     0 |          0 |       116 |  2.59 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    3 |     0 |          0 |       168 |  1.79 |
| BUFG_PS    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    1 |     0 |          0 |         4 | 25.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    1 |     1 |          0 |        24 |  4.17 |
| GTHE4_COMMON    |    1 |     0 |          0 |         6 | 16.67 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 86752 |            Register |
| LUT2          | 40272 |                 CLB |
| LUT3          | 23559 |                 CLB |
| LUT4          | 17439 |                 CLB |
| LUT6          | 16278 |                 CLB |
| LUT5          | 12785 |                 CLB |
| CARRY8        |  6271 |                 CLB |
| SRL16E        |  2435 |                 CLB |
| MUXF7         |  2311 |                 CLB |
| MUXF8         |  1152 |                 CLB |
| FDSE          |   608 |            Register |
| SRLC32E       |   267 |                 CLB |
| FDCE          |   217 |            Register |
| LUT1          |   149 |                 CLB |
| DSP48E2       |    84 |          Arithmetic |
| FDPE          |    81 |            Register |
| RAMD32        |    36 |                 CLB |
| SRLC16E       |     4 |                 CLB |
| RAMS32        |     4 |                 CLB |
| RAMB36E2      |     4 |            BLOCKRAM |
| BUFG_GT       |     3 |               Clock |
| BUFGCE        |     3 |               Clock |
| RAMB18E2      |     2 |            BLOCKRAM |
| BUFG_GT_SYNC  |     2 |               Clock |
| MMCME4_ADV    |     1 |               Clock |
| IBUFDS_GTE4   |     1 |                 I/O |
| IBUFCTRL      |     1 |              Others |
| GTHE4_COMMON  |     1 |            Advanced |
| GTHE4_CHANNEL |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| ip_path_adder                | 1024 |
| ip_path_restore              |   64 |
| ip_path_addsub               |    8 |
| ip_vio_expVec                |    2 |
| vio_0                        |    1 |
| u_ila_1                      |    1 |
| u_ila_0                      |    1 |
| rcos_a05_up5_fir             |    1 |
| gtwizard_ultrascale_0        |    1 |
| dbg_hub                      |    1 |
| clk_wiz_0                    |    1 |
| async_fifo_free250_to_gth250 |    1 |
| Mb_64QAM_50M_real            |    1 |
| Mb_64QAM_50M_imag            |    1 |
+------------------------------+------+


