{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556823774414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556823774420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 14:02:54 2019 " "Processing started: Thu May 02 14:02:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556823774420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823774420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterSwitch -c RegisterSwitch " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterSwitch -c RegisterSwitch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823774420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556823775118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556823775118 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegisterSwitch.v " "Can't analyze file -- file RegisterSwitch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1556823782821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerswitchoralu.v 1 1 " "Found 1 design units, including 1 entities, in source file registerswitchoralu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSwitchorALU " "Found entity 1: RegisterSwitchorALU" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556823782882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823782882 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r0 RegisterSwitchorALU.v(1) " "Verilog HDL error at RegisterSwitchorALU.v(1): object \"r0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1556823782884 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r1 RegisterSwitchorALU.v(1) " "Verilog HDL error at RegisterSwitchorALU.v(1): object \"r1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1556823782884 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r2 RegisterSwitchorALU.v(1) " "Verilog HDL error at RegisterSwitchorALU.v(1): object \"r2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1556823782884 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "r3 RegisterSwitchorALU.v(1) " "Verilog HDL error at RegisterSwitchorALU.v(1): object \"r3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1556823782885 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "a RegisterSwitchorALU.v(4) " "Verilog HDL Module Declaration error at RegisterSwitchorALU.v(4): top module port \"a\" is not found in the port list" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1556823782885 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "b RegisterSwitchorALU.v(4) " "Verilog HDL Module Declaration error at RegisterSwitchorALU.v(4): top module port \"b\" is not found in the port list" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1556823782885 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "c RegisterSwitchorALU.v(4) " "Verilog HDL Module Declaration error at RegisterSwitchorALU.v(4): top module port \"c\" is not found in the port list" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1556823782885 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "d RegisterSwitchorALU.v(4) " "Verilog HDL Module Declaration error at RegisterSwitchorALU.v(4): top module port \"d\" is not found in the port list" {  } { { "RegisterSwitchorALU.v" "" { Text "U:/281/Digital-Calculator/RegisterSwitch_ALU/RegisterSwitchorALU.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1556823782885 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556823783124 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 02 14:03:03 2019 " "Processing ended: Thu May 02 14:03:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556823783124 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556823783124 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556823783124 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823783124 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556823783960 ""}
