# FPGA Air-Hockey â€” Digital Showdown

A two-player air-hockey game implemented **entirely in Verilog** and deployed on the **Digilent Nexys A7** FPGA board. A 5 Ã— 5 LED matrix animates the puck, while dual seven-segment displays keep score and show live coordinates. Built for SabancÄ± Universityâ€™s â€œLogic & Digital System Designâ€ course (Fall 2023-24), the project walks through all classic stages of an FPGA designâ€”state-diagram modelling, simulation, synthesis, timing closure, and on-board bring-upâ€”yet remains an addictive dorm-room time-killer.

<p align="center">
  <img src="Board.jpg" alt="Nexys A7 with FPGA-AirHockey loaded" width="70%">
  <br><em>Nexys A7 running FPGA-AirHockey (puck mid-flight)</em>
</p>

---

## ğŸš€ Quick Start

```bash
# 1â€†â€“â€†Clone
git clone https://github.com/yunusdanabas/FPGA-AirHockey.git
cd FPGA-AirHockey

# 2â€†â€“â€†Open in Vivado (2023.1+ recommended)
vivado FPGA-AirHockey.xpr &

# 3â€†â€“â€†Generate bitstream
#    (Flow Navigator â–¶ Program & Debug â–¶ Generate Bitstream)

# 4â€†â€“â€†Program the Nexys A7
open_hw_manager        # or use the Vivado GUI
program_hw_devices
```

---

## ğŸ’ Gameplay Overview

* **Two Players:** BTNL (Player A) and BTNR (Player B) act as paddles.
* **Digital Rink:** A 5 Ã— 5 LED grid visualises puck motion.
* **Real-Time HUD:** Dual seven-segment displays show `[X,Y]` and running score.
* **Win Condition:** First to the user-selected goal limit (default = 3) wins; LEDs flash in victory pattern.

---

## âœ¨ Features

| Category            | Highlights                                                               |
| ------------------- | ------------------------------------------------------------------------ |
| **Interactivity**   | Adjustable puck speed (0.5 s / 1 s), goal limit via slide switches       |
| **Robust Design**   | Debounced inputs, metronome-style clock divider, one-hot FSM             |
| **Visual Feedback** | Smooth LED â€œping-pongâ€ animation; score flashes on goal                  |
| **Verification**    | Self-checking Verilog testbench (`hockey_tb.v`) for full match scenarios |
| **Modularity**      | Re-usable `clk_divider`, `debouncer`, `ssd_driver` sub-modules           |

The section ordering and compact feature table follow the template used in my other robotics README files .

---

## âš™ï¸ How It Works

1. **Initialization**
   System resets to `IDLE`, scores `[0â€†:â€†0]`, puck centred.

2. **Serve**
   Player A presses **BTNL** â†’ FSM enters `SEND_A`, LED column marches towards Player B.

3. **Return / Miss**

   * **Return:** Player B times **BTNR** at correct coordinate â†’ FSM reverses direction (`SEND_B`).
   * **Miss:** Timer expiry or wrong coordinate â†’ Player A scores, score display blinks.

4. **Victory**
   Once `score_A` or `score_B` == `GOAL_LIMIT`, FSM transitions to `END_GAME`, LEDs alternate flash pattern.

The full state diagram lives in *Phase1.pdf* and is reproduced in simplified form below:

```text
IDLE -> {SERVE_A | SERVE_B}
SERVE_A -> SEND_A -> {RESP_B | GOAL_A}
RESP_B -> {SERVE_B | GOAL_A}
...
GOAL_A/B -> {IDLE | END_GAME}
```

---

## ğŸ“‚ Project Structure

```
FPGA-AirHockey/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ core/
â”‚   â”‚   â”œâ”€â”€ hockey_fsm.v        # main state machine
â”‚   â”‚   â”œâ”€â”€ clk_divider.v       # parameterisable clock scaler
â”‚   â”‚   â”œâ”€â”€ debouncer.v         # single-pulse button cleaner
â”‚   â”‚   â””â”€â”€ ssd_driver.v        # seven-segment multiplexing
â”‚   â””â”€â”€ top/
â”‚       â””â”€â”€ top_airhockey.v     # pinout + core integration
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ hockey_tb.v             # self-checking testbench
â”œâ”€â”€ constr/
â”‚   â””â”€â”€ nexys_a7.xdc            # pin constraints
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ Phase1.pdf              # design diagrams & FSM
â””â”€â”€ assets/
    â”œâ”€â”€ img/                    # board photo, block diagrams
    â””â”€â”€ video/Gameplay.mp4      # demo clip
```

---

## ğŸ›  Build & Run

| Stage          | Command / Action                                           |
| -------------- | ---------------------------------------------------------- |
| **Simulate**   | `vivado -mode tcl -source run_tb.tcl` (runs `hockey_tb.v`) |
| **Synthesise** | Flow Navigator â–¶ â€œRun Synthesisâ€                           |
| **Implement**  | Flow Navigator â–¶ â€œRun Implementationâ€                      |
| **Bitstream**  | Flow Navigator â–¶ â€œGenerate Bitstreamâ€                      |
| **Program**    | Connect Nexys A7 via USB-JTAG; click â€œProgram Deviceâ€¦â€     |

---

## ğŸ”§ Customization

| Parameter        | Location                | Description                    |
| ---------------- | ----------------------- | ------------------------------ |
| `PUCK_SPEED_SEL` | `top_airhockey.v`       | 0 = 1 s/step, 1 = 0.5 s/step   |
| `GOAL_LIMIT`     | Slide switches SW\[2:0] | Goals to win (1-7)             |
| `CLK_DIV`        | `clk_divider.v` generic | Output tick period (in cycles) |

---

## ğŸ Demo Video

<p align="center">
  <video src="assets/video/Gameplay.mp4" controls loop muted width="85%"></video>
</p>

---

## ğŸ“œ License & Credits

* **License:** MIT
* **Course:** Logic & Digital System Design (SabancÄ± University, Fall 2023-24)
* Special thanks to **AtÄ±l Utku Ay** for project supervision and feedback.

Enjoy the game, fork away, and may your debounce always be clean!
