```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  
); 

    assign out = (a & b & c) | (a & b & ~d) | (a & ~b & c) | (c & ~b);

endmodule
```