
rvb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005688  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08005798  08005798  00006798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005928  08005928  00007060  2**0
                  CONTENTS
  4 .ARM          00000000  08005928  08005928  00007060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005928  08005928  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005928  08005928  00006928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800592c  0800592c  0000692c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005930  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000018fc  20000060  08005990  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000195c  08005990  0000795c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000173b1  00000000  00000000  00007089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c9f  00000000  00000000  0001e43a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  000220e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd8  00000000  00000000  00023570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a732  00000000  00000000  00024548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018c73  00000000  00000000  0003ec7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094530  00000000  00000000  000578ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ebe1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005738  00000000  00000000  000ebe60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000f1598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08005780 	.word	0x08005780

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08005780 	.word	0x08005780

08000150 <TaskAppCAN_Entry>:
//              TaskAppCAN_Entry
//
//
//////////////////////////////////////////////
void TaskAppCAN_Entry(QueueHandle_t *xQueue,TimerHandle_t xTimer)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
 8000158:	6039      	str	r1, [r7, #0]
    xQueueAppCAN = xQueue;
 800015a:	4a10      	ldr	r2, [pc, #64]	@ (800019c <TaskAppCAN_Entry+0x4c>)
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	6013      	str	r3, [r2, #0]
    xTimerAppCAN = xTimer;
 8000160:	4a0f      	ldr	r2, [pc, #60]	@ (80001a0 <TaskAppCAN_Entry+0x50>)
 8000162:	683b      	ldr	r3, [r7, #0]
 8000164:	6013      	str	r3, [r2, #0]

    hCAN = hGet_CAN_Handler();
 8000166:	f000 fabd 	bl	80006e4 <hGet_CAN_Handler>
 800016a:	4603      	mov	r3, r0
 800016c:	4a0d      	ldr	r2, [pc, #52]	@ (80001a4 <TaskAppCAN_Entry+0x54>)
 800016e:	6013      	str	r3, [r2, #0]

    stAppCANMsg.ucSrc = SRC_APPCAN;
 8000170:	4b0d      	ldr	r3, [pc, #52]	@ (80001a8 <TaskAppCAN_Entry+0x58>)
 8000172:	2201      	movs	r2, #1
 8000174:	701a      	strb	r2, [r3, #0]
    stAppCANMsg.ucDest = SRC_APPCAN;
 8000176:	4b0c      	ldr	r3, [pc, #48]	@ (80001a8 <TaskAppCAN_Entry+0x58>)
 8000178:	2201      	movs	r2, #1
 800017a:	705a      	strb	r2, [r3, #1]
    stAppCANMsg.ucEvent = EVENT_APPCAN_INIT;
 800017c:	4b0a      	ldr	r3, [pc, #40]	@ (80001a8 <TaskAppCAN_Entry+0x58>)
 800017e:	2200      	movs	r2, #0
 8000180:	709a      	strb	r2, [r3, #2]
    xQueueGenericSend(*xQueueAppCAN, ( void * )&stAppCANMsg, 0,0);
 8000182:	4b06      	ldr	r3, [pc, #24]	@ (800019c <TaskAppCAN_Entry+0x4c>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	6818      	ldr	r0, [r3, #0]
 8000188:	2300      	movs	r3, #0
 800018a:	2200      	movs	r2, #0
 800018c:	4906      	ldr	r1, [pc, #24]	@ (80001a8 <TaskAppCAN_Entry+0x58>)
 800018e:	f003 faf9 	bl	8003784 <xQueueGenericSend>
}
 8000192:	bf00      	nop
 8000194:	3708      	adds	r7, #8
 8000196:	46bd      	mov	sp, r7
 8000198:	bd80      	pop	{r7, pc}
 800019a:	bf00      	nop
 800019c:	20000088 	.word	0x20000088
 80001a0:	2000008c 	.word	0x2000008c
 80001a4:	20000090 	.word	0x20000090
 80001a8:	2000007c 	.word	0x2000007c

080001ac <TaskAppCAN_Start>:
//              TaskAppCAN_Start
//
//
//////////////////////////////////////////////
unsigned char TaskAppCAN_Start(sMessageType *psMessage)
{
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b084      	sub	sp, #16
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 80001b4:	2301      	movs	r3, #1
 80001b6:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef enStatusStart,enStatusFilter;
    enStatusFilter = stHAL_CAN_FilterConfig();
 80001b8:	f000 fa9e 	bl	80006f8 <stHAL_CAN_FilterConfig>
 80001bc:	4603      	mov	r3, r0
 80001be:	73bb      	strb	r3, [r7, #14]
    enStatusStart = HAL_CAN_Start(hCAN);
 80001c0:	4b05      	ldr	r3, [pc, #20]	@ (80001d8 <TaskAppCAN_Start+0x2c>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	4618      	mov	r0, r3
 80001c6:	f001 f893 	bl	80012f0 <HAL_CAN_Start>
 80001ca:	4603      	mov	r3, r0
 80001cc:	737b      	strb	r3, [r7, #13]

	return boError;
 80001ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80001d0:	4618      	mov	r0, r3
 80001d2:	3710      	adds	r7, #16
 80001d4:	46bd      	mov	sp, r7
 80001d6:	bd80      	pop	{r7, pc}
 80001d8:	20000090 	.word	0x20000090

080001dc <TaskAppCAN_ReceiveEvent>:
//              TaskAppCAN_ReceiveEvent
//
//
//////////////////////////////////////////////
unsigned char TaskAppCAN_ReceiveEvent(sMessageType *psMessage)
{
 80001dc:	b480      	push	{r7}
 80001de:	b085      	sub	sp, #20
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 80001e4:	2301      	movs	r3, #1
 80001e6:	73fb      	strb	r3, [r7, #15]

    tstFrameCAN *pstFrameCAN = (tstFrameCAN*)(psMessage->pcMessageData);
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	685b      	ldr	r3, [r3, #4]
 80001ec:	60bb      	str	r3, [r7, #8]

	return boError;
 80001ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80001f0:	4618      	mov	r0, r3
 80001f2:	3714      	adds	r7, #20
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bc80      	pop	{r7}
 80001f8:	4770      	bx	lr

080001fa <TaskAppCAN_TransmitEvent>:
//              TaskAppCAN_TransmitEvent
//
//
//////////////////////////////////////////////
unsigned char TaskAppCAN_TransmitEvent(sMessageType *psMessage)
{
 80001fa:	b480      	push	{r7}
 80001fc:	b085      	sub	sp, #20
 80001fe:	af00      	add	r7, sp, #0
 8000200:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 8000202:	2301      	movs	r3, #1
 8000204:	73fb      	strb	r3, [r7, #15]
	return boError;
 8000206:	7bfb      	ldrb	r3, [r7, #15]
}
 8000208:	4618      	mov	r0, r3
 800020a:	3714      	adds	r7, #20
 800020c:	46bd      	mov	sp, r7
 800020e:	bc80      	pop	{r7}
 8000210:	4770      	bx	lr

08000212 <TaskAppCAN_IgnoreEvent>:
//              TaskAppCAN_IgnoreEvent
//
//
//////////////////////////////////////////////
unsigned char TaskAppCAN_IgnoreEvent(sMessageType *psMessage)
{
 8000212:	b480      	push	{r7}
 8000214:	b085      	sub	sp, #20
 8000216:	af00      	add	r7, sp, #0
 8000218:	6078      	str	r0, [r7, #4]
    unsigned char boError = false;
 800021a:	2300      	movs	r3, #0
 800021c:	73fb      	strb	r3, [r7, #15]

    return(boError);
 800021e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000220:	4618      	mov	r0, r3
 8000222:	3714      	adds	r7, #20
 8000224:	46bd      	mov	sp, r7
 8000226:	bc80      	pop	{r7}
 8000228:	4770      	bx	lr
	...

0800022c <vTaskAppCAN>:
	gasTaskAppCAN_Initializing,
	gasTaskAppCAN_Running
};

void vTaskAppCAN(void const * argument)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
	if( xQueueReceive( *xQueueAppCAN, &stAppCANMsg, 0 ) )
 8000234:	4b49      	ldr	r3, [pc, #292]	@ (800035c <vTaskAppCAN+0x130>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	2200      	movs	r2, #0
 800023c:	4948      	ldr	r1, [pc, #288]	@ (8000360 <vTaskAppCAN+0x134>)
 800023e:	4618      	mov	r0, r3
 8000240:	f003 fc40 	bl	8003ac4 <xQueueReceive>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d00a      	beq.n	8000260 <vTaskAppCAN+0x34>
	{
		(void)eEventHandler ((unsigned char)SRC_APPCAN,gpasTaskAppCAN_StateMachine[ucCurrentStateAppCAN], &ucCurrentStateAppCAN, &stAppCANMsg);
 800024a:	4b46      	ldr	r3, [pc, #280]	@ (8000364 <vTaskAppCAN+0x138>)
 800024c:	781b      	ldrb	r3, [r3, #0]
 800024e:	461a      	mov	r2, r3
 8000250:	4b45      	ldr	r3, [pc, #276]	@ (8000368 <vTaskAppCAN+0x13c>)
 8000252:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000256:	4b42      	ldr	r3, [pc, #264]	@ (8000360 <vTaskAppCAN+0x134>)
 8000258:	4a42      	ldr	r2, [pc, #264]	@ (8000364 <vTaskAppCAN+0x138>)
 800025a:	2001      	movs	r0, #1
 800025c:	f000 fcb6 	bl	8000bcc <eEventHandler>
	}

	if( HAL_CAN_GetRxFifoFillLevel(hCAN, CAN_RX_FIFO0) > 0)
 8000260:	4b42      	ldr	r3, [pc, #264]	@ (800036c <vTaskAppCAN+0x140>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f001 f9a7 	bl	80015ba <HAL_CAN_GetRxFifoFillLevel>
 800026c:	4603      	mov	r3, r0
 800026e:	2b00      	cmp	r3, #0
 8000270:	d051      	beq.n	8000316 <vTaskAppCAN+0xea>
	{
		memset(stFrameCAN[u8FifoCAN].u8Data,0,sizeof(stFrameCAN[0].u8Data));
 8000272:	4b3f      	ldr	r3, [pc, #252]	@ (8000370 <vTaskAppCAN+0x144>)
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	011b      	lsls	r3, r3, #4
 8000278:	3308      	adds	r3, #8
 800027a:	4a3e      	ldr	r2, [pc, #248]	@ (8000374 <vTaskAppCAN+0x148>)
 800027c:	4413      	add	r3, r2
 800027e:	2208      	movs	r2, #8
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f005 f996 	bl	80055b4 <memset>
		if(HAL_CAN_GetRxMessage(hCAN, CAN_RX_FIFO0,&pRxHeader,stFrameCAN[u8FifoCAN].u8Data) == HAL_OK)
 8000288:	4b38      	ldr	r3, [pc, #224]	@ (800036c <vTaskAppCAN+0x140>)
 800028a:	6818      	ldr	r0, [r3, #0]
 800028c:	4b38      	ldr	r3, [pc, #224]	@ (8000370 <vTaskAppCAN+0x144>)
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	011b      	lsls	r3, r3, #4
 8000292:	3308      	adds	r3, #8
 8000294:	4a37      	ldr	r2, [pc, #220]	@ (8000374 <vTaskAppCAN+0x148>)
 8000296:	4413      	add	r3, r2
 8000298:	4a37      	ldr	r2, [pc, #220]	@ (8000378 <vTaskAppCAN+0x14c>)
 800029a:	2100      	movs	r1, #0
 800029c:	f001 f86c 	bl	8001378 <HAL_CAN_GetRxMessage>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d137      	bne.n	8000316 <vTaskAppCAN+0xea>
		{
			stAppCANMsg.ucSrc = SRC_APPCAN;
 80002a6:	4b2e      	ldr	r3, [pc, #184]	@ (8000360 <vTaskAppCAN+0x134>)
 80002a8:	2201      	movs	r2, #1
 80002aa:	701a      	strb	r2, [r3, #0]
			stAppCANMsg.ucDest = SRC_APPCAN;
 80002ac:	4b2c      	ldr	r3, [pc, #176]	@ (8000360 <vTaskAppCAN+0x134>)
 80002ae:	2201      	movs	r2, #1
 80002b0:	705a      	strb	r2, [r3, #1]
			stAppCANMsg.ucEvent = EVENT_APPCAN_RX;
 80002b2:	4b2b      	ldr	r3, [pc, #172]	@ (8000360 <vTaskAppCAN+0x134>)
 80002b4:	2201      	movs	r2, #1
 80002b6:	709a      	strb	r2, [r3, #2]
			stFrameCAN[u8FifoCAN].u32ID = pRxHeader.StdId;
 80002b8:	4b2d      	ldr	r3, [pc, #180]	@ (8000370 <vTaskAppCAN+0x144>)
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	4618      	mov	r0, r3
 80002be:	4b2e      	ldr	r3, [pc, #184]	@ (8000378 <vTaskAppCAN+0x14c>)
 80002c0:	681a      	ldr	r2, [r3, #0]
 80002c2:	492c      	ldr	r1, [pc, #176]	@ (8000374 <vTaskAppCAN+0x148>)
 80002c4:	0103      	lsls	r3, r0, #4
 80002c6:	440b      	add	r3, r1
 80002c8:	601a      	str	r2, [r3, #0]
			stFrameCAN[u8FifoCAN].u32DLC = pRxHeader.DLC;
 80002ca:	4b29      	ldr	r3, [pc, #164]	@ (8000370 <vTaskAppCAN+0x144>)
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	4618      	mov	r0, r3
 80002d0:	4b29      	ldr	r3, [pc, #164]	@ (8000378 <vTaskAppCAN+0x14c>)
 80002d2:	691a      	ldr	r2, [r3, #16]
 80002d4:	4927      	ldr	r1, [pc, #156]	@ (8000374 <vTaskAppCAN+0x148>)
 80002d6:	0103      	lsls	r3, r0, #4
 80002d8:	440b      	add	r3, r1
 80002da:	3304      	adds	r3, #4
 80002dc:	601a      	str	r2, [r3, #0]
			stAppCANMsg.pcMessageData = (char*)&stFrameCAN[u8FifoCAN];
 80002de:	4b24      	ldr	r3, [pc, #144]	@ (8000370 <vTaskAppCAN+0x144>)
 80002e0:	781b      	ldrb	r3, [r3, #0]
 80002e2:	011b      	lsls	r3, r3, #4
 80002e4:	4a23      	ldr	r2, [pc, #140]	@ (8000374 <vTaskAppCAN+0x148>)
 80002e6:	4413      	add	r3, r2
 80002e8:	4a1d      	ldr	r2, [pc, #116]	@ (8000360 <vTaskAppCAN+0x134>)
 80002ea:	6053      	str	r3, [r2, #4]
			xQueueGenericSend(*xQueueAppCAN, ( void * )&stAppCANMsg, 0,0);
 80002ec:	4b1b      	ldr	r3, [pc, #108]	@ (800035c <vTaskAppCAN+0x130>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	6818      	ldr	r0, [r3, #0]
 80002f2:	2300      	movs	r3, #0
 80002f4:	2200      	movs	r2, #0
 80002f6:	491a      	ldr	r1, [pc, #104]	@ (8000360 <vTaskAppCAN+0x134>)
 80002f8:	f003 fa44 	bl	8003784 <xQueueGenericSend>
			if(++u8FifoCAN >= FIFO_SIZE)
 80002fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000370 <vTaskAppCAN+0x144>)
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	3301      	adds	r3, #1
 8000302:	b2da      	uxtb	r2, r3
 8000304:	4b1a      	ldr	r3, [pc, #104]	@ (8000370 <vTaskAppCAN+0x144>)
 8000306:	701a      	strb	r2, [r3, #0]
 8000308:	4b19      	ldr	r3, [pc, #100]	@ (8000370 <vTaskAppCAN+0x144>)
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	2b07      	cmp	r3, #7
 800030e:	d902      	bls.n	8000316 <vTaskAppCAN+0xea>
			{
				u8FifoCAN = 0;
 8000310:	4b17      	ldr	r3, [pc, #92]	@ (8000370 <vTaskAppCAN+0x144>)
 8000312:	2200      	movs	r2, #0
 8000314:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	if(++u16TimeSlice >= 100)
 8000316:	4b19      	ldr	r3, [pc, #100]	@ (800037c <vTaskAppCAN+0x150>)
 8000318:	881b      	ldrh	r3, [r3, #0]
 800031a:	3301      	adds	r3, #1
 800031c:	b29a      	uxth	r2, r3
 800031e:	4b17      	ldr	r3, [pc, #92]	@ (800037c <vTaskAppCAN+0x150>)
 8000320:	801a      	strh	r2, [r3, #0]
 8000322:	4b16      	ldr	r3, [pc, #88]	@ (800037c <vTaskAppCAN+0x150>)
 8000324:	881b      	ldrh	r3, [r3, #0]
 8000326:	2b63      	cmp	r3, #99	@ 0x63
 8000328:	d913      	bls.n	8000352 <vTaskAppCAN+0x126>
	{
		stAppCANMsg.ucSrc = SRC_APPCAN;
 800032a:	4b0d      	ldr	r3, [pc, #52]	@ (8000360 <vTaskAppCAN+0x134>)
 800032c:	2201      	movs	r2, #1
 800032e:	701a      	strb	r2, [r3, #0]
		stAppCANMsg.ucDest = SRC_APPCAN;
 8000330:	4b0b      	ldr	r3, [pc, #44]	@ (8000360 <vTaskAppCAN+0x134>)
 8000332:	2201      	movs	r2, #1
 8000334:	705a      	strb	r2, [r3, #1]
		stAppCANMsg.ucEvent = EVENT_APPCAN_TX;
 8000336:	4b0a      	ldr	r3, [pc, #40]	@ (8000360 <vTaskAppCAN+0x134>)
 8000338:	2202      	movs	r2, #2
 800033a:	709a      	strb	r2, [r3, #2]
		stAppCANMsg.pcMessageData = NULL;
 800033c:	4b08      	ldr	r3, [pc, #32]	@ (8000360 <vTaskAppCAN+0x134>)
 800033e:	2200      	movs	r2, #0
 8000340:	605a      	str	r2, [r3, #4]
		xQueueGenericSend(*xQueueAppCAN, ( void * )&stAppCANMsg, 0,0);
 8000342:	4b06      	ldr	r3, [pc, #24]	@ (800035c <vTaskAppCAN+0x130>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	6818      	ldr	r0, [r3, #0]
 8000348:	2300      	movs	r3, #0
 800034a:	2200      	movs	r2, #0
 800034c:	4904      	ldr	r1, [pc, #16]	@ (8000360 <vTaskAppCAN+0x134>)
 800034e:	f003 fa19 	bl	8003784 <xQueueGenericSend>
	}
}
 8000352:	bf00      	nop
 8000354:	3708      	adds	r7, #8
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop
 800035c:	20000088 	.word	0x20000088
 8000360:	2000007c 	.word	0x2000007c
 8000364:	20000084 	.word	0x20000084
 8000368:	080058c8 	.word	0x080058c8
 800036c:	20000090 	.word	0x20000090
 8000370:	200000b0 	.word	0x200000b0
 8000374:	200000b4 	.word	0x200000b4
 8000378:	20000094 	.word	0x20000094
 800037c:	20000134 	.word	0x20000134

08000380 <TaskIO_Entry>:
//              TaskIO_Entry
//
//
//////////////////////////////////////////////
void TaskIO_Entry(QueueHandle_t *xQueue,TimerHandle_t xTimer)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
 8000388:	6039      	str	r1, [r7, #0]
    xQueueIO = xQueue;
 800038a:	4a0d      	ldr	r2, [pc, #52]	@ (80003c0 <TaskIO_Entry+0x40>)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	6013      	str	r3, [r2, #0]
    xTimerIO = xTimer;
 8000390:	4a0c      	ldr	r2, [pc, #48]	@ (80003c4 <TaskIO_Entry+0x44>)
 8000392:	683b      	ldr	r3, [r7, #0]
 8000394:	6013      	str	r3, [r2, #0]

    stIOMsg.ucSrc = SRC_IO;
 8000396:	4b0c      	ldr	r3, [pc, #48]	@ (80003c8 <TaskIO_Entry+0x48>)
 8000398:	2201      	movs	r2, #1
 800039a:	701a      	strb	r2, [r3, #0]
    stIOMsg.ucDest = SRC_IO;
 800039c:	4b0a      	ldr	r3, [pc, #40]	@ (80003c8 <TaskIO_Entry+0x48>)
 800039e:	2201      	movs	r2, #1
 80003a0:	705a      	strb	r2, [r3, #1]
    stIOMsg.ucEvent = EVENT_IO_LED_INIT;
 80003a2:	4b09      	ldr	r3, [pc, #36]	@ (80003c8 <TaskIO_Entry+0x48>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	709a      	strb	r2, [r3, #2]
    xQueueGenericSend(*xQueueIO, ( void * )&stIOMsg, 0,0);
 80003a8:	4b05      	ldr	r3, [pc, #20]	@ (80003c0 <TaskIO_Entry+0x40>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	6818      	ldr	r0, [r3, #0]
 80003ae:	2300      	movs	r3, #0
 80003b0:	2200      	movs	r2, #0
 80003b2:	4905      	ldr	r1, [pc, #20]	@ (80003c8 <TaskIO_Entry+0x48>)
 80003b4:	f003 f9e6 	bl	8003784 <xQueueGenericSend>
}
 80003b8:	bf00      	nop
 80003ba:	3708      	adds	r7, #8
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}
 80003c0:	20000144 	.word	0x20000144
 80003c4:	20000148 	.word	0x20000148
 80003c8:	20000138 	.word	0x20000138

080003cc <TaskIO_Start>:
//              TaskIO_Start
//
//
//////////////////////////////////////////////
unsigned char TaskIO_Start(sMessageType *psMessage)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
    unsigned char boError = true;
 80003d4:	2301      	movs	r3, #1
 80003d6:	73fb      	strb	r3, [r7, #15]

    stIOMsg.ucSrc = SRC_IO;
 80003d8:	4b19      	ldr	r3, [pc, #100]	@ (8000440 <TaskIO_Start+0x74>)
 80003da:	2201      	movs	r2, #1
 80003dc:	701a      	strb	r2, [r3, #0]
    stIOMsg.ucDest = SRC_IO;
 80003de:	4b18      	ldr	r3, [pc, #96]	@ (8000440 <TaskIO_Start+0x74>)
 80003e0:	2201      	movs	r2, #1
 80003e2:	705a      	strb	r2, [r3, #1]
    stIOMsg.ucEvent = EVENT_IO_LED_NULL;
 80003e4:	4b16      	ldr	r3, [pc, #88]	@ (8000440 <TaskIO_Start+0x74>)
 80003e6:	2204      	movs	r2, #4
 80003e8:	709a      	strb	r2, [r3, #2]
    xQueueGenericSend(*xQueueIO, ( void * )&stIOMsg, 0,0);
 80003ea:	4b16      	ldr	r3, [pc, #88]	@ (8000444 <TaskIO_Start+0x78>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	6818      	ldr	r0, [r3, #0]
 80003f0:	2300      	movs	r3, #0
 80003f2:	2200      	movs	r2, #0
 80003f4:	4912      	ldr	r1, [pc, #72]	@ (8000440 <TaskIO_Start+0x74>)
 80003f6:	f003 f9c5 	bl	8003784 <xQueueGenericSend>

    ulCountPulse = 0;
 80003fa:	4b13      	ldr	r3, [pc, #76]	@ (8000448 <TaskIO_Start+0x7c>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	601a      	str	r2, [r3, #0]
    ulCountTimePulseOn = 0;
 8000400:	4b12      	ldr	r3, [pc, #72]	@ (800044c <TaskIO_Start+0x80>)
 8000402:	2200      	movs	r2, #0
 8000404:	601a      	str	r2, [r3, #0]
    ulCountTimePulseOff = 0;
 8000406:	4b12      	ldr	r3, [pc, #72]	@ (8000450 <TaskIO_Start+0x84>)
 8000408:	2200      	movs	r2, #0
 800040a:	601a      	str	r2, [r3, #0]
    ulCountPeriod = 0;
 800040c:	4b11      	ldr	r3, [pc, #68]	@ (8000454 <TaskIO_Start+0x88>)
 800040e:	2200      	movs	r2, #0
 8000410:	601a      	str	r2, [r3, #0]

	ulQtyPulse = 5;	/* 5 pulses*/
 8000412:	4b11      	ldr	r3, [pc, #68]	@ (8000458 <TaskIO_Start+0x8c>)
 8000414:	2205      	movs	r2, #5
 8000416:	601a      	str	r2, [r3, #0]
	ulTimePulseOn = 2; 	/* 2*50 = 100ms*/
 8000418:	4b10      	ldr	r3, [pc, #64]	@ (800045c <TaskIO_Start+0x90>)
 800041a:	2202      	movs	r2, #2
 800041c:	601a      	str	r2, [r3, #0]
	ulTimePulseOff = 2; 	/* 2*50 = 100ms*/
 800041e:	4b10      	ldr	r3, [pc, #64]	@ (8000460 <TaskIO_Start+0x94>)
 8000420:	2202      	movs	r2, #2
 8000422:	601a      	str	r2, [r3, #0]
	ulPeriod = 40; 		/* 20*50 = 1s*/
 8000424:	4b0f      	ldr	r3, [pc, #60]	@ (8000464 <TaskIO_Start+0x98>)
 8000426:	2228      	movs	r2, #40	@ 0x28
 8000428:	601a      	str	r2, [r3, #0]

    (void)osTimerStart(xTimerIO,50);
 800042a:	4b0f      	ldr	r3, [pc, #60]	@ (8000468 <TaskIO_Start+0x9c>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	2132      	movs	r1, #50	@ 0x32
 8000430:	4618      	mov	r0, r3
 8000432:	f002 fb6d 	bl	8002b10 <osTimerStart>
	return boError;
 8000436:	7bfb      	ldrb	r3, [r7, #15]
}
 8000438:	4618      	mov	r0, r3
 800043a:	3710      	adds	r7, #16
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	20000138 	.word	0x20000138
 8000444:	20000144 	.word	0x20000144
 8000448:	2000014c 	.word	0x2000014c
 800044c:	20000150 	.word	0x20000150
 8000450:	20000154 	.word	0x20000154
 8000454:	20000158 	.word	0x20000158
 8000458:	2000015c 	.word	0x2000015c
 800045c:	20000160 	.word	0x20000160
 8000460:	20000164 	.word	0x20000164
 8000464:	20000168 	.word	0x20000168
 8000468:	20000148 	.word	0x20000148

0800046c <TaskIO_IgnoreEvent>:
//              TaskIO_IgnoreEvent
//
//
//////////////////////////////////////////////
unsigned char TaskIO_IgnoreEvent(sMessageType *psMessage)
{
 800046c:	b480      	push	{r7}
 800046e:	b085      	sub	sp, #20
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
    unsigned char boError = false;
 8000474:	2300      	movs	r3, #0
 8000476:	73fb      	strb	r3, [r7, #15]

    return(boError);
 8000478:	7bfb      	ldrb	r3, [r7, #15]
}
 800047a:	4618      	mov	r0, r3
 800047c:	3714      	adds	r7, #20
 800047e:	46bd      	mov	sp, r7
 8000480:	bc80      	pop	{r7}
 8000482:	4770      	bx	lr

08000484 <vLocalTimerCallbackIo>:
//              vTimerCallbackIo
//
//
//////////////////////////////////////////////
void vLocalTimerCallbackIo(void const * argument)
 {
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
	ulCountPeriod++;
 800048c:	4b2e      	ldr	r3, [pc, #184]	@ (8000548 <vLocalTimerCallbackIo+0xc4>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	3301      	adds	r3, #1
 8000492:	4a2d      	ldr	r2, [pc, #180]	@ (8000548 <vLocalTimerCallbackIo+0xc4>)
 8000494:	6013      	str	r3, [r2, #0]
    if(ulCountPeriod <= ulPeriod)
 8000496:	4b2c      	ldr	r3, [pc, #176]	@ (8000548 <vLocalTimerCallbackIo+0xc4>)
 8000498:	681a      	ldr	r2, [r3, #0]
 800049a:	4b2c      	ldr	r3, [pc, #176]	@ (800054c <vLocalTimerCallbackIo+0xc8>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	429a      	cmp	r2, r3
 80004a0:	d83c      	bhi.n	800051c <vLocalTimerCallbackIo+0x98>
    {
    	if(ulCountPulse <= ((ulQtyPulse) * (ulTimePulseOn+ulTimePulseOff)))
 80004a2:	4b2b      	ldr	r3, [pc, #172]	@ (8000550 <vLocalTimerCallbackIo+0xcc>)
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	4b2b      	ldr	r3, [pc, #172]	@ (8000554 <vLocalTimerCallbackIo+0xd0>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	4413      	add	r3, r2
 80004ac:	4a2a      	ldr	r2, [pc, #168]	@ (8000558 <vLocalTimerCallbackIo+0xd4>)
 80004ae:	6812      	ldr	r2, [r2, #0]
 80004b0:	fb03 f202 	mul.w	r2, r3, r2
 80004b4:	4b29      	ldr	r3, [pc, #164]	@ (800055c <vLocalTimerCallbackIo+0xd8>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	429a      	cmp	r2, r3
 80004ba:	d341      	bcc.n	8000540 <vLocalTimerCallbackIo+0xbc>
    	{
			if(ulCountTimePulseOn < ulTimePulseOn)
 80004bc:	4b28      	ldr	r3, [pc, #160]	@ (8000560 <vLocalTimerCallbackIo+0xdc>)
 80004be:	681a      	ldr	r2, [r3, #0]
 80004c0:	4b23      	ldr	r3, [pc, #140]	@ (8000550 <vLocalTimerCallbackIo+0xcc>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	429a      	cmp	r2, r3
 80004c6:	d20b      	bcs.n	80004e0 <vLocalTimerCallbackIo+0x5c>
			{
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80004c8:	2201      	movs	r2, #1
 80004ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004ce:	4825      	ldr	r0, [pc, #148]	@ (8000564 <vLocalTimerCallbackIo+0xe0>)
 80004d0:	f001 faf6 	bl	8001ac0 <HAL_GPIO_WritePin>
				ulCountTimePulseOn++;
 80004d4:	4b22      	ldr	r3, [pc, #136]	@ (8000560 <vLocalTimerCallbackIo+0xdc>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	3301      	adds	r3, #1
 80004da:	4a21      	ldr	r2, [pc, #132]	@ (8000560 <vLocalTimerCallbackIo+0xdc>)
 80004dc:	6013      	str	r3, [r2, #0]
 80004de:	e017      	b.n	8000510 <vLocalTimerCallbackIo+0x8c>
			}
			else
			{
				if(ulCountTimePulseOff < ulTimePulseOff )
 80004e0:	4b21      	ldr	r3, [pc, #132]	@ (8000568 <vLocalTimerCallbackIo+0xe4>)
 80004e2:	681a      	ldr	r2, [r3, #0]
 80004e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000554 <vLocalTimerCallbackIo+0xd0>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	429a      	cmp	r2, r3
 80004ea:	d20b      	bcs.n	8000504 <vLocalTimerCallbackIo+0x80>
				{
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80004ec:	2200      	movs	r2, #0
 80004ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004f2:	481c      	ldr	r0, [pc, #112]	@ (8000564 <vLocalTimerCallbackIo+0xe0>)
 80004f4:	f001 fae4 	bl	8001ac0 <HAL_GPIO_WritePin>
					ulCountTimePulseOff++;
 80004f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000568 <vLocalTimerCallbackIo+0xe4>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	3301      	adds	r3, #1
 80004fe:	4a1a      	ldr	r2, [pc, #104]	@ (8000568 <vLocalTimerCallbackIo+0xe4>)
 8000500:	6013      	str	r3, [r2, #0]
 8000502:	e005      	b.n	8000510 <vLocalTimerCallbackIo+0x8c>
				}
				else
				{
					ulCountTimePulseOn = 0;
 8000504:	4b16      	ldr	r3, [pc, #88]	@ (8000560 <vLocalTimerCallbackIo+0xdc>)
 8000506:	2200      	movs	r2, #0
 8000508:	601a      	str	r2, [r3, #0]
					ulCountTimePulseOff= 0;
 800050a:	4b17      	ldr	r3, [pc, #92]	@ (8000568 <vLocalTimerCallbackIo+0xe4>)
 800050c:	2200      	movs	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
				}
			}
			ulCountPulse++;
 8000510:	4b12      	ldr	r3, [pc, #72]	@ (800055c <vLocalTimerCallbackIo+0xd8>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	3301      	adds	r3, #1
 8000516:	4a11      	ldr	r2, [pc, #68]	@ (800055c <vLocalTimerCallbackIo+0xd8>)
 8000518:	6013      	str	r3, [r2, #0]
      lastStateChangeTime = currentTime;
    }

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, ledState);
#endif
 }
 800051a:	e011      	b.n	8000540 <vLocalTimerCallbackIo+0xbc>
        ulCountPulse = 0;
 800051c:	4b0f      	ldr	r3, [pc, #60]	@ (800055c <vLocalTimerCallbackIo+0xd8>)
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
        ulCountTimePulseOn = 0;
 8000522:	4b0f      	ldr	r3, [pc, #60]	@ (8000560 <vLocalTimerCallbackIo+0xdc>)
 8000524:	2200      	movs	r2, #0
 8000526:	601a      	str	r2, [r3, #0]
        ulCountTimePulseOff = 0;
 8000528:	4b0f      	ldr	r3, [pc, #60]	@ (8000568 <vLocalTimerCallbackIo+0xe4>)
 800052a:	2200      	movs	r2, #0
 800052c:	601a      	str	r2, [r3, #0]
        ulCountPeriod = 0;
 800052e:	4b06      	ldr	r3, [pc, #24]	@ (8000548 <vLocalTimerCallbackIo+0xc4>)
 8000530:	2200      	movs	r2, #0
 8000532:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000534:	2201      	movs	r2, #1
 8000536:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800053a:	480a      	ldr	r0, [pc, #40]	@ (8000564 <vLocalTimerCallbackIo+0xe0>)
 800053c:	f001 fac0 	bl	8001ac0 <HAL_GPIO_WritePin>
 }
 8000540:	bf00      	nop
 8000542:	3708      	adds	r7, #8
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	20000158 	.word	0x20000158
 800054c:	20000168 	.word	0x20000168
 8000550:	20000160 	.word	0x20000160
 8000554:	20000164 	.word	0x20000164
 8000558:	2000015c 	.word	0x2000015c
 800055c:	2000014c 	.word	0x2000014c
 8000560:	20000150 	.word	0x20000150
 8000564:	40011000 	.word	0x40011000
 8000568:	20000154 	.word	0x20000154

0800056c <vTaskIO>:
	gasTaskIO_Initializing,
	gasTaskIO_Flashing
};

void vTaskIO(void const * argument)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	if( xQueueReceive( *xQueueIO, &stIOMsg, 0 ) )
 8000574:	4b0c      	ldr	r3, [pc, #48]	@ (80005a8 <vTaskIO+0x3c>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	2200      	movs	r2, #0
 800057c:	490b      	ldr	r1, [pc, #44]	@ (80005ac <vTaskIO+0x40>)
 800057e:	4618      	mov	r0, r3
 8000580:	f003 faa0 	bl	8003ac4 <xQueueReceive>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d00a      	beq.n	80005a0 <vTaskIO+0x34>
	{
		(void)eEventHandler ((unsigned char)SRC_IO,gpasTaskIO_StateMachine[ucCurrentStateIO], &ucCurrentStateIO, &stIOMsg);
 800058a:	4b09      	ldr	r3, [pc, #36]	@ (80005b0 <vTaskIO+0x44>)
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	461a      	mov	r2, r3
 8000590:	4b08      	ldr	r3, [pc, #32]	@ (80005b4 <vTaskIO+0x48>)
 8000592:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000596:	4b05      	ldr	r3, [pc, #20]	@ (80005ac <vTaskIO+0x40>)
 8000598:	4a05      	ldr	r2, [pc, #20]	@ (80005b0 <vTaskIO+0x44>)
 800059a:	2001      	movs	r0, #1
 800059c:	f000 fb16 	bl	8000bcc <eEventHandler>
	}
}
 80005a0:	bf00      	nop
 80005a2:	3708      	adds	r7, #8
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	20000144 	.word	0x20000144
 80005ac:	20000138 	.word	0x20000138
 80005b0:	20000140 	.word	0x20000140
 80005b4:	080058f4 	.word	0x080058f4

080005b8 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80005bc:	4b17      	ldr	r3, [pc, #92]	@ (800061c <MX_CAN_Init+0x64>)
 80005be:	4a18      	ldr	r2, [pc, #96]	@ (8000620 <MX_CAN_Init+0x68>)
 80005c0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 80005c2:	4b16      	ldr	r3, [pc, #88]	@ (800061c <MX_CAN_Init+0x64>)
 80005c4:	2208      	movs	r2, #8
 80005c6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80005c8:	4b14      	ldr	r3, [pc, #80]	@ (800061c <MX_CAN_Init+0x64>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_4TQ;
 80005ce:	4b13      	ldr	r3, [pc, #76]	@ (800061c <MX_CAN_Init+0x64>)
 80005d0:	f04f 7240 	mov.w	r2, #50331648	@ 0x3000000
 80005d4:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 80005d6:	4b11      	ldr	r3, [pc, #68]	@ (800061c <MX_CAN_Init+0x64>)
 80005d8:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 80005dc:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80005de:	4b0f      	ldr	r3, [pc, #60]	@ (800061c <MX_CAN_Init+0x64>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80005e4:	4b0d      	ldr	r3, [pc, #52]	@ (800061c <MX_CAN_Init+0x64>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80005ea:	4b0c      	ldr	r3, [pc, #48]	@ (800061c <MX_CAN_Init+0x64>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80005f0:	4b0a      	ldr	r3, [pc, #40]	@ (800061c <MX_CAN_Init+0x64>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80005f6:	4b09      	ldr	r3, [pc, #36]	@ (800061c <MX_CAN_Init+0x64>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = ENABLE;
 80005fc:	4b07      	ldr	r3, [pc, #28]	@ (800061c <MX_CAN_Init+0x64>)
 80005fe:	2201      	movs	r2, #1
 8000600:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000602:	4b06      	ldr	r3, [pc, #24]	@ (800061c <MX_CAN_Init+0x64>)
 8000604:	2200      	movs	r2, #0
 8000606:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000608:	4804      	ldr	r0, [pc, #16]	@ (800061c <MX_CAN_Init+0x64>)
 800060a:	f000 fcad 	bl	8000f68 <HAL_CAN_Init>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000614:	f000 fab8 	bl	8000b88 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}
 800061c:	2000016c 	.word	0x2000016c
 8000620:	40006400 	.word	0x40006400

08000624 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b08a      	sub	sp, #40	@ 0x28
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a25      	ldr	r2, [pc, #148]	@ (80006d4 <HAL_CAN_MspInit+0xb0>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d143      	bne.n	80006cc <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000644:	4b24      	ldr	r3, [pc, #144]	@ (80006d8 <HAL_CAN_MspInit+0xb4>)
 8000646:	69db      	ldr	r3, [r3, #28]
 8000648:	4a23      	ldr	r2, [pc, #140]	@ (80006d8 <HAL_CAN_MspInit+0xb4>)
 800064a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800064e:	61d3      	str	r3, [r2, #28]
 8000650:	4b21      	ldr	r3, [pc, #132]	@ (80006d8 <HAL_CAN_MspInit+0xb4>)
 8000652:	69db      	ldr	r3, [r3, #28]
 8000654:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000658:	613b      	str	r3, [r7, #16]
 800065a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800065c:	4b1e      	ldr	r3, [pc, #120]	@ (80006d8 <HAL_CAN_MspInit+0xb4>)
 800065e:	699b      	ldr	r3, [r3, #24]
 8000660:	4a1d      	ldr	r2, [pc, #116]	@ (80006d8 <HAL_CAN_MspInit+0xb4>)
 8000662:	f043 0308 	orr.w	r3, r3, #8
 8000666:	6193      	str	r3, [r2, #24]
 8000668:	4b1b      	ldr	r3, [pc, #108]	@ (80006d8 <HAL_CAN_MspInit+0xb4>)
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	f003 0308 	and.w	r3, r3, #8
 8000670:	60fb      	str	r3, [r7, #12]
 8000672:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000674:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800067a:	2300      	movs	r3, #0
 800067c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067e:	2300      	movs	r3, #0
 8000680:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	4619      	mov	r1, r3
 8000688:	4814      	ldr	r0, [pc, #80]	@ (80006dc <HAL_CAN_MspInit+0xb8>)
 800068a:	f001 f89d 	bl	80017c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800068e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000692:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000694:	2302      	movs	r3, #2
 8000696:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000698:	2303      	movs	r3, #3
 800069a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800069c:	f107 0314 	add.w	r3, r7, #20
 80006a0:	4619      	mov	r1, r3
 80006a2:	480e      	ldr	r0, [pc, #56]	@ (80006dc <HAL_CAN_MspInit+0xb8>)
 80006a4:	f001 f890 	bl	80017c8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80006a8:	4b0d      	ldr	r3, [pc, #52]	@ (80006e0 <HAL_CAN_MspInit+0xbc>)
 80006aa:	685b      	ldr	r3, [r3, #4]
 80006ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80006ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006b0:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80006b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80006b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006b8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80006bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80006be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80006c6:	4a06      	ldr	r2, [pc, #24]	@ (80006e0 <HAL_CAN_MspInit+0xbc>)
 80006c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ca:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80006cc:	bf00      	nop
 80006ce:	3728      	adds	r7, #40	@ 0x28
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	40006400 	.word	0x40006400
 80006d8:	40021000 	.word	0x40021000
 80006dc:	40010c00 	.word	0x40010c00
 80006e0:	40010000 	.word	0x40010000

080006e4 <hGet_CAN_Handler>:
  }
}

/* USER CODE BEGIN 1 */
CAN_HandleTypeDef *hGet_CAN_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
	return &hcan;
 80006e8:	4b02      	ldr	r3, [pc, #8]	@ (80006f4 <hGet_CAN_Handler+0x10>)
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bc80      	pop	{r7}
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	2000016c 	.word	0x2000016c

080006f8 <stHAL_CAN_FilterConfig>:

HAL_StatusTypeDef stHAL_CAN_FilterConfig(void)
{
 80006f8:	b5b0      	push	{r4, r5, r7, lr}
 80006fa:	b08a      	sub	sp, #40	@ 0x28
 80006fc:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig0 =
 80006fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000728 <stHAL_CAN_FilterConfig+0x30>)
 8000700:	463c      	mov	r4, r7
 8000702:	461d      	mov	r5, r3
 8000704:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000706:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000708:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800070a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800070c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000710:	e884 0003 	stmia.w	r4, {r0, r1}
			.FilterMode =  CAN_FILTERMODE_IDLIST,
			.FilterScale = CAN_FILTERSCALE_16BIT,
			.SlaveStartFilterBank  = 0
	};

	HAL_CAN_ConfigFilter(&hcan, &sFilterConfig0);
 8000714:	463b      	mov	r3, r7
 8000716:	4619      	mov	r1, r3
 8000718:	4804      	ldr	r0, [pc, #16]	@ (800072c <stHAL_CAN_FilterConfig+0x34>)
 800071a:	f000 fd20 	bl	800115e <HAL_CAN_ConfigFilter>

	return HAL_OK;
 800071e:	2300      	movs	r3, #0
}
 8000720:	4618      	mov	r0, r3
 8000722:	3728      	adds	r7, #40	@ 0x28
 8000724:	46bd      	mov	sp, r7
 8000726:	bdb0      	pop	{r4, r5, r7, pc}
 8000728:	08005798 	.word	0x08005798
 800072c:	2000016c 	.word	0x2000016c

08000730 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	4a06      	ldr	r2, [pc, #24]	@ (8000758 <vApplicationGetIdleTaskMemory+0x28>)
 8000740:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	4a05      	ldr	r2, [pc, #20]	@ (800075c <vApplicationGetIdleTaskMemory+0x2c>)
 8000746:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2280      	movs	r2, #128	@ 0x80
 800074c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800074e:	bf00      	nop
 8000750:	3714      	adds	r7, #20
 8000752:	46bd      	mov	sp, r7
 8000754:	bc80      	pop	{r7}
 8000756:	4770      	bx	lr
 8000758:	200001b8 	.word	0x200001b8
 800075c:	20000258 	.word	0x20000258

08000760 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
 8000766:	60f8      	str	r0, [r7, #12]
 8000768:	60b9      	str	r1, [r7, #8]
 800076a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	4a07      	ldr	r2, [pc, #28]	@ (800078c <vApplicationGetTimerTaskMemory+0x2c>)
 8000770:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	4a06      	ldr	r2, [pc, #24]	@ (8000790 <vApplicationGetTimerTaskMemory+0x30>)
 8000776:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800077e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000780:	bf00      	nop
 8000782:	3714      	adds	r7, #20
 8000784:	46bd      	mov	sp, r7
 8000786:	bc80      	pop	{r7}
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	20000458 	.word	0x20000458
 8000790:	200004f8 	.word	0x200004f8

08000794 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000794:	b5b0      	push	{r4, r5, r7, lr}
 8000796:	b0ae      	sub	sp, #184	@ 0xb8
 8000798:	af00      	add	r7, sp, #0
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of TimerIO */
  osTimerDef(TimerIO, vTimerCallbackIo);
 800079a:	4b4d      	ldr	r3, [pc, #308]	@ (80008d0 <MX_FREERTOS_Init+0x13c>)
 800079c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80007a0:	2300      	movs	r3, #0
 80007a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  TimerIOHandle = osTimerCreate(osTimer(TimerIO), osTimerPeriodic, NULL);
 80007a6:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80007aa:	2200      	movs	r2, #0
 80007ac:	2101      	movs	r1, #1
 80007ae:	4618      	mov	r0, r3
 80007b0:	f002 f97a 	bl	8002aa8 <osTimerCreate>
 80007b4:	4603      	mov	r3, r0
 80007b6:	4a47      	ldr	r2, [pc, #284]	@ (80008d4 <MX_FREERTOS_Init+0x140>)
 80007b8:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of QueueIO */
  osMessageQDef(QueueIO, 16, uint16_t);
 80007ba:	4b47      	ldr	r3, [pc, #284]	@ (80008d8 <MX_FREERTOS_Init+0x144>)
 80007bc:	f107 04a0 	add.w	r4, r7, #160	@ 0xa0
 80007c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  QueueIOHandle = osMessageCreate(osMessageQ(QueueIO), NULL);
 80007c6:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80007ca:	2100      	movs	r1, #0
 80007cc:	4618      	mov	r0, r3
 80007ce:	f002 f9e3 	bl	8002b98 <osMessageCreate>
 80007d2:	4603      	mov	r3, r0
 80007d4:	4a41      	ldr	r2, [pc, #260]	@ (80008dc <MX_FREERTOS_Init+0x148>)
 80007d6:	6013      	str	r3, [r2, #0]

  /* definition and creation of QueueIsoTp */
  osMessageQDef(QueueIsoTp, 16, uint16_t);
 80007d8:	4b3f      	ldr	r3, [pc, #252]	@ (80008d8 <MX_FREERTOS_Init+0x144>)
 80007da:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 80007de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  QueueIsoTpHandle = osMessageCreate(osMessageQ(QueueIsoTp), NULL);
 80007e4:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80007e8:	2100      	movs	r1, #0
 80007ea:	4618      	mov	r0, r3
 80007ec:	f002 f9d4 	bl	8002b98 <osMessageCreate>
 80007f0:	4603      	mov	r3, r0
 80007f2:	4a3b      	ldr	r2, [pc, #236]	@ (80008e0 <MX_FREERTOS_Init+0x14c>)
 80007f4:	6013      	str	r3, [r2, #0]

  /* definition and creation of QueueAppCAN */
  osMessageQDef(QueueAppCAN, 16, uint16_t);
 80007f6:	4b38      	ldr	r3, [pc, #224]	@ (80008d8 <MX_FREERTOS_Init+0x144>)
 80007f8:	f107 0480 	add.w	r4, r7, #128	@ 0x80
 80007fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  QueueAppCANHandle = osMessageCreate(osMessageQ(QueueAppCAN), NULL);
 8000802:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000806:	2100      	movs	r1, #0
 8000808:	4618      	mov	r0, r3
 800080a:	f002 f9c5 	bl	8002b98 <osMessageCreate>
 800080e:	4603      	mov	r3, r0
 8000810:	4a34      	ldr	r2, [pc, #208]	@ (80008e4 <MX_FREERTOS_Init+0x150>)
 8000812:	6013      	str	r3, [r2, #0]

  /* definition and creation of QueueAppSerial */
  osMessageQDef(QueueAppSerial, 16, uint16_t);
 8000814:	4b30      	ldr	r3, [pc, #192]	@ (80008d8 <MX_FREERTOS_Init+0x144>)
 8000816:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 800081a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800081c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  QueueAppSerialHandle = osMessageCreate(osMessageQ(QueueAppSerial), NULL);
 8000820:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f002 f9b6 	bl	8002b98 <osMessageCreate>
 800082c:	4603      	mov	r3, r0
 800082e:	4a2e      	ldr	r2, [pc, #184]	@ (80008e8 <MX_FREERTOS_Init+0x154>)
 8000830:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of TaskIO */
  osThreadDef(TaskIO, TaskIO_Init, osPriorityNormal, 0, 128);
 8000832:	4b2e      	ldr	r3, [pc, #184]	@ (80008ec <MX_FREERTOS_Init+0x158>)
 8000834:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000838:	461d      	mov	r5, r3
 800083a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800083c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800083e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000842:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskIOHandle = osThreadCreate(osThread(TaskIO), NULL);
 8000846:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800084a:	2100      	movs	r1, #0
 800084c:	4618      	mov	r0, r3
 800084e:	f002 f8ca 	bl	80029e6 <osThreadCreate>
 8000852:	4603      	mov	r3, r0
 8000854:	4a26      	ldr	r2, [pc, #152]	@ (80008f0 <MX_FREERTOS_Init+0x15c>)
 8000856:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskIsoTp */
  osThreadDef(TaskIsoTp, TaskIsoTp_Init, osPriorityIdle, 0, 128);
 8000858:	4b26      	ldr	r3, [pc, #152]	@ (80008f4 <MX_FREERTOS_Init+0x160>)
 800085a:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 800085e:	461d      	mov	r5, r3
 8000860:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000862:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000864:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000868:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskIsoTpHandle = osThreadCreate(osThread(TaskIsoTp), NULL);
 800086c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000870:	2100      	movs	r1, #0
 8000872:	4618      	mov	r0, r3
 8000874:	f002 f8b7 	bl	80029e6 <osThreadCreate>
 8000878:	4603      	mov	r3, r0
 800087a:	4a1f      	ldr	r2, [pc, #124]	@ (80008f8 <MX_FREERTOS_Init+0x164>)
 800087c:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskAppCAN */
  osThreadDef(TaskAppCAN, TaskAppCAN_Init, osPriorityIdle, 0, 128);
 800087e:	4b1f      	ldr	r3, [pc, #124]	@ (80008fc <MX_FREERTOS_Init+0x168>)
 8000880:	f107 041c 	add.w	r4, r7, #28
 8000884:	461d      	mov	r5, r3
 8000886:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000888:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800088a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800088e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskAppCANHandle = osThreadCreate(osThread(TaskAppCAN), NULL);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	2100      	movs	r1, #0
 8000898:	4618      	mov	r0, r3
 800089a:	f002 f8a4 	bl	80029e6 <osThreadCreate>
 800089e:	4603      	mov	r3, r0
 80008a0:	4a17      	ldr	r2, [pc, #92]	@ (8000900 <MX_FREERTOS_Init+0x16c>)
 80008a2:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskAppSerial */
  osThreadDef(TaskAppSerial, TaskAppSerial_Init, osPriorityIdle, 0, 128);
 80008a4:	4b17      	ldr	r3, [pc, #92]	@ (8000904 <MX_FREERTOS_Init+0x170>)
 80008a6:	463c      	mov	r4, r7
 80008a8:	461d      	mov	r5, r3
 80008aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskAppSerialHandle = osThreadCreate(osThread(TaskAppSerial), NULL);
 80008b6:	463b      	mov	r3, r7
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f002 f893 	bl	80029e6 <osThreadCreate>
 80008c0:	4603      	mov	r3, r0
 80008c2:	4a11      	ldr	r2, [pc, #68]	@ (8000908 <MX_FREERTOS_Init+0x174>)
 80008c4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80008c6:	bf00      	nop
 80008c8:	37b8      	adds	r7, #184	@ 0xb8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bdb0      	pop	{r4, r5, r7, pc}
 80008ce:	bf00      	nop
 80008d0:	0800097d 	.word	0x0800097d
 80008d4:	200001b4 	.word	0x200001b4
 80008d8:	080057c0 	.word	0x080057c0
 80008dc:	200001a4 	.word	0x200001a4
 80008e0:	200001a8 	.word	0x200001a8
 80008e4:	200001ac 	.word	0x200001ac
 80008e8:	200001b0 	.word	0x200001b0
 80008ec:	080057d8 	.word	0x080057d8
 80008f0:	20000194 	.word	0x20000194
 80008f4:	08005800 	.word	0x08005800
 80008f8:	20000198 	.word	0x20000198
 80008fc:	08005828 	.word	0x08005828
 8000900:	2000019c 	.word	0x2000019c
 8000904:	08005854 	.word	0x08005854
 8000908:	200001a0 	.word	0x200001a0

0800090c <TaskIO_Init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_TaskIO_Init */
void TaskIO_Init(void const * argument)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskIO_Init */
  /* Infinite loop */
  TaskIO_Entry(&QueueIOHandle,TimerIOHandle);
 8000914:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <TaskIO_Init+0x24>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4619      	mov	r1, r3
 800091a:	4806      	ldr	r0, [pc, #24]	@ (8000934 <TaskIO_Init+0x28>)
 800091c:	f7ff fd30 	bl	8000380 <TaskIO_Entry>
  for(;;)
  {
    osDelay(50);
 8000920:	2032      	movs	r0, #50	@ 0x32
 8000922:	f002 f8ac 	bl	8002a7e <osDelay>
    vTaskIO(argument);
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff fe20 	bl	800056c <vTaskIO>
    osDelay(50);
 800092c:	bf00      	nop
 800092e:	e7f7      	b.n	8000920 <TaskIO_Init+0x14>
 8000930:	200001b4 	.word	0x200001b4
 8000934:	200001a4 	.word	0x200001a4

08000938 <TaskIsoTp_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskIsoTp_Init */
void TaskIsoTp_Init(void const * argument)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskIsoTp_Init */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000940:	2001      	movs	r0, #1
 8000942:	f002 f89c 	bl	8002a7e <osDelay>
 8000946:	e7fb      	b.n	8000940 <TaskIsoTp_Init+0x8>

08000948 <TaskAppCAN_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskAppCAN_Init */
void TaskAppCAN_Init(void const * argument)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskAppCAN_Init */
  /* Infinite loop */
  TaskAppCAN_Entry(&QueueAppCANHandle,NULL);
 8000950:	2100      	movs	r1, #0
 8000952:	4805      	ldr	r0, [pc, #20]	@ (8000968 <TaskAppCAN_Init+0x20>)
 8000954:	f7ff fbfc 	bl	8000150 <TaskAppCAN_Entry>
  for(;;)
  {
    osDelay(1);
 8000958:	2001      	movs	r0, #1
 800095a:	f002 f890 	bl	8002a7e <osDelay>
    vTaskAppCAN(argument);
 800095e:	6878      	ldr	r0, [r7, #4]
 8000960:	f7ff fc64 	bl	800022c <vTaskAppCAN>
    osDelay(1);
 8000964:	bf00      	nop
 8000966:	e7f7      	b.n	8000958 <TaskAppCAN_Init+0x10>
 8000968:	200001ac 	.word	0x200001ac

0800096c <TaskAppSerial_Init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskAppSerial_Init */
void TaskAppSerial_Init(void const * argument)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskAppSerial_Init */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000974:	2001      	movs	r0, #1
 8000976:	f002 f882 	bl	8002a7e <osDelay>
 800097a:	e7fb      	b.n	8000974 <TaskAppSerial_Init+0x8>

0800097c <vTimerCallbackIo>:
  /* USER CODE END TaskAppSerial_Init */
}

/* vTimerCallbackIo function */
void vTimerCallbackIo(void const * argument)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vTimerCallbackIo */
	vLocalTimerCallbackIo(argument);
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	f7ff fd7d 	bl	8000484 <vLocalTimerCallbackIo>
  /* USER CODE END vTimerCallbackIo */
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
	...

08000994 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b088      	sub	sp, #32
 8000998:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099a:	f107 0310 	add.w	r3, r7, #16
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
 80009a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a8:	4b3f      	ldr	r3, [pc, #252]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	4a3e      	ldr	r2, [pc, #248]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009ae:	f043 0310 	orr.w	r3, r3, #16
 80009b2:	6193      	str	r3, [r2, #24]
 80009b4:	4b3c      	ldr	r3, [pc, #240]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	f003 0310 	and.w	r3, r3, #16
 80009bc:	60fb      	str	r3, [r7, #12]
 80009be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009c0:	4b39      	ldr	r3, [pc, #228]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	4a38      	ldr	r2, [pc, #224]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009c6:	f043 0320 	orr.w	r3, r3, #32
 80009ca:	6193      	str	r3, [r2, #24]
 80009cc:	4b36      	ldr	r3, [pc, #216]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009ce:	699b      	ldr	r3, [r3, #24]
 80009d0:	f003 0320 	and.w	r3, r3, #32
 80009d4:	60bb      	str	r3, [r7, #8]
 80009d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d8:	4b33      	ldr	r3, [pc, #204]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	4a32      	ldr	r2, [pc, #200]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009de:	f043 0304 	orr.w	r3, r3, #4
 80009e2:	6193      	str	r3, [r2, #24]
 80009e4:	4b30      	ldr	r3, [pc, #192]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009e6:	699b      	ldr	r3, [r3, #24]
 80009e8:	f003 0304 	and.w	r3, r3, #4
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f0:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009f2:	699b      	ldr	r3, [r3, #24]
 80009f4:	4a2c      	ldr	r2, [pc, #176]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009f6:	f043 0308 	orr.w	r3, r3, #8
 80009fa:	6193      	str	r3, [r2, #24]
 80009fc:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa8 <MX_GPIO_Init+0x114>)
 80009fe:	699b      	ldr	r3, [r3, #24]
 8000a00:	f003 0308 	and.w	r3, r3, #8
 8000a04:	603b      	str	r3, [r7, #0]
 8000a06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a0e:	4827      	ldr	r0, [pc, #156]	@ (8000aac <MX_GPIO_Init+0x118>)
 8000a10:	f001 f856 	bl	8001ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8000a14:	2200      	movs	r2, #0
 8000a16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a1a:	4825      	ldr	r0, [pc, #148]	@ (8000ab0 <MX_GPIO_Init+0x11c>)
 8000a1c:	f001 f850 	bl	8001ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	2301      	movs	r3, #1
 8000a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a32:	f107 0310 	add.w	r3, r7, #16
 8000a36:	4619      	mov	r1, r3
 8000a38:	481c      	ldr	r0, [pc, #112]	@ (8000aac <MX_GPIO_Init+0x118>)
 8000a3a:	f000 fec5 	bl	80017c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000a3e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000a42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a44:	2303      	movs	r3, #3
 8000a46:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a48:	f107 0310 	add.w	r3, r7, #16
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4817      	ldr	r0, [pc, #92]	@ (8000aac <MX_GPIO_Init+0x118>)
 8000a50:	f000 feba 	bl	80017c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000a54:	f649 13ff 	movw	r3, #39423	@ 0x99ff
 8000a58:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5e:	f107 0310 	add.w	r3, r7, #16
 8000a62:	4619      	mov	r1, r3
 8000a64:	4813      	ldr	r0, [pc, #76]	@ (8000ab4 <MX_GPIO_Init+0x120>)
 8000a66:	f000 feaf 	bl	80017c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000a6a:	f64e 43ff 	movw	r3, #60671	@ 0xecff
 8000a6e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a70:	2303      	movs	r3, #3
 8000a72:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a74:	f107 0310 	add.w	r3, r7, #16
 8000a78:	4619      	mov	r1, r3
 8000a7a:	480d      	ldr	r0, [pc, #52]	@ (8000ab0 <MX_GPIO_Init+0x11c>)
 8000a7c:	f000 fea4 	bl	80017c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a86:	2301      	movs	r3, #1
 8000a88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8e:	2302      	movs	r3, #2
 8000a90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a92:	f107 0310 	add.w	r3, r7, #16
 8000a96:	4619      	mov	r1, r3
 8000a98:	4805      	ldr	r0, [pc, #20]	@ (8000ab0 <MX_GPIO_Init+0x11c>)
 8000a9a:	f000 fe95 	bl	80017c8 <HAL_GPIO_Init>

}
 8000a9e:	bf00      	nop
 8000aa0:	3720      	adds	r7, #32
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	40011000 	.word	0x40011000
 8000ab0:	40010c00 	.word	0x40010c00
 8000ab4:	40010800 	.word	0x40010800

08000ab8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000abc:	f000 fa22 	bl	8000f04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ac0:	f000 f80c 	bl	8000adc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ac4:	f7ff ff66 	bl	8000994 <MX_GPIO_Init>
  MX_CAN_Init();
 8000ac8:	f7ff fd76 	bl	80005b8 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000acc:	f000 f97e 	bl	8000dcc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000ad0:	f7ff fe60 	bl	8000794 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000ad4:	f001 ff80 	bl	80029d8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ad8:	bf00      	nop
 8000ada:	e7fd      	b.n	8000ad8 <main+0x20>

08000adc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b090      	sub	sp, #64	@ 0x40
 8000ae0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ae2:	f107 0318 	add.w	r3, r7, #24
 8000ae6:	2228      	movs	r2, #40	@ 0x28
 8000ae8:	2100      	movs	r1, #0
 8000aea:	4618      	mov	r0, r3
 8000aec:	f004 fd62 	bl	80055b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000af0:	1d3b      	adds	r3, r7, #4
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	605a      	str	r2, [r3, #4]
 8000af8:	609a      	str	r2, [r3, #8]
 8000afa:	60da      	str	r2, [r3, #12]
 8000afc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000afe:	2301      	movs	r3, #1
 8000b00:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b02:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b06:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b10:	2302      	movs	r3, #2
 8000b12:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b18:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b1a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b20:	f107 0318 	add.w	r3, r7, #24
 8000b24:	4618      	mov	r0, r3
 8000b26:	f000 ffe3 	bl	8001af0 <HAL_RCC_OscConfig>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000b30:	f000 f82a 	bl	8000b88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b34:	230f      	movs	r3, #15
 8000b36:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000b3c:	2380      	movs	r3, #128	@ 0x80
 8000b3e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b40:	2300      	movs	r3, #0
 8000b42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b44:	2300      	movs	r3, #0
 8000b46:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b48:	1d3b      	adds	r3, r7, #4
 8000b4a:	2102      	movs	r1, #2
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f001 fa51 	bl	8001ff4 <HAL_RCC_ClockConfig>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000b58:	f000 f816 	bl	8000b88 <Error_Handler>
  }
}
 8000b5c:	bf00      	nop
 8000b5e:	3740      	adds	r7, #64	@ 0x40
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a04      	ldr	r2, [pc, #16]	@ (8000b84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d101      	bne.n	8000b7a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b76:	f000 f9db 	bl	8000f30 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40012c00 	.word	0x40012c00

08000b88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b8c:	b672      	cpsid	i
}
 8000b8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <Error_Handler+0x8>

08000b94 <psSearchEvent>:

#include "state.h"


const sStateMachineType *psSearchEvent (const sStateMachineType *psStateTable,unsigned char ucIncoming)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	460b      	mov	r3, r1
 8000b9e:	70fb      	strb	r3, [r7, #3]
    unsigned char ucEvent;

    for (;; psStateTable++)
    {
        ucEvent = psStateTable->ucEvent;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	73fb      	strb	r3, [r7, #15]
        if ((ucEvent != 0)&&(ucEvent != ucIncoming))
 8000ba6:	7bfb      	ldrb	r3, [r7, #15]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d003      	beq.n	8000bb4 <psSearchEvent+0x20>
 8000bac:	7bfa      	ldrb	r2, [r7, #15]
 8000bae:	78fb      	ldrb	r3, [r7, #3]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d101      	bne.n	8000bb8 <psSearchEvent+0x24>
        {
           continue;
        }
        return psStateTable;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	e004      	b.n	8000bc2 <psSearchEvent+0x2e>
           continue;
 8000bb8:	bf00      	nop
    for (;; psStateTable++)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	330c      	adds	r3, #12
 8000bbe:	607b      	str	r3, [r7, #4]
        ucEvent = psStateTable->ucEvent;
 8000bc0:	e7ee      	b.n	8000ba0 <psSearchEvent+0xc>
    }

}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3714      	adds	r7, #20
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr

08000bcc <eEventHandler>:

void eEventHandler (unsigned char ucDest,const sStateMachineType *psStateTable, unsigned char *piState, sMessageType *psMessage)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b086      	sub	sp, #24
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	60b9      	str	r1, [r7, #8]
 8000bd4:	607a      	str	r2, [r7, #4]
 8000bd6:	603b      	str	r3, [r7, #0]
 8000bd8:	4603      	mov	r3, r0
 8000bda:	73fb      	strb	r3, [r7, #15]
    unsigned char eError = 0;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	75fb      	strb	r3, [r7, #23]

    if(ucDest == psMessage->ucDest)
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	785b      	ldrb	r3, [r3, #1]
 8000be4:	7bfa      	ldrb	r2, [r7, #15]
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d118      	bne.n	8000c1c <eEventHandler+0x50>
    {
        psStateTable = psSearchEvent(psStateTable, psMessage->ucEvent);
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	789b      	ldrb	r3, [r3, #2]
 8000bee:	4619      	mov	r1, r3
 8000bf0:	68b8      	ldr	r0, [r7, #8]
 8000bf2:	f7ff ffcf 	bl	8000b94 <psSearchEvent>
 8000bf6:	60b8      	str	r0, [r7, #8]

        eError = (*psStateTable->ActionFun)(psMessage);
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	6838      	ldr	r0, [r7, #0]
 8000bfe:	4798      	blx	r3
 8000c00:	4603      	mov	r3, r0
 8000c02:	75fb      	strb	r3, [r7, #23]

        if (eError == 1)
 8000c04:	7dfb      	ldrb	r3, [r7, #23]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d104      	bne.n	8000c14 <eEventHandler+0x48>
        {
            *piState = psStateTable->ucStateSuccess;
 8000c0a:	68bb      	ldr	r3, [r7, #8]
 8000c0c:	7a1a      	ldrb	r2, [r3, #8]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	701a      	strb	r2, [r3, #0]
        else
        {
            *piState = psStateTable->ucStateFailure;
        }
    }
}
 8000c12:	e003      	b.n	8000c1c <eEventHandler+0x50>
            *piState = psStateTable->ucStateFailure;
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	7a5a      	ldrb	r2, [r3, #9]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	701a      	strb	r2, [r3, #0]
}
 8000c1c:	bf00      	nop
 8000c1e:	3718      	adds	r7, #24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c2a:	4b18      	ldr	r3, [pc, #96]	@ (8000c8c <HAL_MspInit+0x68>)
 8000c2c:	699b      	ldr	r3, [r3, #24]
 8000c2e:	4a17      	ldr	r2, [pc, #92]	@ (8000c8c <HAL_MspInit+0x68>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	6193      	str	r3, [r2, #24]
 8000c36:	4b15      	ldr	r3, [pc, #84]	@ (8000c8c <HAL_MspInit+0x68>)
 8000c38:	699b      	ldr	r3, [r3, #24]
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	60bb      	str	r3, [r7, #8]
 8000c40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c42:	4b12      	ldr	r3, [pc, #72]	@ (8000c8c <HAL_MspInit+0x68>)
 8000c44:	69db      	ldr	r3, [r3, #28]
 8000c46:	4a11      	ldr	r2, [pc, #68]	@ (8000c8c <HAL_MspInit+0x68>)
 8000c48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c4c:	61d3      	str	r3, [r2, #28]
 8000c4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c8c <HAL_MspInit+0x68>)
 8000c50:	69db      	ldr	r3, [r3, #28]
 8000c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c56:	607b      	str	r3, [r7, #4]
 8000c58:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	210f      	movs	r1, #15
 8000c5e:	f06f 0001 	mvn.w	r0, #1
 8000c62:	f000 fd86 	bl	8001772 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c66:	4b0a      	ldr	r3, [pc, #40]	@ (8000c90 <HAL_MspInit+0x6c>)
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	4a04      	ldr	r2, [pc, #16]	@ (8000c90 <HAL_MspInit+0x6c>)
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c82:	bf00      	nop
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	40010000 	.word	0x40010000

08000c94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b08c      	sub	sp, #48	@ 0x30
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000caa:	4b2e      	ldr	r3, [pc, #184]	@ (8000d64 <HAL_InitTick+0xd0>)
 8000cac:	699b      	ldr	r3, [r3, #24]
 8000cae:	4a2d      	ldr	r2, [pc, #180]	@ (8000d64 <HAL_InitTick+0xd0>)
 8000cb0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000cb4:	6193      	str	r3, [r2, #24]
 8000cb6:	4b2b      	ldr	r3, [pc, #172]	@ (8000d64 <HAL_InitTick+0xd0>)
 8000cb8:	699b      	ldr	r3, [r3, #24]
 8000cba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000cbe:	60bb      	str	r3, [r7, #8]
 8000cc0:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cc2:	f107 020c 	add.w	r2, r7, #12
 8000cc6:	f107 0310 	add.w	r3, r7, #16
 8000cca:	4611      	mov	r1, r2
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f001 fb01 	bl	80022d4 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000cd2:	f001 faeb 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 8000cd6:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cda:	4a23      	ldr	r2, [pc, #140]	@ (8000d68 <HAL_InitTick+0xd4>)
 8000cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8000ce0:	0c9b      	lsrs	r3, r3, #18
 8000ce2:	3b01      	subs	r3, #1
 8000ce4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000ce6:	4b21      	ldr	r3, [pc, #132]	@ (8000d6c <HAL_InitTick+0xd8>)
 8000ce8:	4a21      	ldr	r2, [pc, #132]	@ (8000d70 <HAL_InitTick+0xdc>)
 8000cea:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000cec:	4b1f      	ldr	r3, [pc, #124]	@ (8000d6c <HAL_InitTick+0xd8>)
 8000cee:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cf2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8000d6c <HAL_InitTick+0xd8>)
 8000cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cf8:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000cfa:	4b1c      	ldr	r3, [pc, #112]	@ (8000d6c <HAL_InitTick+0xd8>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d00:	4b1a      	ldr	r3, [pc, #104]	@ (8000d6c <HAL_InitTick+0xd8>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d06:	4b19      	ldr	r3, [pc, #100]	@ (8000d6c <HAL_InitTick+0xd8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000d0c:	4817      	ldr	r0, [pc, #92]	@ (8000d6c <HAL_InitTick+0xd8>)
 8000d0e:	f001 fb2f 	bl	8002370 <HAL_TIM_Base_Init>
 8000d12:	4603      	mov	r3, r0
 8000d14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000d18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d11b      	bne.n	8000d58 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000d20:	4812      	ldr	r0, [pc, #72]	@ (8000d6c <HAL_InitTick+0xd8>)
 8000d22:	f001 fb7d 	bl	8002420 <HAL_TIM_Base_Start_IT>
 8000d26:	4603      	mov	r3, r0
 8000d28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000d2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d111      	bne.n	8000d58 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000d34:	2019      	movs	r0, #25
 8000d36:	f000 fd38 	bl	80017aa <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2b0f      	cmp	r3, #15
 8000d3e:	d808      	bhi.n	8000d52 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000d40:	2200      	movs	r2, #0
 8000d42:	6879      	ldr	r1, [r7, #4]
 8000d44:	2019      	movs	r0, #25
 8000d46:	f000 fd14 	bl	8001772 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d74 <HAL_InitTick+0xe0>)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6013      	str	r3, [r2, #0]
 8000d50:	e002      	b.n	8000d58 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
 8000d54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000d58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3730      	adds	r7, #48	@ 0x30
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40021000 	.word	0x40021000
 8000d68:	431bde83 	.word	0x431bde83
 8000d6c:	200008f8 	.word	0x200008f8
 8000d70:	40012c00 	.word	0x40012c00
 8000d74:	20000004 	.word	0x20000004

08000d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d7c:	bf00      	nop
 8000d7e:	e7fd      	b.n	8000d7c <NMI_Handler+0x4>

08000d80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <HardFault_Handler+0x4>

08000d88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <MemManage_Handler+0x4>

08000d90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d94:	bf00      	nop
 8000d96:	e7fd      	b.n	8000d94 <BusFault_Handler+0x4>

08000d98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d9c:	bf00      	nop
 8000d9e:	e7fd      	b.n	8000d9c <UsageFault_Handler+0x4>

08000da0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc80      	pop	{r7}
 8000daa:	4770      	bx	lr

08000dac <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000db0:	4802      	ldr	r0, [pc, #8]	@ (8000dbc <TIM1_UP_IRQHandler+0x10>)
 8000db2:	f001 fb81 	bl	80024b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	200008f8 	.word	0x200008f8

08000dc0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc4:	bf00      	nop
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr

08000dcc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000dd0:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dd2:	4a12      	ldr	r2, [pc, #72]	@ (8000e1c <MX_USART1_UART_Init+0x50>)
 8000dd4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dd6:	4b10      	ldr	r3, [pc, #64]	@ (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ddc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dde:	4b0e      	ldr	r3, [pc, #56]	@ (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000de4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dea:	4b0b      	ldr	r3, [pc, #44]	@ (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000df0:	4b09      	ldr	r3, [pc, #36]	@ (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000df2:	220c      	movs	r2, #12
 8000df4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000df6:	4b08      	ldr	r3, [pc, #32]	@ (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dfc:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e02:	4805      	ldr	r0, [pc, #20]	@ (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000e04:	f001 fce2 	bl	80027cc <HAL_UART_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e0e:	f7ff febb 	bl	8000b88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000940 	.word	0x20000940
 8000e1c:	40013800 	.word	0x40013800

08000e20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e28:	f107 0310 	add.w	r3, r7, #16
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000eac <HAL_UART_MspInit+0x8c>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d131      	bne.n	8000ea4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e40:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	4a1a      	ldr	r2, [pc, #104]	@ (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e4a:	6193      	str	r3, [r2, #24]
 8000e4c:	4b18      	ldr	r3, [pc, #96]	@ (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e4e:	699b      	ldr	r3, [r3, #24]
 8000e50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e58:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	4a14      	ldr	r2, [pc, #80]	@ (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e5e:	f043 0304 	orr.w	r3, r3, #4
 8000e62:	6193      	str	r3, [r2, #24]
 8000e64:	4b12      	ldr	r3, [pc, #72]	@ (8000eb0 <HAL_UART_MspInit+0x90>)
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	f003 0304 	and.w	r3, r3, #4
 8000e6c:	60bb      	str	r3, [r7, #8]
 8000e6e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e74:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e76:	2302      	movs	r3, #2
 8000e78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7e:	f107 0310 	add.w	r3, r7, #16
 8000e82:	4619      	mov	r1, r3
 8000e84:	480b      	ldr	r0, [pc, #44]	@ (8000eb4 <HAL_UART_MspInit+0x94>)
 8000e86:	f000 fc9f 	bl	80017c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e98:	f107 0310 	add.w	r3, r7, #16
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4805      	ldr	r0, [pc, #20]	@ (8000eb4 <HAL_UART_MspInit+0x94>)
 8000ea0:	f000 fc92 	bl	80017c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000ea4:	bf00      	nop
 8000ea6:	3720      	adds	r7, #32
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40013800 	.word	0x40013800
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	40010800 	.word	0x40010800

08000eb8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000eb8:	f7ff ff82 	bl	8000dc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ebc:	480b      	ldr	r0, [pc, #44]	@ (8000eec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000ebe:	490c      	ldr	r1, [pc, #48]	@ (8000ef0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ef4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000ec2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ec4:	e002      	b.n	8000ecc <LoopCopyDataInit>

08000ec6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ec6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ec8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eca:	3304      	adds	r3, #4

08000ecc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ecc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ece:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed0:	d3f9      	bcc.n	8000ec6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ed2:	4a09      	ldr	r2, [pc, #36]	@ (8000ef8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ed4:	4c09      	ldr	r4, [pc, #36]	@ (8000efc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ed6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ed8:	e001      	b.n	8000ede <LoopFillZerobss>

08000eda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000edc:	3204      	adds	r2, #4

08000ede <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ede:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee0:	d3fb      	bcc.n	8000eda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ee2:	f004 fbc5 	bl	8005670 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ee6:	f7ff fde7 	bl	8000ab8 <main>
  bx lr
 8000eea:	4770      	bx	lr
  ldr r0, =_sdata
 8000eec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ef0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000ef4:	08005930 	.word	0x08005930
  ldr r2, =_sbss
 8000ef8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000efc:	2000195c 	.word	0x2000195c

08000f00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f00:	e7fe      	b.n	8000f00 <ADC1_2_IRQHandler>
	...

08000f04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f08:	4b08      	ldr	r3, [pc, #32]	@ (8000f2c <HAL_Init+0x28>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a07      	ldr	r2, [pc, #28]	@ (8000f2c <HAL_Init+0x28>)
 8000f0e:	f043 0310 	orr.w	r3, r3, #16
 8000f12:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f14:	2003      	movs	r0, #3
 8000f16:	f000 fc21 	bl	800175c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f1a:	200f      	movs	r0, #15
 8000f1c:	f7ff feba 	bl	8000c94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f20:	f7ff fe80 	bl	8000c24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f24:	2300      	movs	r3, #0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40022000 	.word	0x40022000

08000f30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f34:	4b05      	ldr	r3, [pc, #20]	@ (8000f4c <HAL_IncTick+0x1c>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <HAL_IncTick+0x20>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4413      	add	r3, r2
 8000f40:	4a03      	ldr	r2, [pc, #12]	@ (8000f50 <HAL_IncTick+0x20>)
 8000f42:	6013      	str	r3, [r2, #0]
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr
 8000f4c:	20000008 	.word	0x20000008
 8000f50:	20000988 	.word	0x20000988

08000f54 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return uwTick;
 8000f58:	4b02      	ldr	r3, [pc, #8]	@ (8000f64 <HAL_GetTick+0x10>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bc80      	pop	{r7}
 8000f62:	4770      	bx	lr
 8000f64:	20000988 	.word	0x20000988

08000f68 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d101      	bne.n	8000f7a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	e0ed      	b.n	8001156 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d102      	bne.n	8000f8c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff fb4c 	bl	8000624 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f042 0201 	orr.w	r2, r2, #1
 8000f9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f9c:	f7ff ffda 	bl	8000f54 <HAL_GetTick>
 8000fa0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fa2:	e012      	b.n	8000fca <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fa4:	f7ff ffd6 	bl	8000f54 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b0a      	cmp	r3, #10
 8000fb0:	d90b      	bls.n	8000fca <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fb6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2205      	movs	r2, #5
 8000fc2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e0c5      	b.n	8001156 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0301 	and.w	r3, r3, #1
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d0e5      	beq.n	8000fa4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f022 0202 	bic.w	r2, r2, #2
 8000fe6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fe8:	f7ff ffb4 	bl	8000f54 <HAL_GetTick>
 8000fec:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fee:	e012      	b.n	8001016 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ff0:	f7ff ffb0 	bl	8000f54 <HAL_GetTick>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	2b0a      	cmp	r3, #10
 8000ffc:	d90b      	bls.n	8001016 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001002:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2205      	movs	r2, #5
 800100e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e09f      	b.n	8001156 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f003 0302 	and.w	r3, r3, #2
 8001020:	2b00      	cmp	r3, #0
 8001022:	d1e5      	bne.n	8000ff0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	7e1b      	ldrb	r3, [r3, #24]
 8001028:	2b01      	cmp	r3, #1
 800102a:	d108      	bne.n	800103e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	e007      	b.n	800104e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800104c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	7e5b      	ldrb	r3, [r3, #25]
 8001052:	2b01      	cmp	r3, #1
 8001054:	d108      	bne.n	8001068 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	e007      	b.n	8001078 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001076:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	7e9b      	ldrb	r3, [r3, #26]
 800107c:	2b01      	cmp	r3, #1
 800107e:	d108      	bne.n	8001092 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f042 0220 	orr.w	r2, r2, #32
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	e007      	b.n	80010a2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f022 0220 	bic.w	r2, r2, #32
 80010a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	7edb      	ldrb	r3, [r3, #27]
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d108      	bne.n	80010bc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f022 0210 	bic.w	r2, r2, #16
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	e007      	b.n	80010cc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f042 0210 	orr.w	r2, r2, #16
 80010ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	7f1b      	ldrb	r3, [r3, #28]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d108      	bne.n	80010e6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f042 0208 	orr.w	r2, r2, #8
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	e007      	b.n	80010f6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f022 0208 	bic.w	r2, r2, #8
 80010f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	7f5b      	ldrb	r3, [r3, #29]
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d108      	bne.n	8001110 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f042 0204 	orr.w	r2, r2, #4
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	e007      	b.n	8001120 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f022 0204 	bic.w	r2, r2, #4
 800111e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	689a      	ldr	r2, [r3, #8]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	431a      	orrs	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	691b      	ldr	r3, [r3, #16]
 800112e:	431a      	orrs	r2, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	695b      	ldr	r3, [r3, #20]
 8001134:	ea42 0103 	orr.w	r1, r2, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	1e5a      	subs	r2, r3, #1
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	430a      	orrs	r2, r1
 8001144:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2200      	movs	r2, #0
 800114a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2201      	movs	r2, #1
 8001150:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800115e:	b480      	push	{r7}
 8001160:	b087      	sub	sp, #28
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
 8001166:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001174:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001176:	7cfb      	ldrb	r3, [r7, #19]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d003      	beq.n	8001184 <HAL_CAN_ConfigFilter+0x26>
 800117c:	7cfb      	ldrb	r3, [r7, #19]
 800117e:	2b02      	cmp	r3, #2
 8001180:	f040 80aa 	bne.w	80012d8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800118a:	f043 0201 	orr.w	r2, r3, #1
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	f003 031f 	and.w	r3, r3, #31
 800119c:	2201      	movs	r2, #1
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	43db      	mvns	r3, r3
 80011ae:	401a      	ands	r2, r3
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	69db      	ldr	r3, [r3, #28]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d123      	bne.n	8001206 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	43db      	mvns	r3, r3
 80011c8:	401a      	ands	r2, r3
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011dc:	683a      	ldr	r2, [r7, #0]
 80011de:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80011e0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	3248      	adds	r2, #72	@ 0x48
 80011e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011fa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011fc:	6979      	ldr	r1, [r7, #20]
 80011fe:	3348      	adds	r3, #72	@ 0x48
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	440b      	add	r3, r1
 8001204:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d122      	bne.n	8001254 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	431a      	orrs	r2, r3
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800122a:	683a      	ldr	r2, [r7, #0]
 800122c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800122e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	3248      	adds	r2, #72	@ 0x48
 8001234:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001248:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800124a:	6979      	ldr	r1, [r7, #20]
 800124c:	3348      	adds	r3, #72	@ 0x48
 800124e:	00db      	lsls	r3, r3, #3
 8001250:	440b      	add	r3, r1
 8001252:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d109      	bne.n	8001270 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	43db      	mvns	r3, r3
 8001266:	401a      	ands	r2, r3
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800126e:	e007      	b.n	8001280 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	431a      	orrs	r2, r3
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	691b      	ldr	r3, [r3, #16]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d109      	bne.n	800129c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	43db      	mvns	r3, r3
 8001292:	401a      	ands	r2, r3
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800129a:	e007      	b.n	80012ac <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	431a      	orrs	r2, r3
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	6a1b      	ldr	r3, [r3, #32]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d107      	bne.n	80012c4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	431a      	orrs	r2, r3
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80012ca:	f023 0201 	bic.w	r2, r3, #1
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80012d4:	2300      	movs	r3, #0
 80012d6:	e006      	b.n	80012e6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012dc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
  }
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	371c      	adds	r7, #28
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr

080012f0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	2b01      	cmp	r3, #1
 8001302:	d12e      	bne.n	8001362 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2202      	movs	r2, #2
 8001308:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f022 0201 	bic.w	r2, r2, #1
 800131a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800131c:	f7ff fe1a 	bl	8000f54 <HAL_GetTick>
 8001320:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001322:	e012      	b.n	800134a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001324:	f7ff fe16 	bl	8000f54 <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b0a      	cmp	r3, #10
 8001330:	d90b      	bls.n	800134a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001336:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2205      	movs	r2, #5
 8001342:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e012      	b.n	8001370 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f003 0301 	and.w	r3, r3, #1
 8001354:	2b00      	cmp	r3, #0
 8001356:	d1e5      	bne.n	8001324 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800135e:	2300      	movs	r3, #0
 8001360:	e006      	b.n	8001370 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001366:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
  }
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001378:	b480      	push	{r7}
 800137a:	b087      	sub	sp, #28
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
 8001384:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	f893 3020 	ldrb.w	r3, [r3, #32]
 800138c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800138e:	7dfb      	ldrb	r3, [r7, #23]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d003      	beq.n	800139c <HAL_CAN_GetRxMessage+0x24>
 8001394:	7dfb      	ldrb	r3, [r7, #23]
 8001396:	2b02      	cmp	r3, #2
 8001398:	f040 8103 	bne.w	80015a2 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d10e      	bne.n	80013c0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	f003 0303 	and.w	r3, r3, #3
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d116      	bne.n	80013de <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e0f7      	b.n	80015b0 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	691b      	ldr	r3, [r3, #16]
 80013c6:	f003 0303 	and.w	r3, r3, #3
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d107      	bne.n	80013de <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e0e8      	b.n	80015b0 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	331b      	adds	r3, #27
 80013e6:	011b      	lsls	r3, r3, #4
 80013e8:	4413      	add	r3, r2
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 0204 	and.w	r2, r3, #4
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d10c      	bne.n	8001416 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	331b      	adds	r3, #27
 8001404:	011b      	lsls	r3, r3, #4
 8001406:	4413      	add	r3, r2
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	0d5b      	lsrs	r3, r3, #21
 800140c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	e00b      	b.n	800142e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	331b      	adds	r3, #27
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	4413      	add	r3, r2
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	08db      	lsrs	r3, r3, #3
 8001426:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	331b      	adds	r3, #27
 8001436:	011b      	lsls	r3, r3, #4
 8001438:	4413      	add	r3, r2
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0202 	and.w	r2, r3, #2
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	331b      	adds	r3, #27
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	4413      	add	r3, r2
 8001450:	3304      	adds	r3, #4
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0308 	and.w	r3, r3, #8
 8001458:	2b00      	cmp	r3, #0
 800145a:	d003      	beq.n	8001464 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2208      	movs	r2, #8
 8001460:	611a      	str	r2, [r3, #16]
 8001462:	e00b      	b.n	800147c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	331b      	adds	r3, #27
 800146c:	011b      	lsls	r3, r3, #4
 800146e:	4413      	add	r3, r2
 8001470:	3304      	adds	r3, #4
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 020f 	and.w	r2, r3, #15
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	331b      	adds	r3, #27
 8001484:	011b      	lsls	r3, r3, #4
 8001486:	4413      	add	r3, r2
 8001488:	3304      	adds	r3, #4
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	0a1b      	lsrs	r3, r3, #8
 800148e:	b2da      	uxtb	r2, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	331b      	adds	r3, #27
 800149c:	011b      	lsls	r3, r3, #4
 800149e:	4413      	add	r3, r2
 80014a0:	3304      	adds	r3, #4
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	0c1b      	lsrs	r3, r3, #16
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	011b      	lsls	r3, r3, #4
 80014b4:	4413      	add	r3, r2
 80014b6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	011b      	lsls	r3, r3, #4
 80014ca:	4413      	add	r3, r2
 80014cc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	0a1a      	lsrs	r2, r3, #8
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	3301      	adds	r3, #1
 80014d8:	b2d2      	uxtb	r2, r2
 80014da:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	011b      	lsls	r3, r3, #4
 80014e4:	4413      	add	r3, r2
 80014e6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	0c1a      	lsrs	r2, r3, #16
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	3302      	adds	r3, #2
 80014f2:	b2d2      	uxtb	r2, r2
 80014f4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	011b      	lsls	r3, r3, #4
 80014fe:	4413      	add	r3, r2
 8001500:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	0e1a      	lsrs	r2, r3, #24
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	3303      	adds	r3, #3
 800150c:	b2d2      	uxtb	r2, r2
 800150e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	011b      	lsls	r3, r3, #4
 8001518:	4413      	add	r3, r2
 800151a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	3304      	adds	r3, #4
 8001524:	b2d2      	uxtb	r2, r2
 8001526:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	011b      	lsls	r3, r3, #4
 8001530:	4413      	add	r3, r2
 8001532:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	0a1a      	lsrs	r2, r3, #8
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	3305      	adds	r3, #5
 800153e:	b2d2      	uxtb	r2, r2
 8001540:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	011b      	lsls	r3, r3, #4
 800154a:	4413      	add	r3, r2
 800154c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	0c1a      	lsrs	r2, r3, #16
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	3306      	adds	r3, #6
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	011b      	lsls	r3, r3, #4
 8001564:	4413      	add	r3, r2
 8001566:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	0e1a      	lsrs	r2, r3, #24
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	3307      	adds	r3, #7
 8001572:	b2d2      	uxtb	r2, r2
 8001574:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d108      	bne.n	800158e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	68da      	ldr	r2, [r3, #12]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f042 0220 	orr.w	r2, r2, #32
 800158a:	60da      	str	r2, [r3, #12]
 800158c:	e007      	b.n	800159e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	691a      	ldr	r2, [r3, #16]
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f042 0220 	orr.w	r2, r2, #32
 800159c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800159e:	2300      	movs	r3, #0
 80015a0:	e006      	b.n	80015b0 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
  }
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	371c      	adds	r7, #28
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bc80      	pop	{r7}
 80015b8:	4770      	bx	lr

080015ba <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80015ba:	b480      	push	{r7}
 80015bc:	b085      	sub	sp, #20
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
 80015c2:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015ce:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80015d0:	7afb      	ldrb	r3, [r7, #11]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d002      	beq.n	80015dc <HAL_CAN_GetRxFifoFillLevel+0x22>
 80015d6:	7afb      	ldrb	r3, [r7, #11]
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d10f      	bne.n	80015fc <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d106      	bne.n	80015f0 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	f003 0303 	and.w	r3, r3, #3
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	e005      	b.n	80015fc <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	691b      	ldr	r3, [r3, #16]
 80015f6:	f003 0303 	and.w	r3, r3, #3
 80015fa:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80015fc:	68fb      	ldr	r3, [r7, #12]
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3714      	adds	r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr

08001608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f003 0307 	and.w	r3, r3, #7
 8001616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001618:	4b0c      	ldr	r3, [pc, #48]	@ (800164c <__NVIC_SetPriorityGrouping+0x44>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001624:	4013      	ands	r3, r2
 8001626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001630:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001634:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800163a:	4a04      	ldr	r2, [pc, #16]	@ (800164c <__NVIC_SetPriorityGrouping+0x44>)
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	60d3      	str	r3, [r2, #12]
}
 8001640:	bf00      	nop
 8001642:	3714      	adds	r7, #20
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001654:	4b04      	ldr	r3, [pc, #16]	@ (8001668 <__NVIC_GetPriorityGrouping+0x18>)
 8001656:	68db      	ldr	r3, [r3, #12]
 8001658:	0a1b      	lsrs	r3, r3, #8
 800165a:	f003 0307 	and.w	r3, r3, #7
}
 800165e:	4618      	mov	r0, r3
 8001660:	46bd      	mov	sp, r7
 8001662:	bc80      	pop	{r7}
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	e000ed00 	.word	0xe000ed00

0800166c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167a:	2b00      	cmp	r3, #0
 800167c:	db0b      	blt.n	8001696 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	f003 021f 	and.w	r2, r3, #31
 8001684:	4906      	ldr	r1, [pc, #24]	@ (80016a0 <__NVIC_EnableIRQ+0x34>)
 8001686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168a:	095b      	lsrs	r3, r3, #5
 800168c:	2001      	movs	r0, #1
 800168e:	fa00 f202 	lsl.w	r2, r0, r2
 8001692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001696:	bf00      	nop
 8001698:	370c      	adds	r7, #12
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr
 80016a0:	e000e100 	.word	0xe000e100

080016a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	6039      	str	r1, [r7, #0]
 80016ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	db0a      	blt.n	80016ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	490c      	ldr	r1, [pc, #48]	@ (80016f0 <__NVIC_SetPriority+0x4c>)
 80016be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c2:	0112      	lsls	r2, r2, #4
 80016c4:	b2d2      	uxtb	r2, r2
 80016c6:	440b      	add	r3, r1
 80016c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016cc:	e00a      	b.n	80016e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	4908      	ldr	r1, [pc, #32]	@ (80016f4 <__NVIC_SetPriority+0x50>)
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	3b04      	subs	r3, #4
 80016dc:	0112      	lsls	r2, r2, #4
 80016de:	b2d2      	uxtb	r2, r2
 80016e0:	440b      	add	r3, r1
 80016e2:	761a      	strb	r2, [r3, #24]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	e000e100 	.word	0xe000e100
 80016f4:	e000ed00 	.word	0xe000ed00

080016f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b089      	sub	sp, #36	@ 0x24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	f1c3 0307 	rsb	r3, r3, #7
 8001712:	2b04      	cmp	r3, #4
 8001714:	bf28      	it	cs
 8001716:	2304      	movcs	r3, #4
 8001718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	3304      	adds	r3, #4
 800171e:	2b06      	cmp	r3, #6
 8001720:	d902      	bls.n	8001728 <NVIC_EncodePriority+0x30>
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	3b03      	subs	r3, #3
 8001726:	e000      	b.n	800172a <NVIC_EncodePriority+0x32>
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800172c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	fa02 f303 	lsl.w	r3, r2, r3
 8001736:	43da      	mvns	r2, r3
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	401a      	ands	r2, r3
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001740:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	fa01 f303 	lsl.w	r3, r1, r3
 800174a:	43d9      	mvns	r1, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	4313      	orrs	r3, r2
         );
}
 8001752:	4618      	mov	r0, r3
 8001754:	3724      	adds	r7, #36	@ 0x24
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr

0800175c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f7ff ff4f 	bl	8001608 <__NVIC_SetPriorityGrouping>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001772:	b580      	push	{r7, lr}
 8001774:	b086      	sub	sp, #24
 8001776:	af00      	add	r7, sp, #0
 8001778:	4603      	mov	r3, r0
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
 800177e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001780:	2300      	movs	r3, #0
 8001782:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001784:	f7ff ff64 	bl	8001650 <__NVIC_GetPriorityGrouping>
 8001788:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	68b9      	ldr	r1, [r7, #8]
 800178e:	6978      	ldr	r0, [r7, #20]
 8001790:	f7ff ffb2 	bl	80016f8 <NVIC_EncodePriority>
 8001794:	4602      	mov	r2, r0
 8001796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff81 	bl	80016a4 <__NVIC_SetPriority>
}
 80017a2:	bf00      	nop
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	4603      	mov	r3, r0
 80017b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff ff57 	bl	800166c <__NVIC_EnableIRQ>
}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
	...

080017c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b08b      	sub	sp, #44	@ 0x2c
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017d6:	2300      	movs	r3, #0
 80017d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017da:	e161      	b.n	8001aa0 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017dc:	2201      	movs	r2, #1
 80017de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	69fa      	ldr	r2, [r7, #28]
 80017ec:	4013      	ands	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	f040 8150 	bne.w	8001a9a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	4a97      	ldr	r2, [pc, #604]	@ (8001a5c <HAL_GPIO_Init+0x294>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d05e      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001804:	4a95      	ldr	r2, [pc, #596]	@ (8001a5c <HAL_GPIO_Init+0x294>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d875      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 800180a:	4a95      	ldr	r2, [pc, #596]	@ (8001a60 <HAL_GPIO_Init+0x298>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d058      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001810:	4a93      	ldr	r2, [pc, #588]	@ (8001a60 <HAL_GPIO_Init+0x298>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d86f      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 8001816:	4a93      	ldr	r2, [pc, #588]	@ (8001a64 <HAL_GPIO_Init+0x29c>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d052      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 800181c:	4a91      	ldr	r2, [pc, #580]	@ (8001a64 <HAL_GPIO_Init+0x29c>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d869      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 8001822:	4a91      	ldr	r2, [pc, #580]	@ (8001a68 <HAL_GPIO_Init+0x2a0>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d04c      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001828:	4a8f      	ldr	r2, [pc, #572]	@ (8001a68 <HAL_GPIO_Init+0x2a0>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d863      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 800182e:	4a8f      	ldr	r2, [pc, #572]	@ (8001a6c <HAL_GPIO_Init+0x2a4>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d046      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
 8001834:	4a8d      	ldr	r2, [pc, #564]	@ (8001a6c <HAL_GPIO_Init+0x2a4>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d85d      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 800183a:	2b12      	cmp	r3, #18
 800183c:	d82a      	bhi.n	8001894 <HAL_GPIO_Init+0xcc>
 800183e:	2b12      	cmp	r3, #18
 8001840:	d859      	bhi.n	80018f6 <HAL_GPIO_Init+0x12e>
 8001842:	a201      	add	r2, pc, #4	@ (adr r2, 8001848 <HAL_GPIO_Init+0x80>)
 8001844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001848:	080018c3 	.word	0x080018c3
 800184c:	0800189d 	.word	0x0800189d
 8001850:	080018af 	.word	0x080018af
 8001854:	080018f1 	.word	0x080018f1
 8001858:	080018f7 	.word	0x080018f7
 800185c:	080018f7 	.word	0x080018f7
 8001860:	080018f7 	.word	0x080018f7
 8001864:	080018f7 	.word	0x080018f7
 8001868:	080018f7 	.word	0x080018f7
 800186c:	080018f7 	.word	0x080018f7
 8001870:	080018f7 	.word	0x080018f7
 8001874:	080018f7 	.word	0x080018f7
 8001878:	080018f7 	.word	0x080018f7
 800187c:	080018f7 	.word	0x080018f7
 8001880:	080018f7 	.word	0x080018f7
 8001884:	080018f7 	.word	0x080018f7
 8001888:	080018f7 	.word	0x080018f7
 800188c:	080018a5 	.word	0x080018a5
 8001890:	080018b9 	.word	0x080018b9
 8001894:	4a76      	ldr	r2, [pc, #472]	@ (8001a70 <HAL_GPIO_Init+0x2a8>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d013      	beq.n	80018c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800189a:	e02c      	b.n	80018f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	623b      	str	r3, [r7, #32]
          break;
 80018a2:	e029      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	3304      	adds	r3, #4
 80018aa:	623b      	str	r3, [r7, #32]
          break;
 80018ac:	e024      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	3308      	adds	r3, #8
 80018b4:	623b      	str	r3, [r7, #32]
          break;
 80018b6:	e01f      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	330c      	adds	r3, #12
 80018be:	623b      	str	r3, [r7, #32]
          break;
 80018c0:	e01a      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d102      	bne.n	80018d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80018ca:	2304      	movs	r3, #4
 80018cc:	623b      	str	r3, [r7, #32]
          break;
 80018ce:	e013      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d105      	bne.n	80018e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018d8:	2308      	movs	r3, #8
 80018da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	69fa      	ldr	r2, [r7, #28]
 80018e0:	611a      	str	r2, [r3, #16]
          break;
 80018e2:	e009      	b.n	80018f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018e4:	2308      	movs	r3, #8
 80018e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	69fa      	ldr	r2, [r7, #28]
 80018ec:	615a      	str	r2, [r3, #20]
          break;
 80018ee:	e003      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018f0:	2300      	movs	r3, #0
 80018f2:	623b      	str	r3, [r7, #32]
          break;
 80018f4:	e000      	b.n	80018f8 <HAL_GPIO_Init+0x130>
          break;
 80018f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	2bff      	cmp	r3, #255	@ 0xff
 80018fc:	d801      	bhi.n	8001902 <HAL_GPIO_Init+0x13a>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	e001      	b.n	8001906 <HAL_GPIO_Init+0x13e>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	3304      	adds	r3, #4
 8001906:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	2bff      	cmp	r3, #255	@ 0xff
 800190c:	d802      	bhi.n	8001914 <HAL_GPIO_Init+0x14c>
 800190e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	e002      	b.n	800191a <HAL_GPIO_Init+0x152>
 8001914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001916:	3b08      	subs	r3, #8
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	210f      	movs	r1, #15
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	fa01 f303 	lsl.w	r3, r1, r3
 8001928:	43db      	mvns	r3, r3
 800192a:	401a      	ands	r2, r3
 800192c:	6a39      	ldr	r1, [r7, #32]
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	fa01 f303 	lsl.w	r3, r1, r3
 8001934:	431a      	orrs	r2, r3
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 80a9 	beq.w	8001a9a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001948:	4b4a      	ldr	r3, [pc, #296]	@ (8001a74 <HAL_GPIO_Init+0x2ac>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	4a49      	ldr	r2, [pc, #292]	@ (8001a74 <HAL_GPIO_Init+0x2ac>)
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	6193      	str	r3, [r2, #24]
 8001954:	4b47      	ldr	r3, [pc, #284]	@ (8001a74 <HAL_GPIO_Init+0x2ac>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001960:	4a45      	ldr	r2, [pc, #276]	@ (8001a78 <HAL_GPIO_Init+0x2b0>)
 8001962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001964:	089b      	lsrs	r3, r3, #2
 8001966:	3302      	adds	r3, #2
 8001968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800196e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001970:	f003 0303 	and.w	r3, r3, #3
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	220f      	movs	r2, #15
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	4013      	ands	r3, r2
 8001982:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a3d      	ldr	r2, [pc, #244]	@ (8001a7c <HAL_GPIO_Init+0x2b4>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d00d      	beq.n	80019a8 <HAL_GPIO_Init+0x1e0>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a3c      	ldr	r2, [pc, #240]	@ (8001a80 <HAL_GPIO_Init+0x2b8>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d007      	beq.n	80019a4 <HAL_GPIO_Init+0x1dc>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4a3b      	ldr	r2, [pc, #236]	@ (8001a84 <HAL_GPIO_Init+0x2bc>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d101      	bne.n	80019a0 <HAL_GPIO_Init+0x1d8>
 800199c:	2302      	movs	r3, #2
 800199e:	e004      	b.n	80019aa <HAL_GPIO_Init+0x1e2>
 80019a0:	2303      	movs	r3, #3
 80019a2:	e002      	b.n	80019aa <HAL_GPIO_Init+0x1e2>
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <HAL_GPIO_Init+0x1e2>
 80019a8:	2300      	movs	r3, #0
 80019aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019ac:	f002 0203 	and.w	r2, r2, #3
 80019b0:	0092      	lsls	r2, r2, #2
 80019b2:	4093      	lsls	r3, r2
 80019b4:	68fa      	ldr	r2, [r7, #12]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80019ba:	492f      	ldr	r1, [pc, #188]	@ (8001a78 <HAL_GPIO_Init+0x2b0>)
 80019bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019be:	089b      	lsrs	r3, r3, #2
 80019c0:	3302      	adds	r3, #2
 80019c2:	68fa      	ldr	r2, [r7, #12]
 80019c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d006      	beq.n	80019e2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 80019d6:	689a      	ldr	r2, [r3, #8]
 80019d8:	492b      	ldr	r1, [pc, #172]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	4313      	orrs	r3, r2
 80019de:	608b      	str	r3, [r1, #8]
 80019e0:	e006      	b.n	80019f0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019e2:	4b29      	ldr	r3, [pc, #164]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 80019e4:	689a      	ldr	r2, [r3, #8]
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	43db      	mvns	r3, r3
 80019ea:	4927      	ldr	r1, [pc, #156]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 80019ec:	4013      	ands	r3, r2
 80019ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d006      	beq.n	8001a0a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019fc:	4b22      	ldr	r3, [pc, #136]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 80019fe:	68da      	ldr	r2, [r3, #12]
 8001a00:	4921      	ldr	r1, [pc, #132]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	60cb      	str	r3, [r1, #12]
 8001a08:	e006      	b.n	8001a18 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a0c:	68da      	ldr	r2, [r3, #12]
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	43db      	mvns	r3, r3
 8001a12:	491d      	ldr	r1, [pc, #116]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a14:	4013      	ands	r3, r2
 8001a16:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d006      	beq.n	8001a32 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a24:	4b18      	ldr	r3, [pc, #96]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	4917      	ldr	r1, [pc, #92]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	604b      	str	r3, [r1, #4]
 8001a30:	e006      	b.n	8001a40 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a32:	4b15      	ldr	r3, [pc, #84]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	4913      	ldr	r1, [pc, #76]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d01f      	beq.n	8001a8c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	490d      	ldr	r1, [pc, #52]	@ (8001a88 <HAL_GPIO_Init+0x2c0>)
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	600b      	str	r3, [r1, #0]
 8001a58:	e01f      	b.n	8001a9a <HAL_GPIO_Init+0x2d2>
 8001a5a:	bf00      	nop
 8001a5c:	10320000 	.word	0x10320000
 8001a60:	10310000 	.word	0x10310000
 8001a64:	10220000 	.word	0x10220000
 8001a68:	10210000 	.word	0x10210000
 8001a6c:	10120000 	.word	0x10120000
 8001a70:	10110000 	.word	0x10110000
 8001a74:	40021000 	.word	0x40021000
 8001a78:	40010000 	.word	0x40010000
 8001a7c:	40010800 	.word	0x40010800
 8001a80:	40010c00 	.word	0x40010c00
 8001a84:	40011000 	.word	0x40011000
 8001a88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <HAL_GPIO_Init+0x2f4>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	43db      	mvns	r3, r3
 8001a94:	4909      	ldr	r1, [pc, #36]	@ (8001abc <HAL_GPIO_Init+0x2f4>)
 8001a96:	4013      	ands	r3, r2
 8001a98:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f47f ae96 	bne.w	80017dc <HAL_GPIO_Init+0x14>
  }
}
 8001ab0:	bf00      	nop
 8001ab2:	bf00      	nop
 8001ab4:	372c      	adds	r7, #44	@ 0x2c
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr
 8001abc:	40010400 	.word	0x40010400

08001ac0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	460b      	mov	r3, r1
 8001aca:	807b      	strh	r3, [r7, #2]
 8001acc:	4613      	mov	r3, r2
 8001ace:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ad0:	787b      	ldrb	r3, [r7, #1]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d003      	beq.n	8001ade <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ad6:	887a      	ldrh	r2, [r7, #2]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001adc:	e003      	b.n	8001ae6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ade:	887b      	ldrh	r3, [r7, #2]
 8001ae0:	041a      	lsls	r2, r3, #16
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	611a      	str	r2, [r3, #16]
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e272      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f000 8087 	beq.w	8001c1e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b10:	4b92      	ldr	r3, [pc, #584]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f003 030c 	and.w	r3, r3, #12
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d00c      	beq.n	8001b36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b1c:	4b8f      	ldr	r3, [pc, #572]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 030c 	and.w	r3, r3, #12
 8001b24:	2b08      	cmp	r3, #8
 8001b26:	d112      	bne.n	8001b4e <HAL_RCC_OscConfig+0x5e>
 8001b28:	4b8c      	ldr	r3, [pc, #560]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b34:	d10b      	bne.n	8001b4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b36:	4b89      	ldr	r3, [pc, #548]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d06c      	beq.n	8001c1c <HAL_RCC_OscConfig+0x12c>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d168      	bne.n	8001c1c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e24c      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b56:	d106      	bne.n	8001b66 <HAL_RCC_OscConfig+0x76>
 8001b58:	4b80      	ldr	r3, [pc, #512]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a7f      	ldr	r2, [pc, #508]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b62:	6013      	str	r3, [r2, #0]
 8001b64:	e02e      	b.n	8001bc4 <HAL_RCC_OscConfig+0xd4>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10c      	bne.n	8001b88 <HAL_RCC_OscConfig+0x98>
 8001b6e:	4b7b      	ldr	r3, [pc, #492]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a7a      	ldr	r2, [pc, #488]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b78:	6013      	str	r3, [r2, #0]
 8001b7a:	4b78      	ldr	r3, [pc, #480]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a77      	ldr	r2, [pc, #476]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	e01d      	b.n	8001bc4 <HAL_RCC_OscConfig+0xd4>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0xbc>
 8001b92:	4b72      	ldr	r3, [pc, #456]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a71      	ldr	r2, [pc, #452]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	4b6f      	ldr	r3, [pc, #444]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a6e      	ldr	r2, [pc, #440]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	e00b      	b.n	8001bc4 <HAL_RCC_OscConfig+0xd4>
 8001bac:	4b6b      	ldr	r3, [pc, #428]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a6a      	ldr	r2, [pc, #424]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bb6:	6013      	str	r3, [r2, #0]
 8001bb8:	4b68      	ldr	r3, [pc, #416]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a67      	ldr	r2, [pc, #412]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bc2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d013      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bcc:	f7ff f9c2 	bl	8000f54 <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd4:	f7ff f9be 	bl	8000f54 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b64      	cmp	r3, #100	@ 0x64
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e200      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be6:	4b5d      	ldr	r3, [pc, #372]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d0f0      	beq.n	8001bd4 <HAL_RCC_OscConfig+0xe4>
 8001bf2:	e014      	b.n	8001c1e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf4:	f7ff f9ae 	bl	8000f54 <HAL_GetTick>
 8001bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bfa:	e008      	b.n	8001c0e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bfc:	f7ff f9aa 	bl	8000f54 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b64      	cmp	r3, #100	@ 0x64
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e1ec      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0e:	4b53      	ldr	r3, [pc, #332]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1f0      	bne.n	8001bfc <HAL_RCC_OscConfig+0x10c>
 8001c1a:	e000      	b.n	8001c1e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d063      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c2a:	4b4c      	ldr	r3, [pc, #304]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f003 030c 	and.w	r3, r3, #12
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00b      	beq.n	8001c4e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c36:	4b49      	ldr	r3, [pc, #292]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d11c      	bne.n	8001c7c <HAL_RCC_OscConfig+0x18c>
 8001c42:	4b46      	ldr	r3, [pc, #280]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d116      	bne.n	8001c7c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c4e:	4b43      	ldr	r3, [pc, #268]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d005      	beq.n	8001c66 <HAL_RCC_OscConfig+0x176>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	691b      	ldr	r3, [r3, #16]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d001      	beq.n	8001c66 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e1c0      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c66:	4b3d      	ldr	r3, [pc, #244]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	4939      	ldr	r1, [pc, #228]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c76:	4313      	orrs	r3, r2
 8001c78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c7a:	e03a      	b.n	8001cf2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	691b      	ldr	r3, [r3, #16]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d020      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c84:	4b36      	ldr	r3, [pc, #216]	@ (8001d60 <HAL_RCC_OscConfig+0x270>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8a:	f7ff f963 	bl	8000f54 <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c92:	f7ff f95f 	bl	8000f54 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e1a1      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca4:	4b2d      	ldr	r3, [pc, #180]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	4927      	ldr	r1, [pc, #156]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	600b      	str	r3, [r1, #0]
 8001cc4:	e015      	b.n	8001cf2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cc6:	4b26      	ldr	r3, [pc, #152]	@ (8001d60 <HAL_RCC_OscConfig+0x270>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ccc:	f7ff f942 	bl	8000f54 <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cd4:	f7ff f93e 	bl	8000f54 <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e180      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f0      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0308 	and.w	r3, r3, #8
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d03a      	beq.n	8001d74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d019      	beq.n	8001d3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d06:	4b17      	ldr	r3, [pc, #92]	@ (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d0c:	f7ff f922 	bl	8000f54 <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d14:	f7ff f91e 	bl	8000f54 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e160      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d26:	4b0d      	ldr	r3, [pc, #52]	@ (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d0f0      	beq.n	8001d14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d32:	2001      	movs	r0, #1
 8001d34:	f000 fafe 	bl	8002334 <RCC_Delay>
 8001d38:	e01c      	b.n	8001d74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d40:	f7ff f908 	bl	8000f54 <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d46:	e00f      	b.n	8001d68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d48:	f7ff f904 	bl	8000f54 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d908      	bls.n	8001d68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e146      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
 8001d5a:	bf00      	nop
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	42420000 	.word	0x42420000
 8001d64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d68:	4b92      	ldr	r3, [pc, #584]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6c:	f003 0302 	and.w	r3, r3, #2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1e9      	bne.n	8001d48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f000 80a6 	beq.w	8001ece <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d82:	2300      	movs	r3, #0
 8001d84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d86:	4b8b      	ldr	r3, [pc, #556]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d10d      	bne.n	8001dae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d92:	4b88      	ldr	r3, [pc, #544]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	4a87      	ldr	r2, [pc, #540]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001d98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d9c:	61d3      	str	r3, [r2, #28]
 8001d9e:	4b85      	ldr	r3, [pc, #532]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001daa:	2301      	movs	r3, #1
 8001dac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dae:	4b82      	ldr	r3, [pc, #520]	@ (8001fb8 <HAL_RCC_OscConfig+0x4c8>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d118      	bne.n	8001dec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dba:	4b7f      	ldr	r3, [pc, #508]	@ (8001fb8 <HAL_RCC_OscConfig+0x4c8>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a7e      	ldr	r2, [pc, #504]	@ (8001fb8 <HAL_RCC_OscConfig+0x4c8>)
 8001dc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc6:	f7ff f8c5 	bl	8000f54 <HAL_GetTick>
 8001dca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dce:	f7ff f8c1 	bl	8000f54 <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b64      	cmp	r3, #100	@ 0x64
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e103      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de0:	4b75      	ldr	r3, [pc, #468]	@ (8001fb8 <HAL_RCC_OscConfig+0x4c8>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0f0      	beq.n	8001dce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d106      	bne.n	8001e02 <HAL_RCC_OscConfig+0x312>
 8001df4:	4b6f      	ldr	r3, [pc, #444]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001df6:	6a1b      	ldr	r3, [r3, #32]
 8001df8:	4a6e      	ldr	r2, [pc, #440]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	6213      	str	r3, [r2, #32]
 8001e00:	e02d      	b.n	8001e5e <HAL_RCC_OscConfig+0x36e>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d10c      	bne.n	8001e24 <HAL_RCC_OscConfig+0x334>
 8001e0a:	4b6a      	ldr	r3, [pc, #424]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
 8001e0e:	4a69      	ldr	r2, [pc, #420]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e10:	f023 0301 	bic.w	r3, r3, #1
 8001e14:	6213      	str	r3, [r2, #32]
 8001e16:	4b67      	ldr	r3, [pc, #412]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e18:	6a1b      	ldr	r3, [r3, #32]
 8001e1a:	4a66      	ldr	r2, [pc, #408]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e1c:	f023 0304 	bic.w	r3, r3, #4
 8001e20:	6213      	str	r3, [r2, #32]
 8001e22:	e01c      	b.n	8001e5e <HAL_RCC_OscConfig+0x36e>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	2b05      	cmp	r3, #5
 8001e2a:	d10c      	bne.n	8001e46 <HAL_RCC_OscConfig+0x356>
 8001e2c:	4b61      	ldr	r3, [pc, #388]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	4a60      	ldr	r2, [pc, #384]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e32:	f043 0304 	orr.w	r3, r3, #4
 8001e36:	6213      	str	r3, [r2, #32]
 8001e38:	4b5e      	ldr	r3, [pc, #376]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	4a5d      	ldr	r2, [pc, #372]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e3e:	f043 0301 	orr.w	r3, r3, #1
 8001e42:	6213      	str	r3, [r2, #32]
 8001e44:	e00b      	b.n	8001e5e <HAL_RCC_OscConfig+0x36e>
 8001e46:	4b5b      	ldr	r3, [pc, #364]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e48:	6a1b      	ldr	r3, [r3, #32]
 8001e4a:	4a5a      	ldr	r2, [pc, #360]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e4c:	f023 0301 	bic.w	r3, r3, #1
 8001e50:	6213      	str	r3, [r2, #32]
 8001e52:	4b58      	ldr	r3, [pc, #352]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e54:	6a1b      	ldr	r3, [r3, #32]
 8001e56:	4a57      	ldr	r2, [pc, #348]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e58:	f023 0304 	bic.w	r3, r3, #4
 8001e5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d015      	beq.n	8001e92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e66:	f7ff f875 	bl	8000f54 <HAL_GetTick>
 8001e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e6c:	e00a      	b.n	8001e84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e6e:	f7ff f871 	bl	8000f54 <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d901      	bls.n	8001e84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e0b1      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e84:	4b4b      	ldr	r3, [pc, #300]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	f003 0302 	and.w	r3, r3, #2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d0ee      	beq.n	8001e6e <HAL_RCC_OscConfig+0x37e>
 8001e90:	e014      	b.n	8001ebc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e92:	f7ff f85f 	bl	8000f54 <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e98:	e00a      	b.n	8001eb0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e9a:	f7ff f85b 	bl	8000f54 <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e09b      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb0:	4b40      	ldr	r3, [pc, #256]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001eb2:	6a1b      	ldr	r3, [r3, #32]
 8001eb4:	f003 0302 	and.w	r3, r3, #2
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d1ee      	bne.n	8001e9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ebc:	7dfb      	ldrb	r3, [r7, #23]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d105      	bne.n	8001ece <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ec2:	4b3c      	ldr	r3, [pc, #240]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	4a3b      	ldr	r2, [pc, #236]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001ec8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ecc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 8087 	beq.w	8001fe6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ed8:	4b36      	ldr	r3, [pc, #216]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f003 030c 	and.w	r3, r3, #12
 8001ee0:	2b08      	cmp	r3, #8
 8001ee2:	d061      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d146      	bne.n	8001f7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eec:	4b33      	ldr	r3, [pc, #204]	@ (8001fbc <HAL_RCC_OscConfig+0x4cc>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef2:	f7ff f82f 	bl	8000f54 <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ef8:	e008      	b.n	8001f0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001efa:	f7ff f82b 	bl	8000f54 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e06d      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f0c:	4b29      	ldr	r3, [pc, #164]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d1f0      	bne.n	8001efa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a1b      	ldr	r3, [r3, #32]
 8001f1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f20:	d108      	bne.n	8001f34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f22:	4b24      	ldr	r3, [pc, #144]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	4921      	ldr	r1, [pc, #132]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f34:	4b1f      	ldr	r3, [pc, #124]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a19      	ldr	r1, [r3, #32]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f44:	430b      	orrs	r3, r1
 8001f46:	491b      	ldr	r1, [pc, #108]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fbc <HAL_RCC_OscConfig+0x4cc>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f52:	f7fe ffff 	bl	8000f54 <HAL_GetTick>
 8001f56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f5a:	f7fe fffb 	bl	8000f54 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e03d      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f6c:	4b11      	ldr	r3, [pc, #68]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d0f0      	beq.n	8001f5a <HAL_RCC_OscConfig+0x46a>
 8001f78:	e035      	b.n	8001fe6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f7a:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <HAL_RCC_OscConfig+0x4cc>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f80:	f7fe ffe8 	bl	8000f54 <HAL_GetTick>
 8001f84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f86:	e008      	b.n	8001f9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f88:	f7fe ffe4 	bl	8000f54 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d901      	bls.n	8001f9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e026      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f9a:	4b06      	ldr	r3, [pc, #24]	@ (8001fb4 <HAL_RCC_OscConfig+0x4c4>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1f0      	bne.n	8001f88 <HAL_RCC_OscConfig+0x498>
 8001fa6:	e01e      	b.n	8001fe6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d107      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e019      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	40007000 	.word	0x40007000
 8001fbc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff0 <HAL_RCC_OscConfig+0x500>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a1b      	ldr	r3, [r3, #32]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d106      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d001      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e000      	b.n	8001fe8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001fe6:	2300      	movs	r3, #0
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3718      	adds	r7, #24
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40021000 	.word	0x40021000

08001ff4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d101      	bne.n	8002008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e0d0      	b.n	80021aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002008:	4b6a      	ldr	r3, [pc, #424]	@ (80021b4 <HAL_RCC_ClockConfig+0x1c0>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0307 	and.w	r3, r3, #7
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	429a      	cmp	r2, r3
 8002014:	d910      	bls.n	8002038 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002016:	4b67      	ldr	r3, [pc, #412]	@ (80021b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f023 0207 	bic.w	r2, r3, #7
 800201e:	4965      	ldr	r1, [pc, #404]	@ (80021b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	4313      	orrs	r3, r2
 8002024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002026:	4b63      	ldr	r3, [pc, #396]	@ (80021b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0307 	and.w	r3, r3, #7
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	429a      	cmp	r2, r3
 8002032:	d001      	beq.n	8002038 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e0b8      	b.n	80021aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0302 	and.w	r3, r3, #2
 8002040:	2b00      	cmp	r3, #0
 8002042:	d020      	beq.n	8002086 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0304 	and.w	r3, r3, #4
 800204c:	2b00      	cmp	r3, #0
 800204e:	d005      	beq.n	800205c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002050:	4b59      	ldr	r3, [pc, #356]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	4a58      	ldr	r2, [pc, #352]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002056:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800205a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0308 	and.w	r3, r3, #8
 8002064:	2b00      	cmp	r3, #0
 8002066:	d005      	beq.n	8002074 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002068:	4b53      	ldr	r3, [pc, #332]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	4a52      	ldr	r2, [pc, #328]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 800206e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002072:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002074:	4b50      	ldr	r3, [pc, #320]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	494d      	ldr	r1, [pc, #308]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002082:	4313      	orrs	r3, r2
 8002084:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0301 	and.w	r3, r3, #1
 800208e:	2b00      	cmp	r3, #0
 8002090:	d040      	beq.n	8002114 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	2b01      	cmp	r3, #1
 8002098:	d107      	bne.n	80020aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209a:	4b47      	ldr	r3, [pc, #284]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d115      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e07f      	b.n	80021aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d107      	bne.n	80020c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020b2:	4b41      	ldr	r3, [pc, #260]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d109      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e073      	b.n	80021aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c2:	4b3d      	ldr	r3, [pc, #244]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0302 	and.w	r3, r3, #2
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e06b      	b.n	80021aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020d2:	4b39      	ldr	r3, [pc, #228]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f023 0203 	bic.w	r2, r3, #3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	4936      	ldr	r1, [pc, #216]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020e4:	f7fe ff36 	bl	8000f54 <HAL_GetTick>
 80020e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ea:	e00a      	b.n	8002102 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020ec:	f7fe ff32 	bl	8000f54 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e053      	b.n	80021aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002102:	4b2d      	ldr	r3, [pc, #180]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f003 020c 	and.w	r2, r3, #12
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	429a      	cmp	r2, r3
 8002112:	d1eb      	bne.n	80020ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002114:	4b27      	ldr	r3, [pc, #156]	@ (80021b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	429a      	cmp	r2, r3
 8002120:	d210      	bcs.n	8002144 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002122:	4b24      	ldr	r3, [pc, #144]	@ (80021b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f023 0207 	bic.w	r2, r3, #7
 800212a:	4922      	ldr	r1, [pc, #136]	@ (80021b4 <HAL_RCC_ClockConfig+0x1c0>)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	4313      	orrs	r3, r2
 8002130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002132:	4b20      	ldr	r3, [pc, #128]	@ (80021b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	683a      	ldr	r2, [r7, #0]
 800213c:	429a      	cmp	r2, r3
 800213e:	d001      	beq.n	8002144 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e032      	b.n	80021aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0304 	and.w	r3, r3, #4
 800214c:	2b00      	cmp	r3, #0
 800214e:	d008      	beq.n	8002162 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002150:	4b19      	ldr	r3, [pc, #100]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	4916      	ldr	r1, [pc, #88]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 800215e:	4313      	orrs	r3, r2
 8002160:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0308 	and.w	r3, r3, #8
 800216a:	2b00      	cmp	r3, #0
 800216c:	d009      	beq.n	8002182 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800216e:	4b12      	ldr	r3, [pc, #72]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	00db      	lsls	r3, r3, #3
 800217c:	490e      	ldr	r1, [pc, #56]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 800217e:	4313      	orrs	r3, r2
 8002180:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002182:	f000 f821 	bl	80021c8 <HAL_RCC_GetSysClockFreq>
 8002186:	4602      	mov	r2, r0
 8002188:	4b0b      	ldr	r3, [pc, #44]	@ (80021b8 <HAL_RCC_ClockConfig+0x1c4>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	091b      	lsrs	r3, r3, #4
 800218e:	f003 030f 	and.w	r3, r3, #15
 8002192:	490a      	ldr	r1, [pc, #40]	@ (80021bc <HAL_RCC_ClockConfig+0x1c8>)
 8002194:	5ccb      	ldrb	r3, [r1, r3]
 8002196:	fa22 f303 	lsr.w	r3, r2, r3
 800219a:	4a09      	ldr	r2, [pc, #36]	@ (80021c0 <HAL_RCC_ClockConfig+0x1cc>)
 800219c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800219e:	4b09      	ldr	r3, [pc, #36]	@ (80021c4 <HAL_RCC_ClockConfig+0x1d0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7fe fd76 	bl	8000c94 <HAL_InitTick>

  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40022000 	.word	0x40022000
 80021b8:	40021000 	.word	0x40021000
 80021bc:	080058fc 	.word	0x080058fc
 80021c0:	20000000 	.word	0x20000000
 80021c4:	20000004 	.word	0x20000004

080021c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b087      	sub	sp, #28
 80021cc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	2300      	movs	r3, #0
 80021d4:	60bb      	str	r3, [r7, #8]
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]
 80021da:	2300      	movs	r3, #0
 80021dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021de:	2300      	movs	r3, #0
 80021e0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021e2:	4b1e      	ldr	r3, [pc, #120]	@ (800225c <HAL_RCC_GetSysClockFreq+0x94>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f003 030c 	and.w	r3, r3, #12
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	d002      	beq.n	80021f8 <HAL_RCC_GetSysClockFreq+0x30>
 80021f2:	2b08      	cmp	r3, #8
 80021f4:	d003      	beq.n	80021fe <HAL_RCC_GetSysClockFreq+0x36>
 80021f6:	e027      	b.n	8002248 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021f8:	4b19      	ldr	r3, [pc, #100]	@ (8002260 <HAL_RCC_GetSysClockFreq+0x98>)
 80021fa:	613b      	str	r3, [r7, #16]
      break;
 80021fc:	e027      	b.n	800224e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	0c9b      	lsrs	r3, r3, #18
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	4a17      	ldr	r2, [pc, #92]	@ (8002264 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002208:	5cd3      	ldrb	r3, [r2, r3]
 800220a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d010      	beq.n	8002238 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002216:	4b11      	ldr	r3, [pc, #68]	@ (800225c <HAL_RCC_GetSysClockFreq+0x94>)
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	0c5b      	lsrs	r3, r3, #17
 800221c:	f003 0301 	and.w	r3, r3, #1
 8002220:	4a11      	ldr	r2, [pc, #68]	@ (8002268 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002222:	5cd3      	ldrb	r3, [r2, r3]
 8002224:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a0d      	ldr	r2, [pc, #52]	@ (8002260 <HAL_RCC_GetSysClockFreq+0x98>)
 800222a:	fb03 f202 	mul.w	r2, r3, r2
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	fbb2 f3f3 	udiv	r3, r2, r3
 8002234:	617b      	str	r3, [r7, #20]
 8002236:	e004      	b.n	8002242 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a0c      	ldr	r2, [pc, #48]	@ (800226c <HAL_RCC_GetSysClockFreq+0xa4>)
 800223c:	fb02 f303 	mul.w	r3, r2, r3
 8002240:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	613b      	str	r3, [r7, #16]
      break;
 8002246:	e002      	b.n	800224e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002248:	4b05      	ldr	r3, [pc, #20]	@ (8002260 <HAL_RCC_GetSysClockFreq+0x98>)
 800224a:	613b      	str	r3, [r7, #16]
      break;
 800224c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800224e:	693b      	ldr	r3, [r7, #16]
}
 8002250:	4618      	mov	r0, r3
 8002252:	371c      	adds	r7, #28
 8002254:	46bd      	mov	sp, r7
 8002256:	bc80      	pop	{r7}
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	40021000 	.word	0x40021000
 8002260:	007a1200 	.word	0x007a1200
 8002264:	08005914 	.word	0x08005914
 8002268:	08005924 	.word	0x08005924
 800226c:	003d0900 	.word	0x003d0900

08002270 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002274:	4b02      	ldr	r3, [pc, #8]	@ (8002280 <HAL_RCC_GetHCLKFreq+0x10>)
 8002276:	681b      	ldr	r3, [r3, #0]
}
 8002278:	4618      	mov	r0, r3
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr
 8002280:	20000000 	.word	0x20000000

08002284 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002288:	f7ff fff2 	bl	8002270 <HAL_RCC_GetHCLKFreq>
 800228c:	4602      	mov	r2, r0
 800228e:	4b05      	ldr	r3, [pc, #20]	@ (80022a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	0a1b      	lsrs	r3, r3, #8
 8002294:	f003 0307 	and.w	r3, r3, #7
 8002298:	4903      	ldr	r1, [pc, #12]	@ (80022a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800229a:	5ccb      	ldrb	r3, [r1, r3]
 800229c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40021000 	.word	0x40021000
 80022a8:	0800590c 	.word	0x0800590c

080022ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022b0:	f7ff ffde 	bl	8002270 <HAL_RCC_GetHCLKFreq>
 80022b4:	4602      	mov	r2, r0
 80022b6:	4b05      	ldr	r3, [pc, #20]	@ (80022cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	0adb      	lsrs	r3, r3, #11
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	4903      	ldr	r1, [pc, #12]	@ (80022d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022c2:	5ccb      	ldrb	r3, [r1, r3]
 80022c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	40021000 	.word	0x40021000
 80022d0:	0800590c 	.word	0x0800590c

080022d4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	220f      	movs	r2, #15
 80022e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80022e4:	4b11      	ldr	r3, [pc, #68]	@ (800232c <HAL_RCC_GetClockConfig+0x58>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f003 0203 	and.w	r2, r3, #3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80022f0:	4b0e      	ldr	r3, [pc, #56]	@ (800232c <HAL_RCC_GetClockConfig+0x58>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80022fc:	4b0b      	ldr	r3, [pc, #44]	@ (800232c <HAL_RCC_GetClockConfig+0x58>)
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002308:	4b08      	ldr	r3, [pc, #32]	@ (800232c <HAL_RCC_GetClockConfig+0x58>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	08db      	lsrs	r3, r3, #3
 800230e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002316:	4b06      	ldr	r3, [pc, #24]	@ (8002330 <HAL_RCC_GetClockConfig+0x5c>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0207 	and.w	r2, r3, #7
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002322:	bf00      	nop
 8002324:	370c      	adds	r7, #12
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr
 800232c:	40021000 	.word	0x40021000
 8002330:	40022000 	.word	0x40022000

08002334 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800233c:	4b0a      	ldr	r3, [pc, #40]	@ (8002368 <RCC_Delay+0x34>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a0a      	ldr	r2, [pc, #40]	@ (800236c <RCC_Delay+0x38>)
 8002342:	fba2 2303 	umull	r2, r3, r2, r3
 8002346:	0a5b      	lsrs	r3, r3, #9
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	fb02 f303 	mul.w	r3, r2, r3
 800234e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002350:	bf00      	nop
  }
  while (Delay --);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	1e5a      	subs	r2, r3, #1
 8002356:	60fa      	str	r2, [r7, #12]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1f9      	bne.n	8002350 <RCC_Delay+0x1c>
}
 800235c:	bf00      	nop
 800235e:	bf00      	nop
 8002360:	3714      	adds	r7, #20
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr
 8002368:	20000000 	.word	0x20000000
 800236c:	10624dd3 	.word	0x10624dd3

08002370 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e041      	b.n	8002406 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d106      	bne.n	800239c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 f839 	bl	800240e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2202      	movs	r2, #2
 80023a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	3304      	adds	r3, #4
 80023ac:	4619      	mov	r1, r3
 80023ae:	4610      	mov	r0, r2
 80023b0:	f000 f996 	bl	80026e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800240e:	b480      	push	{r7}
 8002410:	b083      	sub	sp, #12
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002416:	bf00      	nop
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	bc80      	pop	{r7}
 800241e:	4770      	bx	lr

08002420 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b01      	cmp	r3, #1
 8002432:	d001      	beq.n	8002438 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e035      	b.n	80024a4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2202      	movs	r2, #2
 800243c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	68da      	ldr	r2, [r3, #12]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f042 0201 	orr.w	r2, r2, #1
 800244e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a16      	ldr	r2, [pc, #88]	@ (80024b0 <HAL_TIM_Base_Start_IT+0x90>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d009      	beq.n	800246e <HAL_TIM_Base_Start_IT+0x4e>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002462:	d004      	beq.n	800246e <HAL_TIM_Base_Start_IT+0x4e>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a12      	ldr	r2, [pc, #72]	@ (80024b4 <HAL_TIM_Base_Start_IT+0x94>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d111      	bne.n	8002492 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f003 0307 	and.w	r3, r3, #7
 8002478:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2b06      	cmp	r3, #6
 800247e:	d010      	beq.n	80024a2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f042 0201 	orr.w	r2, r2, #1
 800248e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002490:	e007      	b.n	80024a2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f042 0201 	orr.w	r2, r2, #1
 80024a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3714      	adds	r7, #20
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bc80      	pop	{r7}
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	40012c00 	.word	0x40012c00
 80024b4:	40000400 	.word	0x40000400

080024b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d020      	beq.n	800251c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f003 0302 	and.w	r3, r3, #2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d01b      	beq.n	800251c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f06f 0202 	mvn.w	r2, #2
 80024ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2201      	movs	r2, #1
 80024f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	f003 0303 	and.w	r3, r3, #3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 f8d1 	bl	80026aa <HAL_TIM_IC_CaptureCallback>
 8002508:	e005      	b.n	8002516 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 f8c4 	bl	8002698 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f000 f8d3 	bl	80026bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	f003 0304 	and.w	r3, r3, #4
 8002522:	2b00      	cmp	r3, #0
 8002524:	d020      	beq.n	8002568 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f003 0304 	and.w	r3, r3, #4
 800252c:	2b00      	cmp	r3, #0
 800252e:	d01b      	beq.n	8002568 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f06f 0204 	mvn.w	r2, #4
 8002538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2202      	movs	r2, #2
 800253e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800254a:	2b00      	cmp	r3, #0
 800254c:	d003      	beq.n	8002556 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f000 f8ab 	bl	80026aa <HAL_TIM_IC_CaptureCallback>
 8002554:	e005      	b.n	8002562 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 f89e 	bl	8002698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f000 f8ad 	bl	80026bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	f003 0308 	and.w	r3, r3, #8
 800256e:	2b00      	cmp	r3, #0
 8002570:	d020      	beq.n	80025b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f003 0308 	and.w	r3, r3, #8
 8002578:	2b00      	cmp	r3, #0
 800257a:	d01b      	beq.n	80025b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f06f 0208 	mvn.w	r2, #8
 8002584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2204      	movs	r2, #4
 800258a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	f003 0303 	and.w	r3, r3, #3
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f000 f885 	bl	80026aa <HAL_TIM_IC_CaptureCallback>
 80025a0:	e005      	b.n	80025ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 f878 	bl	8002698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f000 f887 	bl	80026bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	f003 0310 	and.w	r3, r3, #16
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d020      	beq.n	8002600 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f003 0310 	and.w	r3, r3, #16
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d01b      	beq.n	8002600 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f06f 0210 	mvn.w	r2, #16
 80025d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2208      	movs	r2, #8
 80025d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d003      	beq.n	80025ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 f85f 	bl	80026aa <HAL_TIM_IC_CaptureCallback>
 80025ec:	e005      	b.n	80025fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 f852 	bl	8002698 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f000 f861 	bl	80026bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00c      	beq.n	8002624 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	2b00      	cmp	r3, #0
 8002612:	d007      	beq.n	8002624 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f06f 0201 	mvn.w	r2, #1
 800261c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f7fe faa0 	bl	8000b64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00c      	beq.n	8002648 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002634:	2b00      	cmp	r3, #0
 8002636:	d007      	beq.n	8002648 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f000 f8b9 	bl	80027ba <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800264e:	2b00      	cmp	r3, #0
 8002650:	d00c      	beq.n	800266c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002658:	2b00      	cmp	r3, #0
 800265a:	d007      	beq.n	800266c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f831 	bl	80026ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	f003 0320 	and.w	r3, r3, #32
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00c      	beq.n	8002690 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	f003 0320 	and.w	r3, r3, #32
 800267c:	2b00      	cmp	r3, #0
 800267e:	d007      	beq.n	8002690 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f06f 0220 	mvn.w	r2, #32
 8002688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f000 f88c 	bl	80027a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002690:	bf00      	nop
 8002692:	3710      	adds	r7, #16
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bc80      	pop	{r7}
 80026a8:	4770      	bx	lr

080026aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026aa:	b480      	push	{r7}
 80026ac:	b083      	sub	sp, #12
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr

080026ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026ce:	b480      	push	{r7}
 80026d0:	b083      	sub	sp, #12
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr

080026e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	4a2b      	ldr	r2, [pc, #172]	@ (80027a0 <TIM_Base_SetConfig+0xc0>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d007      	beq.n	8002708 <TIM_Base_SetConfig+0x28>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026fe:	d003      	beq.n	8002708 <TIM_Base_SetConfig+0x28>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a28      	ldr	r2, [pc, #160]	@ (80027a4 <TIM_Base_SetConfig+0xc4>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d108      	bne.n	800271a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800270e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	68fa      	ldr	r2, [r7, #12]
 8002716:	4313      	orrs	r3, r2
 8002718:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a20      	ldr	r2, [pc, #128]	@ (80027a0 <TIM_Base_SetConfig+0xc0>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d007      	beq.n	8002732 <TIM_Base_SetConfig+0x52>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002728:	d003      	beq.n	8002732 <TIM_Base_SetConfig+0x52>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a1d      	ldr	r2, [pc, #116]	@ (80027a4 <TIM_Base_SetConfig+0xc4>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d108      	bne.n	8002744 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002738:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	4313      	orrs	r3, r2
 8002742:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	4313      	orrs	r3, r2
 8002750:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	68fa      	ldr	r2, [r7, #12]
 8002756:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	689a      	ldr	r2, [r3, #8]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	4a0d      	ldr	r2, [pc, #52]	@ (80027a0 <TIM_Base_SetConfig+0xc0>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d103      	bne.n	8002778 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	691a      	ldr	r2, [r3, #16]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	691b      	ldr	r3, [r3, #16]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	d005      	beq.n	8002796 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	f023 0201 	bic.w	r2, r3, #1
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	611a      	str	r2, [r3, #16]
  }
}
 8002796:	bf00      	nop
 8002798:	3714      	adds	r7, #20
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr
 80027a0:	40012c00 	.word	0x40012c00
 80027a4:	40000400 	.word	0x40000400

080027a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027b0:	bf00      	nop
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr

080027ba <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027c2:	bf00      	nop
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bc80      	pop	{r7}
 80027ca:	4770      	bx	lr

080027cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d101      	bne.n	80027de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e042      	b.n	8002864 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d106      	bne.n	80027f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f7fe fb14 	bl	8000e20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2224      	movs	r2, #36	@ 0x24
 80027fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68da      	ldr	r2, [r3, #12]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800280e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 f82b 	bl	800286c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	691a      	ldr	r2, [r3, #16]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002824:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	695a      	ldr	r2, [r3, #20]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002834:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	68da      	ldr	r2, [r3, #12]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002844:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2220      	movs	r2, #32
 8002850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2220      	movs	r2, #32
 8002858:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3708      	adds	r7, #8
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68da      	ldr	r2, [r3, #12]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689a      	ldr	r2, [r3, #8]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	431a      	orrs	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	4313      	orrs	r3, r2
 800289a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80028a6:	f023 030c 	bic.w	r3, r3, #12
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	6812      	ldr	r2, [r2, #0]
 80028ae:	68b9      	ldr	r1, [r7, #8]
 80028b0:	430b      	orrs	r3, r1
 80028b2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	699a      	ldr	r2, [r3, #24]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	430a      	orrs	r2, r1
 80028c8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a2c      	ldr	r2, [pc, #176]	@ (8002980 <UART_SetConfig+0x114>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d103      	bne.n	80028dc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80028d4:	f7ff fcea 	bl	80022ac <HAL_RCC_GetPCLK2Freq>
 80028d8:	60f8      	str	r0, [r7, #12]
 80028da:	e002      	b.n	80028e2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80028dc:	f7ff fcd2 	bl	8002284 <HAL_RCC_GetPCLK1Freq>
 80028e0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	4613      	mov	r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	4413      	add	r3, r2
 80028ea:	009a      	lsls	r2, r3, #2
 80028ec:	441a      	add	r2, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f8:	4a22      	ldr	r2, [pc, #136]	@ (8002984 <UART_SetConfig+0x118>)
 80028fa:	fba2 2303 	umull	r2, r3, r2, r3
 80028fe:	095b      	lsrs	r3, r3, #5
 8002900:	0119      	lsls	r1, r3, #4
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	4613      	mov	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4413      	add	r3, r2
 800290a:	009a      	lsls	r2, r3, #2
 800290c:	441a      	add	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	fbb2 f2f3 	udiv	r2, r2, r3
 8002918:	4b1a      	ldr	r3, [pc, #104]	@ (8002984 <UART_SetConfig+0x118>)
 800291a:	fba3 0302 	umull	r0, r3, r3, r2
 800291e:	095b      	lsrs	r3, r3, #5
 8002920:	2064      	movs	r0, #100	@ 0x64
 8002922:	fb00 f303 	mul.w	r3, r0, r3
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	011b      	lsls	r3, r3, #4
 800292a:	3332      	adds	r3, #50	@ 0x32
 800292c:	4a15      	ldr	r2, [pc, #84]	@ (8002984 <UART_SetConfig+0x118>)
 800292e:	fba2 2303 	umull	r2, r3, r2, r3
 8002932:	095b      	lsrs	r3, r3, #5
 8002934:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002938:	4419      	add	r1, r3
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	4613      	mov	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	4413      	add	r3, r2
 8002942:	009a      	lsls	r2, r3, #2
 8002944:	441a      	add	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002950:	4b0c      	ldr	r3, [pc, #48]	@ (8002984 <UART_SetConfig+0x118>)
 8002952:	fba3 0302 	umull	r0, r3, r3, r2
 8002956:	095b      	lsrs	r3, r3, #5
 8002958:	2064      	movs	r0, #100	@ 0x64
 800295a:	fb00 f303 	mul.w	r3, r0, r3
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	011b      	lsls	r3, r3, #4
 8002962:	3332      	adds	r3, #50	@ 0x32
 8002964:	4a07      	ldr	r2, [pc, #28]	@ (8002984 <UART_SetConfig+0x118>)
 8002966:	fba2 2303 	umull	r2, r3, r2, r3
 800296a:	095b      	lsrs	r3, r3, #5
 800296c:	f003 020f 	and.w	r2, r3, #15
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	440a      	add	r2, r1
 8002976:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002978:	bf00      	nop
 800297a:	3710      	adds	r7, #16
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	40013800 	.word	0x40013800
 8002984:	51eb851f 	.word	0x51eb851f

08002988 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002992:	2300      	movs	r3, #0
 8002994:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002996:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800299a:	2b84      	cmp	r3, #132	@ 0x84
 800299c:	d005      	beq.n	80029aa <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800299e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	4413      	add	r3, r2
 80029a6:	3303      	adds	r3, #3
 80029a8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80029aa:	68fb      	ldr	r3, [r7, #12]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3714      	adds	r7, #20
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bc80      	pop	{r7}
 80029b4:	4770      	bx	lr

080029b6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80029b6:	b480      	push	{r7}
 80029b8:	b083      	sub	sp, #12
 80029ba:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80029bc:	f3ef 8305 	mrs	r3, IPSR
 80029c0:	607b      	str	r3, [r7, #4]
  return(result);
 80029c2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	bf14      	ite	ne
 80029c8:	2301      	movne	r3, #1
 80029ca:	2300      	moveq	r3, #0
 80029cc:	b2db      	uxtb	r3, r3
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80029dc:	f001 fca6 	bl	800432c <vTaskStartScheduler>
  
  return osOK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80029e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029e8:	b089      	sub	sp, #36	@ 0x24
 80029ea:	af04      	add	r7, sp, #16
 80029ec:	6078      	str	r0, [r7, #4]
 80029ee:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	695b      	ldr	r3, [r3, #20]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d020      	beq.n	8002a3a <osThreadCreate+0x54>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d01c      	beq.n	8002a3a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685c      	ldr	r4, [r3, #4]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	691e      	ldr	r6, [r3, #16]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff ffb8 	bl	8002988 <makeFreeRtosPriority>
 8002a18:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a22:	9202      	str	r2, [sp, #8]
 8002a24:	9301      	str	r3, [sp, #4]
 8002a26:	9100      	str	r1, [sp, #0]
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	4632      	mov	r2, r6
 8002a2c:	4629      	mov	r1, r5
 8002a2e:	4620      	mov	r0, r4
 8002a30:	f001 fa96 	bl	8003f60 <xTaskCreateStatic>
 8002a34:	4603      	mov	r3, r0
 8002a36:	60fb      	str	r3, [r7, #12]
 8002a38:	e01c      	b.n	8002a74 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685c      	ldr	r4, [r3, #4]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a46:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff ff9a 	bl	8002988 <makeFreeRtosPriority>
 8002a54:	4602      	mov	r2, r0
 8002a56:	f107 030c 	add.w	r3, r7, #12
 8002a5a:	9301      	str	r3, [sp, #4]
 8002a5c:	9200      	str	r2, [sp, #0]
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	4632      	mov	r2, r6
 8002a62:	4629      	mov	r1, r5
 8002a64:	4620      	mov	r0, r4
 8002a66:	f001 fadb 	bl	8004020 <xTaskCreate>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d001      	beq.n	8002a74 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002a70:	2300      	movs	r3, #0
 8002a72:	e000      	b.n	8002a76 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002a74:	68fb      	ldr	r3, [r7, #12]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3714      	adds	r7, #20
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a7e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b084      	sub	sp, #16
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <osDelay+0x16>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	e000      	b.n	8002a96 <osDelay+0x18>
 8002a94:	2301      	movs	r3, #1
 8002a96:	4618      	mov	r0, r3
 8002a98:	f001 fc12 	bl	80042c0 <vTaskDelay>
  
  return osOK;
 8002a9c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
	...

08002aa8 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af02      	add	r7, sp, #8
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	607a      	str	r2, [r7, #4]
 8002ab4:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d013      	beq.n	8002ae6 <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 8002abe:	7afb      	ldrb	r3, [r7, #11]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <osTimerCreate+0x20>
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	e000      	b.n	8002aca <osTimerCreate+0x22>
 8002ac8:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 8002ad2:	9201      	str	r2, [sp, #4]
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	460a      	mov	r2, r1
 8002ada:	2101      	movs	r1, #1
 8002adc:	480b      	ldr	r0, [pc, #44]	@ (8002b0c <osTimerCreate+0x64>)
 8002ade:	f002 f9fa 	bl	8004ed6 <xTimerCreateStatic>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	e00e      	b.n	8002b04 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 8002ae6:	7afb      	ldrb	r3, [r7, #11]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d101      	bne.n	8002af0 <osTimerCreate+0x48>
 8002aec:	2201      	movs	r2, #1
 8002aee:	e000      	b.n	8002af2 <osTimerCreate+0x4a>
 8002af0:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 8002af6:	9300      	str	r3, [sp, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2101      	movs	r1, #1
 8002afc:	4803      	ldr	r0, [pc, #12]	@ (8002b0c <osTimerCreate+0x64>)
 8002afe:	f002 f9c9 	bl	8004e94 <xTimerCreate>
 8002b02:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3710      	adds	r7, #16
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	08005870 	.word	0x08005870

08002b10 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b088      	sub	sp, #32
 8002b14:	af02      	add	r7, sp, #8
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <osTimerStart+0x20>
    ticks = 1;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 8002b30:	f7ff ff41 	bl	80029b6 <inHandlerMode>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d01a      	beq.n	8002b70 <osTimerStart+0x60>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8002b3a:	f107 030c 	add.w	r3, r7, #12
 8002b3e:	2200      	movs	r2, #0
 8002b40:	9200      	str	r2, [sp, #0]
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	2109      	movs	r1, #9
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f002 fa42 	bl	8004fd0 <xTimerGenericCommand>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d002      	beq.n	8002b58 <osTimerStart+0x48>
    {
      result = osErrorOS;
 8002b52:	23ff      	movs	r3, #255	@ 0xff
 8002b54:	617b      	str	r3, [r7, #20]
 8002b56:	e018      	b.n	8002b8a <osTimerStart+0x7a>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d015      	beq.n	8002b8a <osTimerStart+0x7a>
 8002b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b94 <osTimerStart+0x84>)
 8002b60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b64:	601a      	str	r2, [r3, #0]
 8002b66:	f3bf 8f4f 	dsb	sy
 8002b6a:	f3bf 8f6f 	isb	sy
 8002b6e:	e00c      	b.n	8002b8a <osTimerStart+0x7a>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 8002b70:	2300      	movs	r3, #0
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	2300      	movs	r3, #0
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	2104      	movs	r1, #4
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f002 fa28 	bl	8004fd0 <xTimerGenericCommand>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d001      	beq.n	8002b8a <osTimerStart+0x7a>
      result = osErrorOS;
 8002b86:	23ff      	movs	r3, #255	@ 0xff
 8002b88:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 8002b8a:	697b      	ldr	r3, [r7, #20]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	e000ed04 	.word	0xe000ed04

08002b98 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8002b98:	b590      	push	{r4, r7, lr}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d011      	beq.n	8002bce <osMessageCreate+0x36>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d00d      	beq.n	8002bce <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6818      	ldr	r0, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6859      	ldr	r1, [r3, #4]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	689a      	ldr	r2, [r3, #8]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	2400      	movs	r4, #0
 8002bc4:	9400      	str	r4, [sp, #0]
 8002bc6:	f000 fd05 	bl	80035d4 <xQueueGenericCreateStatic>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	e008      	b.n	8002be0 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6818      	ldr	r0, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	4619      	mov	r1, r3
 8002bda:	f000 fd78 	bl	80036ce <xQueueGenericCreate>
 8002bde:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd90      	pop	{r4, r7, pc}

08002be8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b08a      	sub	sp, #40	@ 0x28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002bf4:	f001 fc0a 	bl	800440c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002bf8:	4b5c      	ldr	r3, [pc, #368]	@ (8002d6c <pvPortMalloc+0x184>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002c00:	f000 f924 	bl	8002e4c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002c04:	4b5a      	ldr	r3, [pc, #360]	@ (8002d70 <pvPortMalloc+0x188>)
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f040 8095 	bne.w	8002d3c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d01e      	beq.n	8002c56 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002c18:	2208      	movs	r2, #8
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f003 0307 	and.w	r3, r3, #7
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d015      	beq.n	8002c56 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f023 0307 	bic.w	r3, r3, #7
 8002c30:	3308      	adds	r3, #8
 8002c32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00b      	beq.n	8002c56 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c42:	f383 8811 	msr	BASEPRI, r3
 8002c46:	f3bf 8f6f 	isb	sy
 8002c4a:	f3bf 8f4f 	dsb	sy
 8002c4e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002c50:	bf00      	nop
 8002c52:	bf00      	nop
 8002c54:	e7fd      	b.n	8002c52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d06f      	beq.n	8002d3c <pvPortMalloc+0x154>
 8002c5c:	4b45      	ldr	r3, [pc, #276]	@ (8002d74 <pvPortMalloc+0x18c>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d86a      	bhi.n	8002d3c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002c66:	4b44      	ldr	r3, [pc, #272]	@ (8002d78 <pvPortMalloc+0x190>)
 8002c68:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002c6a:	4b43      	ldr	r3, [pc, #268]	@ (8002d78 <pvPortMalloc+0x190>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002c70:	e004      	b.n	8002c7c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8002c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c74:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d903      	bls.n	8002c8e <pvPortMalloc+0xa6>
 8002c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d1f1      	bne.n	8002c72 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002c8e:	4b37      	ldr	r3, [pc, #220]	@ (8002d6c <pvPortMalloc+0x184>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d051      	beq.n	8002d3c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002c98:	6a3b      	ldr	r3, [r7, #32]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2208      	movs	r2, #8
 8002c9e:	4413      	add	r3, r2
 8002ca0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	6a3b      	ldr	r3, [r7, #32]
 8002ca8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	1ad2      	subs	r2, r2, r3
 8002cb2:	2308      	movs	r3, #8
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d920      	bls.n	8002cfc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002cba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	f003 0307 	and.w	r3, r3, #7
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d00b      	beq.n	8002ce4 <pvPortMalloc+0xfc>
	__asm volatile
 8002ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cd0:	f383 8811 	msr	BASEPRI, r3
 8002cd4:	f3bf 8f6f 	isb	sy
 8002cd8:	f3bf 8f4f 	dsb	sy
 8002cdc:	613b      	str	r3, [r7, #16]
}
 8002cde:	bf00      	nop
 8002ce0:	bf00      	nop
 8002ce2:	e7fd      	b.n	8002ce0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	1ad2      	subs	r2, r2, r3
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002cf6:	69b8      	ldr	r0, [r7, #24]
 8002cf8:	f000 f90a 	bl	8002f10 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8002d74 <pvPortMalloc+0x18c>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	4a1b      	ldr	r2, [pc, #108]	@ (8002d74 <pvPortMalloc+0x18c>)
 8002d08:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002d0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d74 <pvPortMalloc+0x18c>)
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8002d7c <pvPortMalloc+0x194>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d203      	bcs.n	8002d1e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002d16:	4b17      	ldr	r3, [pc, #92]	@ (8002d74 <pvPortMalloc+0x18c>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a18      	ldr	r2, [pc, #96]	@ (8002d7c <pvPortMalloc+0x194>)
 8002d1c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	4b13      	ldr	r3, [pc, #76]	@ (8002d70 <pvPortMalloc+0x188>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	431a      	orrs	r2, r3
 8002d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8002d32:	4b13      	ldr	r3, [pc, #76]	@ (8002d80 <pvPortMalloc+0x198>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	3301      	adds	r3, #1
 8002d38:	4a11      	ldr	r2, [pc, #68]	@ (8002d80 <pvPortMalloc+0x198>)
 8002d3a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002d3c:	f001 fb74 	bl	8004428 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	f003 0307 	and.w	r3, r3, #7
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d00b      	beq.n	8002d62 <pvPortMalloc+0x17a>
	__asm volatile
 8002d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d4e:	f383 8811 	msr	BASEPRI, r3
 8002d52:	f3bf 8f6f 	isb	sy
 8002d56:	f3bf 8f4f 	dsb	sy
 8002d5a:	60fb      	str	r3, [r7, #12]
}
 8002d5c:	bf00      	nop
 8002d5e:	bf00      	nop
 8002d60:	e7fd      	b.n	8002d5e <pvPortMalloc+0x176>
	return pvReturn;
 8002d62:	69fb      	ldr	r3, [r7, #28]
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3728      	adds	r7, #40	@ 0x28
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	20001594 	.word	0x20001594
 8002d70:	200015a8 	.word	0x200015a8
 8002d74:	20001598 	.word	0x20001598
 8002d78:	2000158c 	.word	0x2000158c
 8002d7c:	2000159c 	.word	0x2000159c
 8002d80:	200015a0 	.word	0x200015a0

08002d84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d04f      	beq.n	8002e36 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002d96:	2308      	movs	r3, #8
 8002d98:	425b      	negs	r3, r3
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	4413      	add	r3, r2
 8002d9e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	4b25      	ldr	r3, [pc, #148]	@ (8002e40 <vPortFree+0xbc>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4013      	ands	r3, r2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10b      	bne.n	8002dca <vPortFree+0x46>
	__asm volatile
 8002db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002db6:	f383 8811 	msr	BASEPRI, r3
 8002dba:	f3bf 8f6f 	isb	sy
 8002dbe:	f3bf 8f4f 	dsb	sy
 8002dc2:	60fb      	str	r3, [r7, #12]
}
 8002dc4:	bf00      	nop
 8002dc6:	bf00      	nop
 8002dc8:	e7fd      	b.n	8002dc6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00b      	beq.n	8002dea <vPortFree+0x66>
	__asm volatile
 8002dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dd6:	f383 8811 	msr	BASEPRI, r3
 8002dda:	f3bf 8f6f 	isb	sy
 8002dde:	f3bf 8f4f 	dsb	sy
 8002de2:	60bb      	str	r3, [r7, #8]
}
 8002de4:	bf00      	nop
 8002de6:	bf00      	nop
 8002de8:	e7fd      	b.n	8002de6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	685a      	ldr	r2, [r3, #4]
 8002dee:	4b14      	ldr	r3, [pc, #80]	@ (8002e40 <vPortFree+0xbc>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4013      	ands	r3, r2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d01e      	beq.n	8002e36 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d11a      	bne.n	8002e36 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	4b0e      	ldr	r3, [pc, #56]	@ (8002e40 <vPortFree+0xbc>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	43db      	mvns	r3, r3
 8002e0a:	401a      	ands	r2, r3
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002e10:	f001 fafc 	bl	800440c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	4b0a      	ldr	r3, [pc, #40]	@ (8002e44 <vPortFree+0xc0>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	4a09      	ldr	r2, [pc, #36]	@ (8002e44 <vPortFree+0xc0>)
 8002e20:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002e22:	6938      	ldr	r0, [r7, #16]
 8002e24:	f000 f874 	bl	8002f10 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002e28:	4b07      	ldr	r3, [pc, #28]	@ (8002e48 <vPortFree+0xc4>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	4a06      	ldr	r2, [pc, #24]	@ (8002e48 <vPortFree+0xc4>)
 8002e30:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002e32:	f001 faf9 	bl	8004428 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002e36:	bf00      	nop
 8002e38:	3718      	adds	r7, #24
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	200015a8 	.word	0x200015a8
 8002e44:	20001598 	.word	0x20001598
 8002e48:	200015a4 	.word	0x200015a4

08002e4c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002e52:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002e56:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002e58:	4b27      	ldr	r3, [pc, #156]	@ (8002ef8 <prvHeapInit+0xac>)
 8002e5a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f003 0307 	and.w	r3, r3, #7
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00c      	beq.n	8002e80 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	3307      	adds	r3, #7
 8002e6a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f023 0307 	bic.w	r3, r3, #7
 8002e72:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002e74:	68ba      	ldr	r2, [r7, #8]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ef8 <prvHeapInit+0xac>)
 8002e7c:	4413      	add	r3, r2
 8002e7e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002e84:	4a1d      	ldr	r2, [pc, #116]	@ (8002efc <prvHeapInit+0xb0>)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002e8a:	4b1c      	ldr	r3, [pc, #112]	@ (8002efc <prvHeapInit+0xb0>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	4413      	add	r3, r2
 8002e96:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002e98:	2208      	movs	r2, #8
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	1a9b      	subs	r3, r3, r2
 8002e9e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f023 0307 	bic.w	r3, r3, #7
 8002ea6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	4a15      	ldr	r2, [pc, #84]	@ (8002f00 <prvHeapInit+0xb4>)
 8002eac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002eae:	4b14      	ldr	r3, [pc, #80]	@ (8002f00 <prvHeapInit+0xb4>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002eb6:	4b12      	ldr	r3, [pc, #72]	@ (8002f00 <prvHeapInit+0xb4>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	68fa      	ldr	r2, [r7, #12]
 8002ec6:	1ad2      	subs	r2, r2, r3
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8002f00 <prvHeapInit+0xb4>)
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	4a0a      	ldr	r2, [pc, #40]	@ (8002f04 <prvHeapInit+0xb8>)
 8002eda:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	4a09      	ldr	r2, [pc, #36]	@ (8002f08 <prvHeapInit+0xbc>)
 8002ee2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002ee4:	4b09      	ldr	r3, [pc, #36]	@ (8002f0c <prvHeapInit+0xc0>)
 8002ee6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002eea:	601a      	str	r2, [r3, #0]
}
 8002eec:	bf00      	nop
 8002eee:	3714      	adds	r7, #20
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bc80      	pop	{r7}
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	2000098c 	.word	0x2000098c
 8002efc:	2000158c 	.word	0x2000158c
 8002f00:	20001594 	.word	0x20001594
 8002f04:	2000159c 	.word	0x2000159c
 8002f08:	20001598 	.word	0x20001598
 8002f0c:	200015a8 	.word	0x200015a8

08002f10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002f18:	4b27      	ldr	r3, [pc, #156]	@ (8002fb8 <prvInsertBlockIntoFreeList+0xa8>)
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	e002      	b.n	8002f24 <prvInsertBlockIntoFreeList+0x14>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d8f7      	bhi.n	8002f1e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	68ba      	ldr	r2, [r7, #8]
 8002f38:	4413      	add	r3, r2
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d108      	bne.n	8002f52 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	441a      	add	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	441a      	add	r2, r3
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d118      	bne.n	8002f98 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	4b14      	ldr	r3, [pc, #80]	@ (8002fbc <prvInsertBlockIntoFreeList+0xac>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d00d      	beq.n	8002f8e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	441a      	add	r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	601a      	str	r2, [r3, #0]
 8002f8c:	e008      	b.n	8002fa0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <prvInsertBlockIntoFreeList+0xac>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	e003      	b.n	8002fa0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d002      	beq.n	8002fae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002fae:	bf00      	nop
 8002fb0:	3714      	adds	r7, #20
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bc80      	pop	{r7}
 8002fb6:	4770      	bx	lr
 8002fb8:	2000158c 	.word	0x2000158c
 8002fbc:	20001594 	.word	0x20001594

08002fc0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f103 0208 	add.w	r2, r3, #8
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002fd8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f103 0208 	add.w	r2, r3, #8
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f103 0208 	add.w	r2, r3, #8
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bc80      	pop	{r7}
 8002ffc:	4770      	bx	lr

08002ffe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800300c:	bf00      	nop
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	bc80      	pop	{r7}
 8003014:	4770      	bx	lr

08003016 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003016:	b480      	push	{r7}
 8003018:	b085      	sub	sp, #20
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
 800301e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	683a      	ldr	r2, [r7, #0]
 8003040:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	1c5a      	adds	r2, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	601a      	str	r2, [r3, #0]
}
 8003052:	bf00      	nop
 8003054:	3714      	adds	r7, #20
 8003056:	46bd      	mov	sp, r7
 8003058:	bc80      	pop	{r7}
 800305a:	4770      	bx	lr

0800305c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003072:	d103      	bne.n	800307c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	e00c      	b.n	8003096 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	3308      	adds	r3, #8
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	e002      	b.n	800308a <vListInsert+0x2e>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	60fb      	str	r3, [r7, #12]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68ba      	ldr	r2, [r7, #8]
 8003092:	429a      	cmp	r2, r3
 8003094:	d2f6      	bcs.n	8003084 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	685a      	ldr	r2, [r3, #4]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	683a      	ldr	r2, [r7, #0]
 80030b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	1c5a      	adds	r2, r3, #1
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	601a      	str	r2, [r3, #0]
}
 80030c2:	bf00      	nop
 80030c4:	3714      	adds	r7, #20
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bc80      	pop	{r7}
 80030ca:	4770      	bx	lr

080030cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	6892      	ldr	r2, [r2, #8]
 80030e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	6852      	ldr	r2, [r2, #4]
 80030ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d103      	bne.n	8003100 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	1e5a      	subs	r2, r3, #1
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3714      	adds	r7, #20
 8003118:	46bd      	mov	sp, r7
 800311a:	bc80      	pop	{r7}
 800311c:	4770      	bx	lr
	...

08003120 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	3b04      	subs	r3, #4
 8003130:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003138:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	3b04      	subs	r3, #4
 800313e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	f023 0201 	bic.w	r2, r3, #1
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	3b04      	subs	r3, #4
 800314e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003150:	4a08      	ldr	r2, [pc, #32]	@ (8003174 <pxPortInitialiseStack+0x54>)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	3b14      	subs	r3, #20
 800315a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	3b20      	subs	r3, #32
 8003166:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003168:	68fb      	ldr	r3, [r7, #12]
}
 800316a:	4618      	mov	r0, r3
 800316c:	3714      	adds	r7, #20
 800316e:	46bd      	mov	sp, r7
 8003170:	bc80      	pop	{r7}
 8003172:	4770      	bx	lr
 8003174:	08003179 	.word	0x08003179

08003178 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003178:	b480      	push	{r7}
 800317a:	b085      	sub	sp, #20
 800317c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800317e:	2300      	movs	r3, #0
 8003180:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003182:	4b12      	ldr	r3, [pc, #72]	@ (80031cc <prvTaskExitError+0x54>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800318a:	d00b      	beq.n	80031a4 <prvTaskExitError+0x2c>
	__asm volatile
 800318c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003190:	f383 8811 	msr	BASEPRI, r3
 8003194:	f3bf 8f6f 	isb	sy
 8003198:	f3bf 8f4f 	dsb	sy
 800319c:	60fb      	str	r3, [r7, #12]
}
 800319e:	bf00      	nop
 80031a0:	bf00      	nop
 80031a2:	e7fd      	b.n	80031a0 <prvTaskExitError+0x28>
	__asm volatile
 80031a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a8:	f383 8811 	msr	BASEPRI, r3
 80031ac:	f3bf 8f6f 	isb	sy
 80031b0:	f3bf 8f4f 	dsb	sy
 80031b4:	60bb      	str	r3, [r7, #8]
}
 80031b6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80031b8:	bf00      	nop
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d0fc      	beq.n	80031ba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80031c0:	bf00      	nop
 80031c2:	bf00      	nop
 80031c4:	3714      	adds	r7, #20
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr
 80031cc:	2000000c 	.word	0x2000000c

080031d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80031d0:	4b07      	ldr	r3, [pc, #28]	@ (80031f0 <pxCurrentTCBConst2>)
 80031d2:	6819      	ldr	r1, [r3, #0]
 80031d4:	6808      	ldr	r0, [r1, #0]
 80031d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80031da:	f380 8809 	msr	PSP, r0
 80031de:	f3bf 8f6f 	isb	sy
 80031e2:	f04f 0000 	mov.w	r0, #0
 80031e6:	f380 8811 	msr	BASEPRI, r0
 80031ea:	f04e 0e0d 	orr.w	lr, lr, #13
 80031ee:	4770      	bx	lr

080031f0 <pxCurrentTCBConst2>:
 80031f0:	200015f4 	.word	0x200015f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80031f4:	bf00      	nop
 80031f6:	bf00      	nop

080031f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80031f8:	4806      	ldr	r0, [pc, #24]	@ (8003214 <prvPortStartFirstTask+0x1c>)
 80031fa:	6800      	ldr	r0, [r0, #0]
 80031fc:	6800      	ldr	r0, [r0, #0]
 80031fe:	f380 8808 	msr	MSP, r0
 8003202:	b662      	cpsie	i
 8003204:	b661      	cpsie	f
 8003206:	f3bf 8f4f 	dsb	sy
 800320a:	f3bf 8f6f 	isb	sy
 800320e:	df00      	svc	0
 8003210:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003212:	bf00      	nop
 8003214:	e000ed08 	.word	0xe000ed08

08003218 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800321e:	4b32      	ldr	r3, [pc, #200]	@ (80032e8 <xPortStartScheduler+0xd0>)
 8003220:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	b2db      	uxtb	r3, r3
 8003228:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	22ff      	movs	r2, #255	@ 0xff
 800322e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	b2db      	uxtb	r3, r3
 8003236:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003238:	78fb      	ldrb	r3, [r7, #3]
 800323a:	b2db      	uxtb	r3, r3
 800323c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003240:	b2da      	uxtb	r2, r3
 8003242:	4b2a      	ldr	r3, [pc, #168]	@ (80032ec <xPortStartScheduler+0xd4>)
 8003244:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003246:	4b2a      	ldr	r3, [pc, #168]	@ (80032f0 <xPortStartScheduler+0xd8>)
 8003248:	2207      	movs	r2, #7
 800324a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800324c:	e009      	b.n	8003262 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800324e:	4b28      	ldr	r3, [pc, #160]	@ (80032f0 <xPortStartScheduler+0xd8>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	3b01      	subs	r3, #1
 8003254:	4a26      	ldr	r2, [pc, #152]	@ (80032f0 <xPortStartScheduler+0xd8>)
 8003256:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003258:	78fb      	ldrb	r3, [r7, #3]
 800325a:	b2db      	uxtb	r3, r3
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	b2db      	uxtb	r3, r3
 8003260:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003262:	78fb      	ldrb	r3, [r7, #3]
 8003264:	b2db      	uxtb	r3, r3
 8003266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800326a:	2b80      	cmp	r3, #128	@ 0x80
 800326c:	d0ef      	beq.n	800324e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800326e:	4b20      	ldr	r3, [pc, #128]	@ (80032f0 <xPortStartScheduler+0xd8>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f1c3 0307 	rsb	r3, r3, #7
 8003276:	2b04      	cmp	r3, #4
 8003278:	d00b      	beq.n	8003292 <xPortStartScheduler+0x7a>
	__asm volatile
 800327a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800327e:	f383 8811 	msr	BASEPRI, r3
 8003282:	f3bf 8f6f 	isb	sy
 8003286:	f3bf 8f4f 	dsb	sy
 800328a:	60bb      	str	r3, [r7, #8]
}
 800328c:	bf00      	nop
 800328e:	bf00      	nop
 8003290:	e7fd      	b.n	800328e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003292:	4b17      	ldr	r3, [pc, #92]	@ (80032f0 <xPortStartScheduler+0xd8>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	021b      	lsls	r3, r3, #8
 8003298:	4a15      	ldr	r2, [pc, #84]	@ (80032f0 <xPortStartScheduler+0xd8>)
 800329a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800329c:	4b14      	ldr	r3, [pc, #80]	@ (80032f0 <xPortStartScheduler+0xd8>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80032a4:	4a12      	ldr	r2, [pc, #72]	@ (80032f0 <xPortStartScheduler+0xd8>)
 80032a6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	b2da      	uxtb	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80032b0:	4b10      	ldr	r3, [pc, #64]	@ (80032f4 <xPortStartScheduler+0xdc>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a0f      	ldr	r2, [pc, #60]	@ (80032f4 <xPortStartScheduler+0xdc>)
 80032b6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032ba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80032bc:	4b0d      	ldr	r3, [pc, #52]	@ (80032f4 <xPortStartScheduler+0xdc>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a0c      	ldr	r2, [pc, #48]	@ (80032f4 <xPortStartScheduler+0xdc>)
 80032c2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80032c6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80032c8:	f000 f8b8 	bl	800343c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80032cc:	4b0a      	ldr	r3, [pc, #40]	@ (80032f8 <xPortStartScheduler+0xe0>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80032d2:	f7ff ff91 	bl	80031f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80032d6:	f001 fa0d 	bl	80046f4 <vTaskSwitchContext>
	prvTaskExitError();
 80032da:	f7ff ff4d 	bl	8003178 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	e000e400 	.word	0xe000e400
 80032ec:	200015ac 	.word	0x200015ac
 80032f0:	200015b0 	.word	0x200015b0
 80032f4:	e000ed20 	.word	0xe000ed20
 80032f8:	2000000c 	.word	0x2000000c

080032fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
	__asm volatile
 8003302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003306:	f383 8811 	msr	BASEPRI, r3
 800330a:	f3bf 8f6f 	isb	sy
 800330e:	f3bf 8f4f 	dsb	sy
 8003312:	607b      	str	r3, [r7, #4]
}
 8003314:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003316:	4b0f      	ldr	r3, [pc, #60]	@ (8003354 <vPortEnterCritical+0x58>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	3301      	adds	r3, #1
 800331c:	4a0d      	ldr	r2, [pc, #52]	@ (8003354 <vPortEnterCritical+0x58>)
 800331e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003320:	4b0c      	ldr	r3, [pc, #48]	@ (8003354 <vPortEnterCritical+0x58>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d110      	bne.n	800334a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003328:	4b0b      	ldr	r3, [pc, #44]	@ (8003358 <vPortEnterCritical+0x5c>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00b      	beq.n	800334a <vPortEnterCritical+0x4e>
	__asm volatile
 8003332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003336:	f383 8811 	msr	BASEPRI, r3
 800333a:	f3bf 8f6f 	isb	sy
 800333e:	f3bf 8f4f 	dsb	sy
 8003342:	603b      	str	r3, [r7, #0]
}
 8003344:	bf00      	nop
 8003346:	bf00      	nop
 8003348:	e7fd      	b.n	8003346 <vPortEnterCritical+0x4a>
	}
}
 800334a:	bf00      	nop
 800334c:	370c      	adds	r7, #12
 800334e:	46bd      	mov	sp, r7
 8003350:	bc80      	pop	{r7}
 8003352:	4770      	bx	lr
 8003354:	2000000c 	.word	0x2000000c
 8003358:	e000ed04 	.word	0xe000ed04

0800335c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003362:	4b12      	ldr	r3, [pc, #72]	@ (80033ac <vPortExitCritical+0x50>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d10b      	bne.n	8003382 <vPortExitCritical+0x26>
	__asm volatile
 800336a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800336e:	f383 8811 	msr	BASEPRI, r3
 8003372:	f3bf 8f6f 	isb	sy
 8003376:	f3bf 8f4f 	dsb	sy
 800337a:	607b      	str	r3, [r7, #4]
}
 800337c:	bf00      	nop
 800337e:	bf00      	nop
 8003380:	e7fd      	b.n	800337e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003382:	4b0a      	ldr	r3, [pc, #40]	@ (80033ac <vPortExitCritical+0x50>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	3b01      	subs	r3, #1
 8003388:	4a08      	ldr	r2, [pc, #32]	@ (80033ac <vPortExitCritical+0x50>)
 800338a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800338c:	4b07      	ldr	r3, [pc, #28]	@ (80033ac <vPortExitCritical+0x50>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d105      	bne.n	80033a0 <vPortExitCritical+0x44>
 8003394:	2300      	movs	r3, #0
 8003396:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800339e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	2000000c 	.word	0x2000000c

080033b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80033b0:	f3ef 8009 	mrs	r0, PSP
 80033b4:	f3bf 8f6f 	isb	sy
 80033b8:	4b0d      	ldr	r3, [pc, #52]	@ (80033f0 <pxCurrentTCBConst>)
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80033c0:	6010      	str	r0, [r2, #0]
 80033c2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80033c6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80033ca:	f380 8811 	msr	BASEPRI, r0
 80033ce:	f001 f991 	bl	80046f4 <vTaskSwitchContext>
 80033d2:	f04f 0000 	mov.w	r0, #0
 80033d6:	f380 8811 	msr	BASEPRI, r0
 80033da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80033de:	6819      	ldr	r1, [r3, #0]
 80033e0:	6808      	ldr	r0, [r1, #0]
 80033e2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80033e6:	f380 8809 	msr	PSP, r0
 80033ea:	f3bf 8f6f 	isb	sy
 80033ee:	4770      	bx	lr

080033f0 <pxCurrentTCBConst>:
 80033f0:	200015f4 	.word	0x200015f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80033f4:	bf00      	nop
 80033f6:	bf00      	nop

080033f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
	__asm volatile
 80033fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003402:	f383 8811 	msr	BASEPRI, r3
 8003406:	f3bf 8f6f 	isb	sy
 800340a:	f3bf 8f4f 	dsb	sy
 800340e:	607b      	str	r3, [r7, #4]
}
 8003410:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003412:	f001 f8b5 	bl	8004580 <xTaskIncrementTick>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d003      	beq.n	8003424 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800341c:	4b06      	ldr	r3, [pc, #24]	@ (8003438 <SysTick_Handler+0x40>)
 800341e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	2300      	movs	r3, #0
 8003426:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	f383 8811 	msr	BASEPRI, r3
}
 800342e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003430:	bf00      	nop
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	e000ed04 	.word	0xe000ed04

0800343c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800343c:	b480      	push	{r7}
 800343e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003440:	4b0a      	ldr	r3, [pc, #40]	@ (800346c <vPortSetupTimerInterrupt+0x30>)
 8003442:	2200      	movs	r2, #0
 8003444:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003446:	4b0a      	ldr	r3, [pc, #40]	@ (8003470 <vPortSetupTimerInterrupt+0x34>)
 8003448:	2200      	movs	r2, #0
 800344a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800344c:	4b09      	ldr	r3, [pc, #36]	@ (8003474 <vPortSetupTimerInterrupt+0x38>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a09      	ldr	r2, [pc, #36]	@ (8003478 <vPortSetupTimerInterrupt+0x3c>)
 8003452:	fba2 2303 	umull	r2, r3, r2, r3
 8003456:	099b      	lsrs	r3, r3, #6
 8003458:	4a08      	ldr	r2, [pc, #32]	@ (800347c <vPortSetupTimerInterrupt+0x40>)
 800345a:	3b01      	subs	r3, #1
 800345c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800345e:	4b03      	ldr	r3, [pc, #12]	@ (800346c <vPortSetupTimerInterrupt+0x30>)
 8003460:	2207      	movs	r2, #7
 8003462:	601a      	str	r2, [r3, #0]
}
 8003464:	bf00      	nop
 8003466:	46bd      	mov	sp, r7
 8003468:	bc80      	pop	{r7}
 800346a:	4770      	bx	lr
 800346c:	e000e010 	.word	0xe000e010
 8003470:	e000e018 	.word	0xe000e018
 8003474:	20000000 	.word	0x20000000
 8003478:	10624dd3 	.word	0x10624dd3
 800347c:	e000e014 	.word	0xe000e014

08003480 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003486:	f3ef 8305 	mrs	r3, IPSR
 800348a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2b0f      	cmp	r3, #15
 8003490:	d915      	bls.n	80034be <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003492:	4a17      	ldr	r2, [pc, #92]	@ (80034f0 <vPortValidateInterruptPriority+0x70>)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4413      	add	r3, r2
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800349c:	4b15      	ldr	r3, [pc, #84]	@ (80034f4 <vPortValidateInterruptPriority+0x74>)
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	7afa      	ldrb	r2, [r7, #11]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d20b      	bcs.n	80034be <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80034a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034aa:	f383 8811 	msr	BASEPRI, r3
 80034ae:	f3bf 8f6f 	isb	sy
 80034b2:	f3bf 8f4f 	dsb	sy
 80034b6:	607b      	str	r3, [r7, #4]
}
 80034b8:	bf00      	nop
 80034ba:	bf00      	nop
 80034bc:	e7fd      	b.n	80034ba <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80034be:	4b0e      	ldr	r3, [pc, #56]	@ (80034f8 <vPortValidateInterruptPriority+0x78>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80034c6:	4b0d      	ldr	r3, [pc, #52]	@ (80034fc <vPortValidateInterruptPriority+0x7c>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d90b      	bls.n	80034e6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80034ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034d2:	f383 8811 	msr	BASEPRI, r3
 80034d6:	f3bf 8f6f 	isb	sy
 80034da:	f3bf 8f4f 	dsb	sy
 80034de:	603b      	str	r3, [r7, #0]
}
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	e7fd      	b.n	80034e2 <vPortValidateInterruptPriority+0x62>
	}
 80034e6:	bf00      	nop
 80034e8:	3714      	adds	r7, #20
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr
 80034f0:	e000e3f0 	.word	0xe000e3f0
 80034f4:	200015ac 	.word	0x200015ac
 80034f8:	e000ed0c 	.word	0xe000ed0c
 80034fc:	200015b0 	.word	0x200015b0

08003500 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d10b      	bne.n	800352c <xQueueGenericReset+0x2c>
	__asm volatile
 8003514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003518:	f383 8811 	msr	BASEPRI, r3
 800351c:	f3bf 8f6f 	isb	sy
 8003520:	f3bf 8f4f 	dsb	sy
 8003524:	60bb      	str	r3, [r7, #8]
}
 8003526:	bf00      	nop
 8003528:	bf00      	nop
 800352a:	e7fd      	b.n	8003528 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800352c:	f7ff fee6 	bl	80032fc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003538:	68f9      	ldr	r1, [r7, #12]
 800353a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800353c:	fb01 f303 	mul.w	r3, r1, r3
 8003540:	441a      	add	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800355c:	3b01      	subs	r3, #1
 800355e:	68f9      	ldr	r1, [r7, #12]
 8003560:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003562:	fb01 f303 	mul.w	r3, r1, r3
 8003566:	441a      	add	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	22ff      	movs	r2, #255	@ 0xff
 8003570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	22ff      	movs	r2, #255	@ 0xff
 8003578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d114      	bne.n	80035ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d01a      	beq.n	80035c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	3310      	adds	r3, #16
 800358e:	4618      	mov	r0, r3
 8003590:	f001 f964 	bl	800485c <xTaskRemoveFromEventList>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d012      	beq.n	80035c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800359a:	4b0d      	ldr	r3, [pc, #52]	@ (80035d0 <xQueueGenericReset+0xd0>)
 800359c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	f3bf 8f4f 	dsb	sy
 80035a6:	f3bf 8f6f 	isb	sy
 80035aa:	e009      	b.n	80035c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	3310      	adds	r3, #16
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff fd05 	bl	8002fc0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	3324      	adds	r3, #36	@ 0x24
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7ff fd00 	bl	8002fc0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80035c0:	f7ff fecc 	bl	800335c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80035c4:	2301      	movs	r3, #1
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	e000ed04 	.word	0xe000ed04

080035d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08e      	sub	sp, #56	@ 0x38
 80035d8:	af02      	add	r7, sp, #8
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
 80035e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d10b      	bne.n	8003600 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80035e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035ec:	f383 8811 	msr	BASEPRI, r3
 80035f0:	f3bf 8f6f 	isb	sy
 80035f4:	f3bf 8f4f 	dsb	sy
 80035f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80035fa:	bf00      	nop
 80035fc:	bf00      	nop
 80035fe:	e7fd      	b.n	80035fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d10b      	bne.n	800361e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800360a:	f383 8811 	msr	BASEPRI, r3
 800360e:	f3bf 8f6f 	isb	sy
 8003612:	f3bf 8f4f 	dsb	sy
 8003616:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003618:	bf00      	nop
 800361a:	bf00      	nop
 800361c:	e7fd      	b.n	800361a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <xQueueGenericCreateStatic+0x56>
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <xQueueGenericCreateStatic+0x5a>
 800362a:	2301      	movs	r3, #1
 800362c:	e000      	b.n	8003630 <xQueueGenericCreateStatic+0x5c>
 800362e:	2300      	movs	r3, #0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d10b      	bne.n	800364c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003638:	f383 8811 	msr	BASEPRI, r3
 800363c:	f3bf 8f6f 	isb	sy
 8003640:	f3bf 8f4f 	dsb	sy
 8003644:	623b      	str	r3, [r7, #32]
}
 8003646:	bf00      	nop
 8003648:	bf00      	nop
 800364a:	e7fd      	b.n	8003648 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d102      	bne.n	8003658 <xQueueGenericCreateStatic+0x84>
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <xQueueGenericCreateStatic+0x88>
 8003658:	2301      	movs	r3, #1
 800365a:	e000      	b.n	800365e <xQueueGenericCreateStatic+0x8a>
 800365c:	2300      	movs	r3, #0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10b      	bne.n	800367a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003666:	f383 8811 	msr	BASEPRI, r3
 800366a:	f3bf 8f6f 	isb	sy
 800366e:	f3bf 8f4f 	dsb	sy
 8003672:	61fb      	str	r3, [r7, #28]
}
 8003674:	bf00      	nop
 8003676:	bf00      	nop
 8003678:	e7fd      	b.n	8003676 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800367a:	2348      	movs	r3, #72	@ 0x48
 800367c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	2b48      	cmp	r3, #72	@ 0x48
 8003682:	d00b      	beq.n	800369c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003688:	f383 8811 	msr	BASEPRI, r3
 800368c:	f3bf 8f6f 	isb	sy
 8003690:	f3bf 8f4f 	dsb	sy
 8003694:	61bb      	str	r3, [r7, #24]
}
 8003696:	bf00      	nop
 8003698:	bf00      	nop
 800369a:	e7fd      	b.n	8003698 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800369c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80036a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d00d      	beq.n	80036c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80036a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80036b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80036b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036b6:	9300      	str	r3, [sp, #0]
 80036b8:	4613      	mov	r3, r2
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	68b9      	ldr	r1, [r7, #8]
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f000 f840 	bl	8003744 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80036c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3730      	adds	r7, #48	@ 0x30
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b08a      	sub	sp, #40	@ 0x28
 80036d2:	af02      	add	r7, sp, #8
 80036d4:	60f8      	str	r0, [r7, #12]
 80036d6:	60b9      	str	r1, [r7, #8]
 80036d8:	4613      	mov	r3, r2
 80036da:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d10b      	bne.n	80036fa <xQueueGenericCreate+0x2c>
	__asm volatile
 80036e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036e6:	f383 8811 	msr	BASEPRI, r3
 80036ea:	f3bf 8f6f 	isb	sy
 80036ee:	f3bf 8f4f 	dsb	sy
 80036f2:	613b      	str	r3, [r7, #16]
}
 80036f4:	bf00      	nop
 80036f6:	bf00      	nop
 80036f8:	e7fd      	b.n	80036f6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	fb02 f303 	mul.w	r3, r2, r3
 8003702:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	3348      	adds	r3, #72	@ 0x48
 8003708:	4618      	mov	r0, r3
 800370a:	f7ff fa6d 	bl	8002be8 <pvPortMalloc>
 800370e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d011      	beq.n	800373a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	3348      	adds	r3, #72	@ 0x48
 800371e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003728:	79fa      	ldrb	r2, [r7, #7]
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	4613      	mov	r3, r2
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	68b9      	ldr	r1, [r7, #8]
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	f000 f805 	bl	8003744 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800373a:	69bb      	ldr	r3, [r7, #24]
	}
 800373c:	4618      	mov	r0, r3
 800373e:	3720      	adds	r7, #32
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
 8003750:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d103      	bne.n	8003760 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	601a      	str	r2, [r3, #0]
 800375e:	e002      	b.n	8003766 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	68ba      	ldr	r2, [r7, #8]
 8003770:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003772:	2101      	movs	r1, #1
 8003774:	69b8      	ldr	r0, [r7, #24]
 8003776:	f7ff fec3 	bl	8003500 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800377a:	bf00      	nop
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
	...

08003784 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b08e      	sub	sp, #56	@ 0x38
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
 8003790:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003792:	2300      	movs	r3, #0
 8003794:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800379a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379c:	2b00      	cmp	r3, #0
 800379e:	d10b      	bne.n	80037b8 <xQueueGenericSend+0x34>
	__asm volatile
 80037a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037a4:	f383 8811 	msr	BASEPRI, r3
 80037a8:	f3bf 8f6f 	isb	sy
 80037ac:	f3bf 8f4f 	dsb	sy
 80037b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80037b2:	bf00      	nop
 80037b4:	bf00      	nop
 80037b6:	e7fd      	b.n	80037b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d103      	bne.n	80037c6 <xQueueGenericSend+0x42>
 80037be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <xQueueGenericSend+0x46>
 80037c6:	2301      	movs	r3, #1
 80037c8:	e000      	b.n	80037cc <xQueueGenericSend+0x48>
 80037ca:	2300      	movs	r3, #0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10b      	bne.n	80037e8 <xQueueGenericSend+0x64>
	__asm volatile
 80037d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037d4:	f383 8811 	msr	BASEPRI, r3
 80037d8:	f3bf 8f6f 	isb	sy
 80037dc:	f3bf 8f4f 	dsb	sy
 80037e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80037e2:	bf00      	nop
 80037e4:	bf00      	nop
 80037e6:	e7fd      	b.n	80037e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d103      	bne.n	80037f6 <xQueueGenericSend+0x72>
 80037ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d101      	bne.n	80037fa <xQueueGenericSend+0x76>
 80037f6:	2301      	movs	r3, #1
 80037f8:	e000      	b.n	80037fc <xQueueGenericSend+0x78>
 80037fa:	2300      	movs	r3, #0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d10b      	bne.n	8003818 <xQueueGenericSend+0x94>
	__asm volatile
 8003800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003804:	f383 8811 	msr	BASEPRI, r3
 8003808:	f3bf 8f6f 	isb	sy
 800380c:	f3bf 8f4f 	dsb	sy
 8003810:	623b      	str	r3, [r7, #32]
}
 8003812:	bf00      	nop
 8003814:	bf00      	nop
 8003816:	e7fd      	b.n	8003814 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003818:	f001 f9e6 	bl	8004be8 <xTaskGetSchedulerState>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d102      	bne.n	8003828 <xQueueGenericSend+0xa4>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d101      	bne.n	800382c <xQueueGenericSend+0xa8>
 8003828:	2301      	movs	r3, #1
 800382a:	e000      	b.n	800382e <xQueueGenericSend+0xaa>
 800382c:	2300      	movs	r3, #0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d10b      	bne.n	800384a <xQueueGenericSend+0xc6>
	__asm volatile
 8003832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003836:	f383 8811 	msr	BASEPRI, r3
 800383a:	f3bf 8f6f 	isb	sy
 800383e:	f3bf 8f4f 	dsb	sy
 8003842:	61fb      	str	r3, [r7, #28]
}
 8003844:	bf00      	nop
 8003846:	bf00      	nop
 8003848:	e7fd      	b.n	8003846 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800384a:	f7ff fd57 	bl	80032fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800384e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003850:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003856:	429a      	cmp	r2, r3
 8003858:	d302      	bcc.n	8003860 <xQueueGenericSend+0xdc>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2b02      	cmp	r3, #2
 800385e:	d129      	bne.n	80038b4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	68b9      	ldr	r1, [r7, #8]
 8003864:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003866:	f000 fa0f 	bl	8003c88 <prvCopyDataToQueue>
 800386a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800386c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003870:	2b00      	cmp	r3, #0
 8003872:	d010      	beq.n	8003896 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003876:	3324      	adds	r3, #36	@ 0x24
 8003878:	4618      	mov	r0, r3
 800387a:	f000 ffef 	bl	800485c <xTaskRemoveFromEventList>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d013      	beq.n	80038ac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003884:	4b3f      	ldr	r3, [pc, #252]	@ (8003984 <xQueueGenericSend+0x200>)
 8003886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	f3bf 8f4f 	dsb	sy
 8003890:	f3bf 8f6f 	isb	sy
 8003894:	e00a      	b.n	80038ac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003898:	2b00      	cmp	r3, #0
 800389a:	d007      	beq.n	80038ac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800389c:	4b39      	ldr	r3, [pc, #228]	@ (8003984 <xQueueGenericSend+0x200>)
 800389e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038a2:	601a      	str	r2, [r3, #0]
 80038a4:	f3bf 8f4f 	dsb	sy
 80038a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80038ac:	f7ff fd56 	bl	800335c <vPortExitCritical>
				return pdPASS;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e063      	b.n	800397c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d103      	bne.n	80038c2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80038ba:	f7ff fd4f 	bl	800335c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80038be:	2300      	movs	r3, #0
 80038c0:	e05c      	b.n	800397c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80038c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d106      	bne.n	80038d6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80038c8:	f107 0314 	add.w	r3, r7, #20
 80038cc:	4618      	mov	r0, r3
 80038ce:	f001 f829 	bl	8004924 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80038d2:	2301      	movs	r3, #1
 80038d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80038d6:	f7ff fd41 	bl	800335c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80038da:	f000 fd97 	bl	800440c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80038de:	f7ff fd0d 	bl	80032fc <vPortEnterCritical>
 80038e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80038e8:	b25b      	sxtb	r3, r3
 80038ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038ee:	d103      	bne.n	80038f8 <xQueueGenericSend+0x174>
 80038f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80038fe:	b25b      	sxtb	r3, r3
 8003900:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003904:	d103      	bne.n	800390e <xQueueGenericSend+0x18a>
 8003906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003908:	2200      	movs	r2, #0
 800390a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800390e:	f7ff fd25 	bl	800335c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003912:	1d3a      	adds	r2, r7, #4
 8003914:	f107 0314 	add.w	r3, r7, #20
 8003918:	4611      	mov	r1, r2
 800391a:	4618      	mov	r0, r3
 800391c:	f001 f818 	bl	8004950 <xTaskCheckForTimeOut>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d124      	bne.n	8003970 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003926:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003928:	f000 faa6 	bl	8003e78 <prvIsQueueFull>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d018      	beq.n	8003964 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003934:	3310      	adds	r3, #16
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	4611      	mov	r1, r2
 800393a:	4618      	mov	r0, r3
 800393c:	f000 ff3c 	bl	80047b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003940:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003942:	f000 fa31 	bl	8003da8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003946:	f000 fd6f 	bl	8004428 <xTaskResumeAll>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	f47f af7c 	bne.w	800384a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003952:	4b0c      	ldr	r3, [pc, #48]	@ (8003984 <xQueueGenericSend+0x200>)
 8003954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003958:	601a      	str	r2, [r3, #0]
 800395a:	f3bf 8f4f 	dsb	sy
 800395e:	f3bf 8f6f 	isb	sy
 8003962:	e772      	b.n	800384a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003964:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003966:	f000 fa1f 	bl	8003da8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800396a:	f000 fd5d 	bl	8004428 <xTaskResumeAll>
 800396e:	e76c      	b.n	800384a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003970:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003972:	f000 fa19 	bl	8003da8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003976:	f000 fd57 	bl	8004428 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800397a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800397c:	4618      	mov	r0, r3
 800397e:	3738      	adds	r7, #56	@ 0x38
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	e000ed04 	.word	0xe000ed04

08003988 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b090      	sub	sp, #64	@ 0x40
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]
 8003994:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800399a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800399c:	2b00      	cmp	r3, #0
 800399e:	d10b      	bne.n	80039b8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80039a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039a4:	f383 8811 	msr	BASEPRI, r3
 80039a8:	f3bf 8f6f 	isb	sy
 80039ac:	f3bf 8f4f 	dsb	sy
 80039b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80039b2:	bf00      	nop
 80039b4:	bf00      	nop
 80039b6:	e7fd      	b.n	80039b4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d103      	bne.n	80039c6 <xQueueGenericSendFromISR+0x3e>
 80039be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <xQueueGenericSendFromISR+0x42>
 80039c6:	2301      	movs	r3, #1
 80039c8:	e000      	b.n	80039cc <xQueueGenericSendFromISR+0x44>
 80039ca:	2300      	movs	r3, #0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10b      	bne.n	80039e8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80039d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039d4:	f383 8811 	msr	BASEPRI, r3
 80039d8:	f3bf 8f6f 	isb	sy
 80039dc:	f3bf 8f4f 	dsb	sy
 80039e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80039e2:	bf00      	nop
 80039e4:	bf00      	nop
 80039e6:	e7fd      	b.n	80039e4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d103      	bne.n	80039f6 <xQueueGenericSendFromISR+0x6e>
 80039ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d101      	bne.n	80039fa <xQueueGenericSendFromISR+0x72>
 80039f6:	2301      	movs	r3, #1
 80039f8:	e000      	b.n	80039fc <xQueueGenericSendFromISR+0x74>
 80039fa:	2300      	movs	r3, #0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10b      	bne.n	8003a18 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a04:	f383 8811 	msr	BASEPRI, r3
 8003a08:	f3bf 8f6f 	isb	sy
 8003a0c:	f3bf 8f4f 	dsb	sy
 8003a10:	623b      	str	r3, [r7, #32]
}
 8003a12:	bf00      	nop
 8003a14:	bf00      	nop
 8003a16:	e7fd      	b.n	8003a14 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003a18:	f7ff fd32 	bl	8003480 <vPortValidateInterruptPriority>
	__asm volatile
 8003a1c:	f3ef 8211 	mrs	r2, BASEPRI
 8003a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a24:	f383 8811 	msr	BASEPRI, r3
 8003a28:	f3bf 8f6f 	isb	sy
 8003a2c:	f3bf 8f4f 	dsb	sy
 8003a30:	61fa      	str	r2, [r7, #28]
 8003a32:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8003a34:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003a36:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d302      	bcc.n	8003a4a <xQueueGenericSendFromISR+0xc2>
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d12f      	bne.n	8003aaa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	68b9      	ldr	r1, [r7, #8]
 8003a5e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003a60:	f000 f912 	bl	8003c88 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003a64:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003a68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a6c:	d112      	bne.n	8003a94 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d016      	beq.n	8003aa4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a78:	3324      	adds	r3, #36	@ 0x24
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f000 feee 	bl	800485c <xTaskRemoveFromEventList>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00e      	beq.n	8003aa4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d00b      	beq.n	8003aa4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	e007      	b.n	8003aa4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003a94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003a98:	3301      	adds	r3, #1
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	b25a      	sxtb	r2, r3
 8003a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003aa8:	e001      	b.n	8003aae <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab0:	617b      	str	r3, [r7, #20]
	__asm volatile
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	f383 8811 	msr	BASEPRI, r3
}
 8003ab8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003aba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3740      	adds	r7, #64	@ 0x40
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b08c      	sub	sp, #48	@ 0x30
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10b      	bne.n	8003af6 <xQueueReceive+0x32>
	__asm volatile
 8003ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ae2:	f383 8811 	msr	BASEPRI, r3
 8003ae6:	f3bf 8f6f 	isb	sy
 8003aea:	f3bf 8f4f 	dsb	sy
 8003aee:	623b      	str	r3, [r7, #32]
}
 8003af0:	bf00      	nop
 8003af2:	bf00      	nop
 8003af4:	e7fd      	b.n	8003af2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d103      	bne.n	8003b04 <xQueueReceive+0x40>
 8003afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d101      	bne.n	8003b08 <xQueueReceive+0x44>
 8003b04:	2301      	movs	r3, #1
 8003b06:	e000      	b.n	8003b0a <xQueueReceive+0x46>
 8003b08:	2300      	movs	r3, #0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10b      	bne.n	8003b26 <xQueueReceive+0x62>
	__asm volatile
 8003b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b12:	f383 8811 	msr	BASEPRI, r3
 8003b16:	f3bf 8f6f 	isb	sy
 8003b1a:	f3bf 8f4f 	dsb	sy
 8003b1e:	61fb      	str	r3, [r7, #28]
}
 8003b20:	bf00      	nop
 8003b22:	bf00      	nop
 8003b24:	e7fd      	b.n	8003b22 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003b26:	f001 f85f 	bl	8004be8 <xTaskGetSchedulerState>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d102      	bne.n	8003b36 <xQueueReceive+0x72>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d101      	bne.n	8003b3a <xQueueReceive+0x76>
 8003b36:	2301      	movs	r3, #1
 8003b38:	e000      	b.n	8003b3c <xQueueReceive+0x78>
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10b      	bne.n	8003b58 <xQueueReceive+0x94>
	__asm volatile
 8003b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b44:	f383 8811 	msr	BASEPRI, r3
 8003b48:	f3bf 8f6f 	isb	sy
 8003b4c:	f3bf 8f4f 	dsb	sy
 8003b50:	61bb      	str	r3, [r7, #24]
}
 8003b52:	bf00      	nop
 8003b54:	bf00      	nop
 8003b56:	e7fd      	b.n	8003b54 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003b58:	f7ff fbd0 	bl	80032fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b60:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d01f      	beq.n	8003ba8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003b68:	68b9      	ldr	r1, [r7, #8]
 8003b6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b6c:	f000 f8f6 	bl	8003d5c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b72:	1e5a      	subs	r2, r3, #1
 8003b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b76:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00f      	beq.n	8003ba0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b82:	3310      	adds	r3, #16
 8003b84:	4618      	mov	r0, r3
 8003b86:	f000 fe69 	bl	800485c <xTaskRemoveFromEventList>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d007      	beq.n	8003ba0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003b90:	4b3c      	ldr	r3, [pc, #240]	@ (8003c84 <xQueueReceive+0x1c0>)
 8003b92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	f3bf 8f4f 	dsb	sy
 8003b9c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003ba0:	f7ff fbdc 	bl	800335c <vPortExitCritical>
				return pdPASS;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e069      	b.n	8003c7c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d103      	bne.n	8003bb6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003bae:	f7ff fbd5 	bl	800335c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	e062      	b.n	8003c7c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d106      	bne.n	8003bca <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003bbc:	f107 0310 	add.w	r3, r7, #16
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f000 feaf 	bl	8004924 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003bca:	f7ff fbc7 	bl	800335c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003bce:	f000 fc1d 	bl	800440c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003bd2:	f7ff fb93 	bl	80032fc <vPortEnterCritical>
 8003bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003bdc:	b25b      	sxtb	r3, r3
 8003bde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003be2:	d103      	bne.n	8003bec <xQueueReceive+0x128>
 8003be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003bf2:	b25b      	sxtb	r3, r3
 8003bf4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bf8:	d103      	bne.n	8003c02 <xQueueReceive+0x13e>
 8003bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c02:	f7ff fbab 	bl	800335c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003c06:	1d3a      	adds	r2, r7, #4
 8003c08:	f107 0310 	add.w	r3, r7, #16
 8003c0c:	4611      	mov	r1, r2
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f000 fe9e 	bl	8004950 <xTaskCheckForTimeOut>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d123      	bne.n	8003c62 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c1c:	f000 f916 	bl	8003e4c <prvIsQueueEmpty>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d017      	beq.n	8003c56 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c28:	3324      	adds	r3, #36	@ 0x24
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	4611      	mov	r1, r2
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 fdc2 	bl	80047b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003c34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c36:	f000 f8b7 	bl	8003da8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003c3a:	f000 fbf5 	bl	8004428 <xTaskResumeAll>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d189      	bne.n	8003b58 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003c44:	4b0f      	ldr	r3, [pc, #60]	@ (8003c84 <xQueueReceive+0x1c0>)
 8003c46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c4a:	601a      	str	r2, [r3, #0]
 8003c4c:	f3bf 8f4f 	dsb	sy
 8003c50:	f3bf 8f6f 	isb	sy
 8003c54:	e780      	b.n	8003b58 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003c56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c58:	f000 f8a6 	bl	8003da8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003c5c:	f000 fbe4 	bl	8004428 <xTaskResumeAll>
 8003c60:	e77a      	b.n	8003b58 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003c62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c64:	f000 f8a0 	bl	8003da8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003c68:	f000 fbde 	bl	8004428 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003c6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c6e:	f000 f8ed 	bl	8003e4c <prvIsQueueEmpty>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f43f af6f 	beq.w	8003b58 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003c7a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3730      	adds	r7, #48	@ 0x30
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	e000ed04 	.word	0xe000ed04

08003c88 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b086      	sub	sp, #24
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003c94:	2300      	movs	r3, #0
 8003c96:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c9c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d10d      	bne.n	8003cc2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d14d      	bne.n	8003d4a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f000 ffb6 	bl	8004c24 <xTaskPriorityDisinherit>
 8003cb8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	609a      	str	r2, [r3, #8]
 8003cc0:	e043      	b.n	8003d4a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d119      	bne.n	8003cfc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6858      	ldr	r0, [r3, #4]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	68b9      	ldr	r1, [r7, #8]
 8003cd4:	f001 fcf2 	bl	80056bc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce0:	441a      	add	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d32b      	bcc.n	8003d4a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	605a      	str	r2, [r3, #4]
 8003cfa:	e026      	b.n	8003d4a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	68d8      	ldr	r0, [r3, #12]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d04:	461a      	mov	r2, r3
 8003d06:	68b9      	ldr	r1, [r7, #8]
 8003d08:	f001 fcd8 	bl	80056bc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	68da      	ldr	r2, [r3, #12]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d14:	425b      	negs	r3, r3
 8003d16:	441a      	add	r2, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	68da      	ldr	r2, [r3, #12]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d207      	bcs.n	8003d38 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d30:	425b      	negs	r3, r3
 8003d32:	441a      	add	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d105      	bne.n	8003d4a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d002      	beq.n	8003d4a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	3b01      	subs	r3, #1
 8003d48:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	1c5a      	adds	r2, r3, #1
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003d52:	697b      	ldr	r3, [r7, #20]
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3718      	adds	r7, #24
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d018      	beq.n	8003da0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68da      	ldr	r2, [r3, #12]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d76:	441a      	add	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68da      	ldr	r2, [r3, #12]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d303      	bcc.n	8003d90 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68d9      	ldr	r1, [r3, #12]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	461a      	mov	r2, r3
 8003d9a:	6838      	ldr	r0, [r7, #0]
 8003d9c:	f001 fc8e 	bl	80056bc <memcpy>
	}
}
 8003da0:	bf00      	nop
 8003da2:	3708      	adds	r7, #8
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003db0:	f7ff faa4 	bl	80032fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003dba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003dbc:	e011      	b.n	8003de2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d012      	beq.n	8003dec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	3324      	adds	r3, #36	@ 0x24
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 fd46 	bl	800485c <xTaskRemoveFromEventList>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003dd6:	f000 fe1f 	bl	8004a18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003dda:	7bfb      	ldrb	r3, [r7, #15]
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	dce9      	bgt.n	8003dbe <prvUnlockQueue+0x16>
 8003dea:	e000      	b.n	8003dee <prvUnlockQueue+0x46>
					break;
 8003dec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	22ff      	movs	r2, #255	@ 0xff
 8003df2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003df6:	f7ff fab1 	bl	800335c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003dfa:	f7ff fa7f 	bl	80032fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e04:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003e06:	e011      	b.n	8003e2c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	691b      	ldr	r3, [r3, #16]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d012      	beq.n	8003e36 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	3310      	adds	r3, #16
 8003e14:	4618      	mov	r0, r3
 8003e16:	f000 fd21 	bl	800485c <xTaskRemoveFromEventList>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003e20:	f000 fdfa 	bl	8004a18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003e24:	7bbb      	ldrb	r3, [r7, #14]
 8003e26:	3b01      	subs	r3, #1
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003e2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	dce9      	bgt.n	8003e08 <prvUnlockQueue+0x60>
 8003e34:	e000      	b.n	8003e38 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003e36:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	22ff      	movs	r2, #255	@ 0xff
 8003e3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003e40:	f7ff fa8c 	bl	800335c <vPortExitCritical>
}
 8003e44:	bf00      	nop
 8003e46:	3710      	adds	r7, #16
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003e54:	f7ff fa52 	bl	80032fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d102      	bne.n	8003e66 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003e60:	2301      	movs	r3, #1
 8003e62:	60fb      	str	r3, [r7, #12]
 8003e64:	e001      	b.n	8003e6a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003e66:	2300      	movs	r3, #0
 8003e68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003e6a:	f7ff fa77 	bl	800335c <vPortExitCritical>

	return xReturn;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003e80:	f7ff fa3c 	bl	80032fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d102      	bne.n	8003e96 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003e90:	2301      	movs	r3, #1
 8003e92:	60fb      	str	r3, [r7, #12]
 8003e94:	e001      	b.n	8003e9a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003e96:	2300      	movs	r3, #0
 8003e98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003e9a:	f7ff fa5f 	bl	800335c <vPortExitCritical>

	return xReturn;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3710      	adds	r7, #16
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b085      	sub	sp, #20
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	60fb      	str	r3, [r7, #12]
 8003eb6:	e014      	b.n	8003ee2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003eb8:	4a0e      	ldr	r2, [pc, #56]	@ (8003ef4 <vQueueAddToRegistry+0x4c>)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d10b      	bne.n	8003edc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003ec4:	490b      	ldr	r1, [pc, #44]	@ (8003ef4 <vQueueAddToRegistry+0x4c>)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	683a      	ldr	r2, [r7, #0]
 8003eca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003ece:	4a09      	ldr	r2, [pc, #36]	@ (8003ef4 <vQueueAddToRegistry+0x4c>)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	00db      	lsls	r3, r3, #3
 8003ed4:	4413      	add	r3, r2
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003eda:	e006      	b.n	8003eea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	3301      	adds	r3, #1
 8003ee0:	60fb      	str	r3, [r7, #12]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2b07      	cmp	r3, #7
 8003ee6:	d9e7      	bls.n	8003eb8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003ee8:	bf00      	nop
 8003eea:	bf00      	nop
 8003eec:	3714      	adds	r7, #20
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bc80      	pop	{r7}
 8003ef2:	4770      	bx	lr
 8003ef4:	200015b4 	.word	0x200015b4

08003ef8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003f08:	f7ff f9f8 	bl	80032fc <vPortEnterCritical>
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003f12:	b25b      	sxtb	r3, r3
 8003f14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f18:	d103      	bne.n	8003f22 <vQueueWaitForMessageRestricted+0x2a>
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f28:	b25b      	sxtb	r3, r3
 8003f2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f2e:	d103      	bne.n	8003f38 <vQueueWaitForMessageRestricted+0x40>
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f38:	f7ff fa10 	bl	800335c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d106      	bne.n	8003f52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	3324      	adds	r3, #36	@ 0x24
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	68b9      	ldr	r1, [r7, #8]
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f000 fc59 	bl	8004804 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003f52:	6978      	ldr	r0, [r7, #20]
 8003f54:	f7ff ff28 	bl	8003da8 <prvUnlockQueue>
	}
 8003f58:	bf00      	nop
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b08e      	sub	sp, #56	@ 0x38
 8003f64:	af04      	add	r7, sp, #16
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
 8003f6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d10b      	bne.n	8003f8c <xTaskCreateStatic+0x2c>
	__asm volatile
 8003f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f78:	f383 8811 	msr	BASEPRI, r3
 8003f7c:	f3bf 8f6f 	isb	sy
 8003f80:	f3bf 8f4f 	dsb	sy
 8003f84:	623b      	str	r3, [r7, #32]
}
 8003f86:	bf00      	nop
 8003f88:	bf00      	nop
 8003f8a:	e7fd      	b.n	8003f88 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d10b      	bne.n	8003faa <xTaskCreateStatic+0x4a>
	__asm volatile
 8003f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f96:	f383 8811 	msr	BASEPRI, r3
 8003f9a:	f3bf 8f6f 	isb	sy
 8003f9e:	f3bf 8f4f 	dsb	sy
 8003fa2:	61fb      	str	r3, [r7, #28]
}
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop
 8003fa8:	e7fd      	b.n	8003fa6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003faa:	23a0      	movs	r3, #160	@ 0xa0
 8003fac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	2ba0      	cmp	r3, #160	@ 0xa0
 8003fb2:	d00b      	beq.n	8003fcc <xTaskCreateStatic+0x6c>
	__asm volatile
 8003fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb8:	f383 8811 	msr	BASEPRI, r3
 8003fbc:	f3bf 8f6f 	isb	sy
 8003fc0:	f3bf 8f4f 	dsb	sy
 8003fc4:	61bb      	str	r3, [r7, #24]
}
 8003fc6:	bf00      	nop
 8003fc8:	bf00      	nop
 8003fca:	e7fd      	b.n	8003fc8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003fcc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d01e      	beq.n	8004012 <xTaskCreateStatic+0xb2>
 8003fd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d01b      	beq.n	8004012 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fdc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003fe2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003fec:	2300      	movs	r3, #0
 8003fee:	9303      	str	r3, [sp, #12]
 8003ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff2:	9302      	str	r3, [sp, #8]
 8003ff4:	f107 0314 	add.w	r3, r7, #20
 8003ff8:	9301      	str	r3, [sp, #4]
 8003ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	68b9      	ldr	r1, [r7, #8]
 8004004:	68f8      	ldr	r0, [r7, #12]
 8004006:	f000 f851 	bl	80040ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800400a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800400c:	f000 f8ee 	bl	80041ec <prvAddNewTaskToReadyList>
 8004010:	e001      	b.n	8004016 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004012:	2300      	movs	r3, #0
 8004014:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004016:	697b      	ldr	r3, [r7, #20]
	}
 8004018:	4618      	mov	r0, r3
 800401a:	3728      	adds	r7, #40	@ 0x28
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004020:	b580      	push	{r7, lr}
 8004022:	b08c      	sub	sp, #48	@ 0x30
 8004024:	af04      	add	r7, sp, #16
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	603b      	str	r3, [r7, #0]
 800402c:	4613      	mov	r3, r2
 800402e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004030:	88fb      	ldrh	r3, [r7, #6]
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	4618      	mov	r0, r3
 8004036:	f7fe fdd7 	bl	8002be8 <pvPortMalloc>
 800403a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00e      	beq.n	8004060 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004042:	20a0      	movs	r0, #160	@ 0xa0
 8004044:	f7fe fdd0 	bl	8002be8 <pvPortMalloc>
 8004048:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d003      	beq.n	8004058 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	631a      	str	r2, [r3, #48]	@ 0x30
 8004056:	e005      	b.n	8004064 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004058:	6978      	ldr	r0, [r7, #20]
 800405a:	f7fe fe93 	bl	8002d84 <vPortFree>
 800405e:	e001      	b.n	8004064 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004060:	2300      	movs	r3, #0
 8004062:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d017      	beq.n	800409a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004072:	88fa      	ldrh	r2, [r7, #6]
 8004074:	2300      	movs	r3, #0
 8004076:	9303      	str	r3, [sp, #12]
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	9302      	str	r3, [sp, #8]
 800407c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800407e:	9301      	str	r3, [sp, #4]
 8004080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	68b9      	ldr	r1, [r7, #8]
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 f80f 	bl	80040ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800408e:	69f8      	ldr	r0, [r7, #28]
 8004090:	f000 f8ac 	bl	80041ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004094:	2301      	movs	r3, #1
 8004096:	61bb      	str	r3, [r7, #24]
 8004098:	e002      	b.n	80040a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800409a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800409e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80040a0:	69bb      	ldr	r3, [r7, #24]
	}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3720      	adds	r7, #32
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
	...

080040ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b088      	sub	sp, #32
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	60b9      	str	r1, [r7, #8]
 80040b6:	607a      	str	r2, [r7, #4]
 80040b8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80040ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80040c4:	3b01      	subs	r3, #1
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	f023 0307 	bic.w	r3, r3, #7
 80040d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	f003 0307 	and.w	r3, r3, #7
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00b      	beq.n	80040f6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80040de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040e2:	f383 8811 	msr	BASEPRI, r3
 80040e6:	f3bf 8f6f 	isb	sy
 80040ea:	f3bf 8f4f 	dsb	sy
 80040ee:	617b      	str	r3, [r7, #20]
}
 80040f0:	bf00      	nop
 80040f2:	bf00      	nop
 80040f4:	e7fd      	b.n	80040f2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d01f      	beq.n	800413c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040fc:	2300      	movs	r3, #0
 80040fe:	61fb      	str	r3, [r7, #28]
 8004100:	e012      	b.n	8004128 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	4413      	add	r3, r2
 8004108:	7819      	ldrb	r1, [r3, #0]
 800410a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	4413      	add	r3, r2
 8004110:	3334      	adds	r3, #52	@ 0x34
 8004112:	460a      	mov	r2, r1
 8004114:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004116:	68ba      	ldr	r2, [r7, #8]
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	4413      	add	r3, r2
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d006      	beq.n	8004130 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	3301      	adds	r3, #1
 8004126:	61fb      	str	r3, [r7, #28]
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	2b0f      	cmp	r3, #15
 800412c:	d9e9      	bls.n	8004102 <prvInitialiseNewTask+0x56>
 800412e:	e000      	b.n	8004132 <prvInitialiseNewTask+0x86>
			{
				break;
 8004130:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004134:	2200      	movs	r2, #0
 8004136:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800413a:	e003      	b.n	8004144 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800413c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800413e:	2200      	movs	r2, #0
 8004140:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004146:	2b06      	cmp	r3, #6
 8004148:	d901      	bls.n	800414e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800414a:	2306      	movs	r3, #6
 800414c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800414e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004150:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004152:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004156:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004158:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800415a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415c:	2200      	movs	r2, #0
 800415e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004162:	3304      	adds	r3, #4
 8004164:	4618      	mov	r0, r3
 8004166:	f7fe ff4a 	bl	8002ffe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800416a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800416c:	3318      	adds	r3, #24
 800416e:	4618      	mov	r0, r3
 8004170:	f7fe ff45 	bl	8002ffe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004176:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004178:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800417a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800417c:	f1c3 0207 	rsb	r2, r3, #7
 8004180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004182:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004188:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800418a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800418c:	2200      	movs	r2, #0
 800418e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004194:	2200      	movs	r2, #0
 8004196:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800419a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800419c:	334c      	adds	r3, #76	@ 0x4c
 800419e:	224c      	movs	r2, #76	@ 0x4c
 80041a0:	2100      	movs	r1, #0
 80041a2:	4618      	mov	r0, r3
 80041a4:	f001 fa06 	bl	80055b4 <memset>
 80041a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041aa:	4a0d      	ldr	r2, [pc, #52]	@ (80041e0 <prvInitialiseNewTask+0x134>)
 80041ac:	651a      	str	r2, [r3, #80]	@ 0x50
 80041ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b0:	4a0c      	ldr	r2, [pc, #48]	@ (80041e4 <prvInitialiseNewTask+0x138>)
 80041b2:	655a      	str	r2, [r3, #84]	@ 0x54
 80041b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b6:	4a0c      	ldr	r2, [pc, #48]	@ (80041e8 <prvInitialiseNewTask+0x13c>)
 80041b8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80041ba:	683a      	ldr	r2, [r7, #0]
 80041bc:	68f9      	ldr	r1, [r7, #12]
 80041be:	69b8      	ldr	r0, [r7, #24]
 80041c0:	f7fe ffae 	bl	8003120 <pxPortInitialiseStack>
 80041c4:	4602      	mov	r2, r0
 80041c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80041ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d002      	beq.n	80041d6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80041d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80041d6:	bf00      	nop
 80041d8:	3720      	adds	r7, #32
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	2000181c 	.word	0x2000181c
 80041e4:	20001884 	.word	0x20001884
 80041e8:	200018ec 	.word	0x200018ec

080041ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80041f4:	f7ff f882 	bl	80032fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80041f8:	4b2a      	ldr	r3, [pc, #168]	@ (80042a4 <prvAddNewTaskToReadyList+0xb8>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	3301      	adds	r3, #1
 80041fe:	4a29      	ldr	r2, [pc, #164]	@ (80042a4 <prvAddNewTaskToReadyList+0xb8>)
 8004200:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004202:	4b29      	ldr	r3, [pc, #164]	@ (80042a8 <prvAddNewTaskToReadyList+0xbc>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d109      	bne.n	800421e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800420a:	4a27      	ldr	r2, [pc, #156]	@ (80042a8 <prvAddNewTaskToReadyList+0xbc>)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004210:	4b24      	ldr	r3, [pc, #144]	@ (80042a4 <prvAddNewTaskToReadyList+0xb8>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d110      	bne.n	800423a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004218:	f000 fc22 	bl	8004a60 <prvInitialiseTaskLists>
 800421c:	e00d      	b.n	800423a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800421e:	4b23      	ldr	r3, [pc, #140]	@ (80042ac <prvAddNewTaskToReadyList+0xc0>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d109      	bne.n	800423a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004226:	4b20      	ldr	r3, [pc, #128]	@ (80042a8 <prvAddNewTaskToReadyList+0xbc>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004230:	429a      	cmp	r2, r3
 8004232:	d802      	bhi.n	800423a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004234:	4a1c      	ldr	r2, [pc, #112]	@ (80042a8 <prvAddNewTaskToReadyList+0xbc>)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800423a:	4b1d      	ldr	r3, [pc, #116]	@ (80042b0 <prvAddNewTaskToReadyList+0xc4>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	3301      	adds	r3, #1
 8004240:	4a1b      	ldr	r2, [pc, #108]	@ (80042b0 <prvAddNewTaskToReadyList+0xc4>)
 8004242:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004248:	2201      	movs	r2, #1
 800424a:	409a      	lsls	r2, r3
 800424c:	4b19      	ldr	r3, [pc, #100]	@ (80042b4 <prvAddNewTaskToReadyList+0xc8>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4313      	orrs	r3, r2
 8004252:	4a18      	ldr	r2, [pc, #96]	@ (80042b4 <prvAddNewTaskToReadyList+0xc8>)
 8004254:	6013      	str	r3, [r2, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800425a:	4613      	mov	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	4413      	add	r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	4a15      	ldr	r2, [pc, #84]	@ (80042b8 <prvAddNewTaskToReadyList+0xcc>)
 8004264:	441a      	add	r2, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	3304      	adds	r3, #4
 800426a:	4619      	mov	r1, r3
 800426c:	4610      	mov	r0, r2
 800426e:	f7fe fed2 	bl	8003016 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004272:	f7ff f873 	bl	800335c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004276:	4b0d      	ldr	r3, [pc, #52]	@ (80042ac <prvAddNewTaskToReadyList+0xc0>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d00e      	beq.n	800429c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800427e:	4b0a      	ldr	r3, [pc, #40]	@ (80042a8 <prvAddNewTaskToReadyList+0xbc>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004288:	429a      	cmp	r2, r3
 800428a:	d207      	bcs.n	800429c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800428c:	4b0b      	ldr	r3, [pc, #44]	@ (80042bc <prvAddNewTaskToReadyList+0xd0>)
 800428e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004292:	601a      	str	r2, [r3, #0]
 8004294:	f3bf 8f4f 	dsb	sy
 8004298:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800429c:	bf00      	nop
 800429e:	3708      	adds	r7, #8
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	200016f4 	.word	0x200016f4
 80042a8:	200015f4 	.word	0x200015f4
 80042ac:	20001700 	.word	0x20001700
 80042b0:	20001710 	.word	0x20001710
 80042b4:	200016fc 	.word	0x200016fc
 80042b8:	200015f8 	.word	0x200015f8
 80042bc:	e000ed04 	.word	0xe000ed04

080042c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80042c8:	2300      	movs	r3, #0
 80042ca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d018      	beq.n	8004304 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80042d2:	4b14      	ldr	r3, [pc, #80]	@ (8004324 <vTaskDelay+0x64>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00b      	beq.n	80042f2 <vTaskDelay+0x32>
	__asm volatile
 80042da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042de:	f383 8811 	msr	BASEPRI, r3
 80042e2:	f3bf 8f6f 	isb	sy
 80042e6:	f3bf 8f4f 	dsb	sy
 80042ea:	60bb      	str	r3, [r7, #8]
}
 80042ec:	bf00      	nop
 80042ee:	bf00      	nop
 80042f0:	e7fd      	b.n	80042ee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80042f2:	f000 f88b 	bl	800440c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80042f6:	2100      	movs	r1, #0
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 fd1b 	bl	8004d34 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80042fe:	f000 f893 	bl	8004428 <xTaskResumeAll>
 8004302:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d107      	bne.n	800431a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800430a:	4b07      	ldr	r3, [pc, #28]	@ (8004328 <vTaskDelay+0x68>)
 800430c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004310:	601a      	str	r2, [r3, #0]
 8004312:	f3bf 8f4f 	dsb	sy
 8004316:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800431a:	bf00      	nop
 800431c:	3710      	adds	r7, #16
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	2000171c 	.word	0x2000171c
 8004328:	e000ed04 	.word	0xe000ed04

0800432c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b08a      	sub	sp, #40	@ 0x28
 8004330:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004332:	2300      	movs	r3, #0
 8004334:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004336:	2300      	movs	r3, #0
 8004338:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800433a:	463a      	mov	r2, r7
 800433c:	1d39      	adds	r1, r7, #4
 800433e:	f107 0308 	add.w	r3, r7, #8
 8004342:	4618      	mov	r0, r3
 8004344:	f7fc f9f4 	bl	8000730 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004348:	6839      	ldr	r1, [r7, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	9202      	str	r2, [sp, #8]
 8004350:	9301      	str	r3, [sp, #4]
 8004352:	2300      	movs	r3, #0
 8004354:	9300      	str	r3, [sp, #0]
 8004356:	2300      	movs	r3, #0
 8004358:	460a      	mov	r2, r1
 800435a:	4924      	ldr	r1, [pc, #144]	@ (80043ec <vTaskStartScheduler+0xc0>)
 800435c:	4824      	ldr	r0, [pc, #144]	@ (80043f0 <vTaskStartScheduler+0xc4>)
 800435e:	f7ff fdff 	bl	8003f60 <xTaskCreateStatic>
 8004362:	4603      	mov	r3, r0
 8004364:	4a23      	ldr	r2, [pc, #140]	@ (80043f4 <vTaskStartScheduler+0xc8>)
 8004366:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004368:	4b22      	ldr	r3, [pc, #136]	@ (80043f4 <vTaskStartScheduler+0xc8>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d002      	beq.n	8004376 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004370:	2301      	movs	r3, #1
 8004372:	617b      	str	r3, [r7, #20]
 8004374:	e001      	b.n	800437a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004376:	2300      	movs	r3, #0
 8004378:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d102      	bne.n	8004386 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004380:	f000 fd3e 	bl	8004e00 <xTimerCreateTimerTask>
 8004384:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	2b01      	cmp	r3, #1
 800438a:	d11b      	bne.n	80043c4 <vTaskStartScheduler+0x98>
	__asm volatile
 800438c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004390:	f383 8811 	msr	BASEPRI, r3
 8004394:	f3bf 8f6f 	isb	sy
 8004398:	f3bf 8f4f 	dsb	sy
 800439c:	613b      	str	r3, [r7, #16]
}
 800439e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80043a0:	4b15      	ldr	r3, [pc, #84]	@ (80043f8 <vTaskStartScheduler+0xcc>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	334c      	adds	r3, #76	@ 0x4c
 80043a6:	4a15      	ldr	r2, [pc, #84]	@ (80043fc <vTaskStartScheduler+0xd0>)
 80043a8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80043aa:	4b15      	ldr	r3, [pc, #84]	@ (8004400 <vTaskStartScheduler+0xd4>)
 80043ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80043b0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80043b2:	4b14      	ldr	r3, [pc, #80]	@ (8004404 <vTaskStartScheduler+0xd8>)
 80043b4:	2201      	movs	r2, #1
 80043b6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80043b8:	4b13      	ldr	r3, [pc, #76]	@ (8004408 <vTaskStartScheduler+0xdc>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80043be:	f7fe ff2b 	bl	8003218 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80043c2:	e00f      	b.n	80043e4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043ca:	d10b      	bne.n	80043e4 <vTaskStartScheduler+0xb8>
	__asm volatile
 80043cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043d0:	f383 8811 	msr	BASEPRI, r3
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	60fb      	str	r3, [r7, #12]
}
 80043de:	bf00      	nop
 80043e0:	bf00      	nop
 80043e2:	e7fd      	b.n	80043e0 <vTaskStartScheduler+0xb4>
}
 80043e4:	bf00      	nop
 80043e6:	3718      	adds	r7, #24
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	08005874 	.word	0x08005874
 80043f0:	08004a31 	.word	0x08004a31
 80043f4:	20001718 	.word	0x20001718
 80043f8:	200015f4 	.word	0x200015f4
 80043fc:	20000010 	.word	0x20000010
 8004400:	20001714 	.word	0x20001714
 8004404:	20001700 	.word	0x20001700
 8004408:	200016f8 	.word	0x200016f8

0800440c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004410:	4b04      	ldr	r3, [pc, #16]	@ (8004424 <vTaskSuspendAll+0x18>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3301      	adds	r3, #1
 8004416:	4a03      	ldr	r2, [pc, #12]	@ (8004424 <vTaskSuspendAll+0x18>)
 8004418:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800441a:	bf00      	nop
 800441c:	46bd      	mov	sp, r7
 800441e:	bc80      	pop	{r7}
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	2000171c 	.word	0x2000171c

08004428 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800442e:	2300      	movs	r3, #0
 8004430:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004432:	2300      	movs	r3, #0
 8004434:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004436:	4b42      	ldr	r3, [pc, #264]	@ (8004540 <xTaskResumeAll+0x118>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d10b      	bne.n	8004456 <xTaskResumeAll+0x2e>
	__asm volatile
 800443e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004442:	f383 8811 	msr	BASEPRI, r3
 8004446:	f3bf 8f6f 	isb	sy
 800444a:	f3bf 8f4f 	dsb	sy
 800444e:	603b      	str	r3, [r7, #0]
}
 8004450:	bf00      	nop
 8004452:	bf00      	nop
 8004454:	e7fd      	b.n	8004452 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004456:	f7fe ff51 	bl	80032fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800445a:	4b39      	ldr	r3, [pc, #228]	@ (8004540 <xTaskResumeAll+0x118>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	3b01      	subs	r3, #1
 8004460:	4a37      	ldr	r2, [pc, #220]	@ (8004540 <xTaskResumeAll+0x118>)
 8004462:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004464:	4b36      	ldr	r3, [pc, #216]	@ (8004540 <xTaskResumeAll+0x118>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d161      	bne.n	8004530 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800446c:	4b35      	ldr	r3, [pc, #212]	@ (8004544 <xTaskResumeAll+0x11c>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d05d      	beq.n	8004530 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004474:	e02e      	b.n	80044d4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004476:	4b34      	ldr	r3, [pc, #208]	@ (8004548 <xTaskResumeAll+0x120>)
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	3318      	adds	r3, #24
 8004482:	4618      	mov	r0, r3
 8004484:	f7fe fe22 	bl	80030cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	3304      	adds	r3, #4
 800448c:	4618      	mov	r0, r3
 800448e:	f7fe fe1d 	bl	80030cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004496:	2201      	movs	r2, #1
 8004498:	409a      	lsls	r2, r3
 800449a:	4b2c      	ldr	r3, [pc, #176]	@ (800454c <xTaskResumeAll+0x124>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4313      	orrs	r3, r2
 80044a0:	4a2a      	ldr	r2, [pc, #168]	@ (800454c <xTaskResumeAll+0x124>)
 80044a2:	6013      	str	r3, [r2, #0]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044a8:	4613      	mov	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	4413      	add	r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	4a27      	ldr	r2, [pc, #156]	@ (8004550 <xTaskResumeAll+0x128>)
 80044b2:	441a      	add	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	3304      	adds	r3, #4
 80044b8:	4619      	mov	r1, r3
 80044ba:	4610      	mov	r0, r2
 80044bc:	f7fe fdab 	bl	8003016 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044c4:	4b23      	ldr	r3, [pc, #140]	@ (8004554 <xTaskResumeAll+0x12c>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d302      	bcc.n	80044d4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80044ce:	4b22      	ldr	r3, [pc, #136]	@ (8004558 <xTaskResumeAll+0x130>)
 80044d0:	2201      	movs	r2, #1
 80044d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80044d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004548 <xTaskResumeAll+0x120>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1cc      	bne.n	8004476 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d001      	beq.n	80044e6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80044e2:	f000 fb61 	bl	8004ba8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80044e6:	4b1d      	ldr	r3, [pc, #116]	@ (800455c <xTaskResumeAll+0x134>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d010      	beq.n	8004514 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80044f2:	f000 f845 	bl	8004580 <xTaskIncrementTick>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80044fc:	4b16      	ldr	r3, [pc, #88]	@ (8004558 <xTaskResumeAll+0x130>)
 80044fe:	2201      	movs	r2, #1
 8004500:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	3b01      	subs	r3, #1
 8004506:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1f1      	bne.n	80044f2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800450e:	4b13      	ldr	r3, [pc, #76]	@ (800455c <xTaskResumeAll+0x134>)
 8004510:	2200      	movs	r2, #0
 8004512:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004514:	4b10      	ldr	r3, [pc, #64]	@ (8004558 <xTaskResumeAll+0x130>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d009      	beq.n	8004530 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800451c:	2301      	movs	r3, #1
 800451e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004520:	4b0f      	ldr	r3, [pc, #60]	@ (8004560 <xTaskResumeAll+0x138>)
 8004522:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004526:	601a      	str	r2, [r3, #0]
 8004528:	f3bf 8f4f 	dsb	sy
 800452c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004530:	f7fe ff14 	bl	800335c <vPortExitCritical>

	return xAlreadyYielded;
 8004534:	68bb      	ldr	r3, [r7, #8]
}
 8004536:	4618      	mov	r0, r3
 8004538:	3710      	adds	r7, #16
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	2000171c 	.word	0x2000171c
 8004544:	200016f4 	.word	0x200016f4
 8004548:	200016b4 	.word	0x200016b4
 800454c:	200016fc 	.word	0x200016fc
 8004550:	200015f8 	.word	0x200015f8
 8004554:	200015f4 	.word	0x200015f4
 8004558:	20001708 	.word	0x20001708
 800455c:	20001704 	.word	0x20001704
 8004560:	e000ed04 	.word	0xe000ed04

08004564 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800456a:	4b04      	ldr	r3, [pc, #16]	@ (800457c <xTaskGetTickCount+0x18>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004570:	687b      	ldr	r3, [r7, #4]
}
 8004572:	4618      	mov	r0, r3
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	bc80      	pop	{r7}
 800457a:	4770      	bx	lr
 800457c:	200016f8 	.word	0x200016f8

08004580 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004586:	2300      	movs	r3, #0
 8004588:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800458a:	4b4f      	ldr	r3, [pc, #316]	@ (80046c8 <xTaskIncrementTick+0x148>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	f040 808f 	bne.w	80046b2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004594:	4b4d      	ldr	r3, [pc, #308]	@ (80046cc <xTaskIncrementTick+0x14c>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3301      	adds	r3, #1
 800459a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800459c:	4a4b      	ldr	r2, [pc, #300]	@ (80046cc <xTaskIncrementTick+0x14c>)
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d121      	bne.n	80045ec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80045a8:	4b49      	ldr	r3, [pc, #292]	@ (80046d0 <xTaskIncrementTick+0x150>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00b      	beq.n	80045ca <xTaskIncrementTick+0x4a>
	__asm volatile
 80045b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045b6:	f383 8811 	msr	BASEPRI, r3
 80045ba:	f3bf 8f6f 	isb	sy
 80045be:	f3bf 8f4f 	dsb	sy
 80045c2:	603b      	str	r3, [r7, #0]
}
 80045c4:	bf00      	nop
 80045c6:	bf00      	nop
 80045c8:	e7fd      	b.n	80045c6 <xTaskIncrementTick+0x46>
 80045ca:	4b41      	ldr	r3, [pc, #260]	@ (80046d0 <xTaskIncrementTick+0x150>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	60fb      	str	r3, [r7, #12]
 80045d0:	4b40      	ldr	r3, [pc, #256]	@ (80046d4 <xTaskIncrementTick+0x154>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a3e      	ldr	r2, [pc, #248]	@ (80046d0 <xTaskIncrementTick+0x150>)
 80045d6:	6013      	str	r3, [r2, #0]
 80045d8:	4a3e      	ldr	r2, [pc, #248]	@ (80046d4 <xTaskIncrementTick+0x154>)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6013      	str	r3, [r2, #0]
 80045de:	4b3e      	ldr	r3, [pc, #248]	@ (80046d8 <xTaskIncrementTick+0x158>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	3301      	adds	r3, #1
 80045e4:	4a3c      	ldr	r2, [pc, #240]	@ (80046d8 <xTaskIncrementTick+0x158>)
 80045e6:	6013      	str	r3, [r2, #0]
 80045e8:	f000 fade 	bl	8004ba8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80045ec:	4b3b      	ldr	r3, [pc, #236]	@ (80046dc <xTaskIncrementTick+0x15c>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d348      	bcc.n	8004688 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045f6:	4b36      	ldr	r3, [pc, #216]	@ (80046d0 <xTaskIncrementTick+0x150>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d104      	bne.n	800460a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004600:	4b36      	ldr	r3, [pc, #216]	@ (80046dc <xTaskIncrementTick+0x15c>)
 8004602:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004606:	601a      	str	r2, [r3, #0]
					break;
 8004608:	e03e      	b.n	8004688 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800460a:	4b31      	ldr	r3, [pc, #196]	@ (80046d0 <xTaskIncrementTick+0x150>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800461a:	693a      	ldr	r2, [r7, #16]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	429a      	cmp	r2, r3
 8004620:	d203      	bcs.n	800462a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004622:	4a2e      	ldr	r2, [pc, #184]	@ (80046dc <xTaskIncrementTick+0x15c>)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004628:	e02e      	b.n	8004688 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	3304      	adds	r3, #4
 800462e:	4618      	mov	r0, r3
 8004630:	f7fe fd4c 	bl	80030cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004638:	2b00      	cmp	r3, #0
 800463a:	d004      	beq.n	8004646 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	3318      	adds	r3, #24
 8004640:	4618      	mov	r0, r3
 8004642:	f7fe fd43 	bl	80030cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464a:	2201      	movs	r2, #1
 800464c:	409a      	lsls	r2, r3
 800464e:	4b24      	ldr	r3, [pc, #144]	@ (80046e0 <xTaskIncrementTick+0x160>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4313      	orrs	r3, r2
 8004654:	4a22      	ldr	r2, [pc, #136]	@ (80046e0 <xTaskIncrementTick+0x160>)
 8004656:	6013      	str	r3, [r2, #0]
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800465c:	4613      	mov	r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	4413      	add	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	4a1f      	ldr	r2, [pc, #124]	@ (80046e4 <xTaskIncrementTick+0x164>)
 8004666:	441a      	add	r2, r3
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	3304      	adds	r3, #4
 800466c:	4619      	mov	r1, r3
 800466e:	4610      	mov	r0, r2
 8004670:	f7fe fcd1 	bl	8003016 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004678:	4b1b      	ldr	r3, [pc, #108]	@ (80046e8 <xTaskIncrementTick+0x168>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800467e:	429a      	cmp	r2, r3
 8004680:	d3b9      	bcc.n	80045f6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004682:	2301      	movs	r3, #1
 8004684:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004686:	e7b6      	b.n	80045f6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004688:	4b17      	ldr	r3, [pc, #92]	@ (80046e8 <xTaskIncrementTick+0x168>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800468e:	4915      	ldr	r1, [pc, #84]	@ (80046e4 <xTaskIncrementTick+0x164>)
 8004690:	4613      	mov	r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	4413      	add	r3, r2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	440b      	add	r3, r1
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d901      	bls.n	80046a4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80046a0:	2301      	movs	r3, #1
 80046a2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80046a4:	4b11      	ldr	r3, [pc, #68]	@ (80046ec <xTaskIncrementTick+0x16c>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d007      	beq.n	80046bc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80046ac:	2301      	movs	r3, #1
 80046ae:	617b      	str	r3, [r7, #20]
 80046b0:	e004      	b.n	80046bc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80046b2:	4b0f      	ldr	r3, [pc, #60]	@ (80046f0 <xTaskIncrementTick+0x170>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	3301      	adds	r3, #1
 80046b8:	4a0d      	ldr	r2, [pc, #52]	@ (80046f0 <xTaskIncrementTick+0x170>)
 80046ba:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80046bc:	697b      	ldr	r3, [r7, #20]
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3718      	adds	r7, #24
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	2000171c 	.word	0x2000171c
 80046cc:	200016f8 	.word	0x200016f8
 80046d0:	200016ac 	.word	0x200016ac
 80046d4:	200016b0 	.word	0x200016b0
 80046d8:	2000170c 	.word	0x2000170c
 80046dc:	20001714 	.word	0x20001714
 80046e0:	200016fc 	.word	0x200016fc
 80046e4:	200015f8 	.word	0x200015f8
 80046e8:	200015f4 	.word	0x200015f4
 80046ec:	20001708 	.word	0x20001708
 80046f0:	20001704 	.word	0x20001704

080046f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80046f4:	b480      	push	{r7}
 80046f6:	b087      	sub	sp, #28
 80046f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80046fa:	4b29      	ldr	r3, [pc, #164]	@ (80047a0 <vTaskSwitchContext+0xac>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d003      	beq.n	800470a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004702:	4b28      	ldr	r3, [pc, #160]	@ (80047a4 <vTaskSwitchContext+0xb0>)
 8004704:	2201      	movs	r2, #1
 8004706:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004708:	e045      	b.n	8004796 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800470a:	4b26      	ldr	r3, [pc, #152]	@ (80047a4 <vTaskSwitchContext+0xb0>)
 800470c:	2200      	movs	r2, #0
 800470e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004710:	4b25      	ldr	r3, [pc, #148]	@ (80047a8 <vTaskSwitchContext+0xb4>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	fab3 f383 	clz	r3, r3
 800471c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800471e:	7afb      	ldrb	r3, [r7, #11]
 8004720:	f1c3 031f 	rsb	r3, r3, #31
 8004724:	617b      	str	r3, [r7, #20]
 8004726:	4921      	ldr	r1, [pc, #132]	@ (80047ac <vTaskSwitchContext+0xb8>)
 8004728:	697a      	ldr	r2, [r7, #20]
 800472a:	4613      	mov	r3, r2
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	4413      	add	r3, r2
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	440b      	add	r3, r1
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d10b      	bne.n	8004752 <vTaskSwitchContext+0x5e>
	__asm volatile
 800473a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800473e:	f383 8811 	msr	BASEPRI, r3
 8004742:	f3bf 8f6f 	isb	sy
 8004746:	f3bf 8f4f 	dsb	sy
 800474a:	607b      	str	r3, [r7, #4]
}
 800474c:	bf00      	nop
 800474e:	bf00      	nop
 8004750:	e7fd      	b.n	800474e <vTaskSwitchContext+0x5a>
 8004752:	697a      	ldr	r2, [r7, #20]
 8004754:	4613      	mov	r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	4413      	add	r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	4a13      	ldr	r2, [pc, #76]	@ (80047ac <vTaskSwitchContext+0xb8>)
 800475e:	4413      	add	r3, r2
 8004760:	613b      	str	r3, [r7, #16]
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	685a      	ldr	r2, [r3, #4]
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	605a      	str	r2, [r3, #4]
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	3308      	adds	r3, #8
 8004774:	429a      	cmp	r2, r3
 8004776:	d104      	bne.n	8004782 <vTaskSwitchContext+0x8e>
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	685a      	ldr	r2, [r3, #4]
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	605a      	str	r2, [r3, #4]
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	4a09      	ldr	r2, [pc, #36]	@ (80047b0 <vTaskSwitchContext+0xbc>)
 800478a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800478c:	4b08      	ldr	r3, [pc, #32]	@ (80047b0 <vTaskSwitchContext+0xbc>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	334c      	adds	r3, #76	@ 0x4c
 8004792:	4a08      	ldr	r2, [pc, #32]	@ (80047b4 <vTaskSwitchContext+0xc0>)
 8004794:	6013      	str	r3, [r2, #0]
}
 8004796:	bf00      	nop
 8004798:	371c      	adds	r7, #28
 800479a:	46bd      	mov	sp, r7
 800479c:	bc80      	pop	{r7}
 800479e:	4770      	bx	lr
 80047a0:	2000171c 	.word	0x2000171c
 80047a4:	20001708 	.word	0x20001708
 80047a8:	200016fc 	.word	0x200016fc
 80047ac:	200015f8 	.word	0x200015f8
 80047b0:	200015f4 	.word	0x200015f4
 80047b4:	20000010 	.word	0x20000010

080047b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10b      	bne.n	80047e0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80047c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047cc:	f383 8811 	msr	BASEPRI, r3
 80047d0:	f3bf 8f6f 	isb	sy
 80047d4:	f3bf 8f4f 	dsb	sy
 80047d8:	60fb      	str	r3, [r7, #12]
}
 80047da:	bf00      	nop
 80047dc:	bf00      	nop
 80047de:	e7fd      	b.n	80047dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80047e0:	4b07      	ldr	r3, [pc, #28]	@ (8004800 <vTaskPlaceOnEventList+0x48>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	3318      	adds	r3, #24
 80047e6:	4619      	mov	r1, r3
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f7fe fc37 	bl	800305c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80047ee:	2101      	movs	r1, #1
 80047f0:	6838      	ldr	r0, [r7, #0]
 80047f2:	f000 fa9f 	bl	8004d34 <prvAddCurrentTaskToDelayedList>
}
 80047f6:	bf00      	nop
 80047f8:	3710      	adds	r7, #16
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	200015f4 	.word	0x200015f4

08004804 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004804:	b580      	push	{r7, lr}
 8004806:	b086      	sub	sp, #24
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10b      	bne.n	800482e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800481a:	f383 8811 	msr	BASEPRI, r3
 800481e:	f3bf 8f6f 	isb	sy
 8004822:	f3bf 8f4f 	dsb	sy
 8004826:	617b      	str	r3, [r7, #20]
}
 8004828:	bf00      	nop
 800482a:	bf00      	nop
 800482c:	e7fd      	b.n	800482a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800482e:	4b0a      	ldr	r3, [pc, #40]	@ (8004858 <vTaskPlaceOnEventListRestricted+0x54>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	3318      	adds	r3, #24
 8004834:	4619      	mov	r1, r3
 8004836:	68f8      	ldr	r0, [r7, #12]
 8004838:	f7fe fbed 	bl	8003016 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d002      	beq.n	8004848 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004842:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004846:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004848:	6879      	ldr	r1, [r7, #4]
 800484a:	68b8      	ldr	r0, [r7, #8]
 800484c:	f000 fa72 	bl	8004d34 <prvAddCurrentTaskToDelayedList>
	}
 8004850:	bf00      	nop
 8004852:	3718      	adds	r7, #24
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	200015f4 	.word	0x200015f4

0800485c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10b      	bne.n	800488a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004876:	f383 8811 	msr	BASEPRI, r3
 800487a:	f3bf 8f6f 	isb	sy
 800487e:	f3bf 8f4f 	dsb	sy
 8004882:	60fb      	str	r3, [r7, #12]
}
 8004884:	bf00      	nop
 8004886:	bf00      	nop
 8004888:	e7fd      	b.n	8004886 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	3318      	adds	r3, #24
 800488e:	4618      	mov	r0, r3
 8004890:	f7fe fc1c 	bl	80030cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004894:	4b1d      	ldr	r3, [pc, #116]	@ (800490c <xTaskRemoveFromEventList+0xb0>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d11c      	bne.n	80048d6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	3304      	adds	r3, #4
 80048a0:	4618      	mov	r0, r3
 80048a2:	f7fe fc13 	bl	80030cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048aa:	2201      	movs	r2, #1
 80048ac:	409a      	lsls	r2, r3
 80048ae:	4b18      	ldr	r3, [pc, #96]	@ (8004910 <xTaskRemoveFromEventList+0xb4>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	4a16      	ldr	r2, [pc, #88]	@ (8004910 <xTaskRemoveFromEventList+0xb4>)
 80048b6:	6013      	str	r3, [r2, #0]
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048bc:	4613      	mov	r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	4413      	add	r3, r2
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4a13      	ldr	r2, [pc, #76]	@ (8004914 <xTaskRemoveFromEventList+0xb8>)
 80048c6:	441a      	add	r2, r3
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	3304      	adds	r3, #4
 80048cc:	4619      	mov	r1, r3
 80048ce:	4610      	mov	r0, r2
 80048d0:	f7fe fba1 	bl	8003016 <vListInsertEnd>
 80048d4:	e005      	b.n	80048e2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	3318      	adds	r3, #24
 80048da:	4619      	mov	r1, r3
 80048dc:	480e      	ldr	r0, [pc, #56]	@ (8004918 <xTaskRemoveFromEventList+0xbc>)
 80048de:	f7fe fb9a 	bl	8003016 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048e6:	4b0d      	ldr	r3, [pc, #52]	@ (800491c <xTaskRemoveFromEventList+0xc0>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d905      	bls.n	80048fc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80048f0:	2301      	movs	r3, #1
 80048f2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80048f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004920 <xTaskRemoveFromEventList+0xc4>)
 80048f6:	2201      	movs	r2, #1
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	e001      	b.n	8004900 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80048fc:	2300      	movs	r3, #0
 80048fe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004900:	697b      	ldr	r3, [r7, #20]
}
 8004902:	4618      	mov	r0, r3
 8004904:	3718      	adds	r7, #24
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	2000171c 	.word	0x2000171c
 8004910:	200016fc 	.word	0x200016fc
 8004914:	200015f8 	.word	0x200015f8
 8004918:	200016b4 	.word	0x200016b4
 800491c:	200015f4 	.word	0x200015f4
 8004920:	20001708 	.word	0x20001708

08004924 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800492c:	4b06      	ldr	r3, [pc, #24]	@ (8004948 <vTaskInternalSetTimeOutState+0x24>)
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004934:	4b05      	ldr	r3, [pc, #20]	@ (800494c <vTaskInternalSetTimeOutState+0x28>)
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	605a      	str	r2, [r3, #4]
}
 800493c:	bf00      	nop
 800493e:	370c      	adds	r7, #12
 8004940:	46bd      	mov	sp, r7
 8004942:	bc80      	pop	{r7}
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	2000170c 	.word	0x2000170c
 800494c:	200016f8 	.word	0x200016f8

08004950 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b088      	sub	sp, #32
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d10b      	bne.n	8004978 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004964:	f383 8811 	msr	BASEPRI, r3
 8004968:	f3bf 8f6f 	isb	sy
 800496c:	f3bf 8f4f 	dsb	sy
 8004970:	613b      	str	r3, [r7, #16]
}
 8004972:	bf00      	nop
 8004974:	bf00      	nop
 8004976:	e7fd      	b.n	8004974 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10b      	bne.n	8004996 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800497e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004982:	f383 8811 	msr	BASEPRI, r3
 8004986:	f3bf 8f6f 	isb	sy
 800498a:	f3bf 8f4f 	dsb	sy
 800498e:	60fb      	str	r3, [r7, #12]
}
 8004990:	bf00      	nop
 8004992:	bf00      	nop
 8004994:	e7fd      	b.n	8004992 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004996:	f7fe fcb1 	bl	80032fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800499a:	4b1d      	ldr	r3, [pc, #116]	@ (8004a10 <xTaskCheckForTimeOut+0xc0>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	69ba      	ldr	r2, [r7, #24]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049b2:	d102      	bne.n	80049ba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80049b4:	2300      	movs	r3, #0
 80049b6:	61fb      	str	r3, [r7, #28]
 80049b8:	e023      	b.n	8004a02 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	4b15      	ldr	r3, [pc, #84]	@ (8004a14 <xTaskCheckForTimeOut+0xc4>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d007      	beq.n	80049d6 <xTaskCheckForTimeOut+0x86>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	69ba      	ldr	r2, [r7, #24]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d302      	bcc.n	80049d6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80049d0:	2301      	movs	r3, #1
 80049d2:	61fb      	str	r3, [r7, #28]
 80049d4:	e015      	b.n	8004a02 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	697a      	ldr	r2, [r7, #20]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d20b      	bcs.n	80049f8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	1ad2      	subs	r2, r2, r3
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f7ff ff99 	bl	8004924 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80049f2:	2300      	movs	r3, #0
 80049f4:	61fb      	str	r3, [r7, #28]
 80049f6:	e004      	b.n	8004a02 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	2200      	movs	r2, #0
 80049fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80049fe:	2301      	movs	r3, #1
 8004a00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004a02:	f7fe fcab 	bl	800335c <vPortExitCritical>

	return xReturn;
 8004a06:	69fb      	ldr	r3, [r7, #28]
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3720      	adds	r7, #32
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	200016f8 	.word	0x200016f8
 8004a14:	2000170c 	.word	0x2000170c

08004a18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004a18:	b480      	push	{r7}
 8004a1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004a1c:	4b03      	ldr	r3, [pc, #12]	@ (8004a2c <vTaskMissedYield+0x14>)
 8004a1e:	2201      	movs	r2, #1
 8004a20:	601a      	str	r2, [r3, #0]
}
 8004a22:	bf00      	nop
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bc80      	pop	{r7}
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	20001708 	.word	0x20001708

08004a30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004a38:	f000 f852 	bl	8004ae0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004a3c:	4b06      	ldr	r3, [pc, #24]	@ (8004a58 <prvIdleTask+0x28>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d9f9      	bls.n	8004a38 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004a44:	4b05      	ldr	r3, [pc, #20]	@ (8004a5c <prvIdleTask+0x2c>)
 8004a46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	f3bf 8f4f 	dsb	sy
 8004a50:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004a54:	e7f0      	b.n	8004a38 <prvIdleTask+0x8>
 8004a56:	bf00      	nop
 8004a58:	200015f8 	.word	0x200015f8
 8004a5c:	e000ed04 	.word	0xe000ed04

08004a60 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004a66:	2300      	movs	r3, #0
 8004a68:	607b      	str	r3, [r7, #4]
 8004a6a:	e00c      	b.n	8004a86 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	4413      	add	r3, r2
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	4a12      	ldr	r2, [pc, #72]	@ (8004ac0 <prvInitialiseTaskLists+0x60>)
 8004a78:	4413      	add	r3, r2
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fe faa0 	bl	8002fc0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	3301      	adds	r3, #1
 8004a84:	607b      	str	r3, [r7, #4]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2b06      	cmp	r3, #6
 8004a8a:	d9ef      	bls.n	8004a6c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004a8c:	480d      	ldr	r0, [pc, #52]	@ (8004ac4 <prvInitialiseTaskLists+0x64>)
 8004a8e:	f7fe fa97 	bl	8002fc0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004a92:	480d      	ldr	r0, [pc, #52]	@ (8004ac8 <prvInitialiseTaskLists+0x68>)
 8004a94:	f7fe fa94 	bl	8002fc0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004a98:	480c      	ldr	r0, [pc, #48]	@ (8004acc <prvInitialiseTaskLists+0x6c>)
 8004a9a:	f7fe fa91 	bl	8002fc0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004a9e:	480c      	ldr	r0, [pc, #48]	@ (8004ad0 <prvInitialiseTaskLists+0x70>)
 8004aa0:	f7fe fa8e 	bl	8002fc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004aa4:	480b      	ldr	r0, [pc, #44]	@ (8004ad4 <prvInitialiseTaskLists+0x74>)
 8004aa6:	f7fe fa8b 	bl	8002fc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8004ad8 <prvInitialiseTaskLists+0x78>)
 8004aac:	4a05      	ldr	r2, [pc, #20]	@ (8004ac4 <prvInitialiseTaskLists+0x64>)
 8004aae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8004adc <prvInitialiseTaskLists+0x7c>)
 8004ab2:	4a05      	ldr	r2, [pc, #20]	@ (8004ac8 <prvInitialiseTaskLists+0x68>)
 8004ab4:	601a      	str	r2, [r3, #0]
}
 8004ab6:	bf00      	nop
 8004ab8:	3708      	adds	r7, #8
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	200015f8 	.word	0x200015f8
 8004ac4:	20001684 	.word	0x20001684
 8004ac8:	20001698 	.word	0x20001698
 8004acc:	200016b4 	.word	0x200016b4
 8004ad0:	200016c8 	.word	0x200016c8
 8004ad4:	200016e0 	.word	0x200016e0
 8004ad8:	200016ac 	.word	0x200016ac
 8004adc:	200016b0 	.word	0x200016b0

08004ae0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004ae6:	e019      	b.n	8004b1c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004ae8:	f7fe fc08 	bl	80032fc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004aec:	4b10      	ldr	r3, [pc, #64]	@ (8004b30 <prvCheckTasksWaitingTermination+0x50>)
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	3304      	adds	r3, #4
 8004af8:	4618      	mov	r0, r3
 8004afa:	f7fe fae7 	bl	80030cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004afe:	4b0d      	ldr	r3, [pc, #52]	@ (8004b34 <prvCheckTasksWaitingTermination+0x54>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	3b01      	subs	r3, #1
 8004b04:	4a0b      	ldr	r2, [pc, #44]	@ (8004b34 <prvCheckTasksWaitingTermination+0x54>)
 8004b06:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004b08:	4b0b      	ldr	r3, [pc, #44]	@ (8004b38 <prvCheckTasksWaitingTermination+0x58>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	4a0a      	ldr	r2, [pc, #40]	@ (8004b38 <prvCheckTasksWaitingTermination+0x58>)
 8004b10:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004b12:	f7fe fc23 	bl	800335c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f810 	bl	8004b3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b1c:	4b06      	ldr	r3, [pc, #24]	@ (8004b38 <prvCheckTasksWaitingTermination+0x58>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1e1      	bne.n	8004ae8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004b24:	bf00      	nop
 8004b26:	bf00      	nop
 8004b28:	3708      	adds	r7, #8
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	200016c8 	.word	0x200016c8
 8004b34:	200016f4 	.word	0x200016f4
 8004b38:	200016dc 	.word	0x200016dc

08004b3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	334c      	adds	r3, #76	@ 0x4c
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f000 fd3b 	bl	80055c4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d108      	bne.n	8004b6a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7fe f911 	bl	8002d84 <vPortFree>
				vPortFree( pxTCB );
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fe f90e 	bl	8002d84 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004b68:	e019      	b.n	8004b9e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d103      	bne.n	8004b7c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f7fe f905 	bl	8002d84 <vPortFree>
	}
 8004b7a:	e010      	b.n	8004b9e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d00b      	beq.n	8004b9e <prvDeleteTCB+0x62>
	__asm volatile
 8004b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b8a:	f383 8811 	msr	BASEPRI, r3
 8004b8e:	f3bf 8f6f 	isb	sy
 8004b92:	f3bf 8f4f 	dsb	sy
 8004b96:	60fb      	str	r3, [r7, #12]
}
 8004b98:	bf00      	nop
 8004b9a:	bf00      	nop
 8004b9c:	e7fd      	b.n	8004b9a <prvDeleteTCB+0x5e>
	}
 8004b9e:	bf00      	nop
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
	...

08004ba8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004bae:	4b0c      	ldr	r3, [pc, #48]	@ (8004be0 <prvResetNextTaskUnblockTime+0x38>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d104      	bne.n	8004bc2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004be4 <prvResetNextTaskUnblockTime+0x3c>)
 8004bba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004bbe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004bc0:	e008      	b.n	8004bd4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bc2:	4b07      	ldr	r3, [pc, #28]	@ (8004be0 <prvResetNextTaskUnblockTime+0x38>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	4a04      	ldr	r2, [pc, #16]	@ (8004be4 <prvResetNextTaskUnblockTime+0x3c>)
 8004bd2:	6013      	str	r3, [r2, #0]
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bc80      	pop	{r7}
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	200016ac 	.word	0x200016ac
 8004be4:	20001714 	.word	0x20001714

08004be8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004bee:	4b0b      	ldr	r3, [pc, #44]	@ (8004c1c <xTaskGetSchedulerState+0x34>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d102      	bne.n	8004bfc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	607b      	str	r3, [r7, #4]
 8004bfa:	e008      	b.n	8004c0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004bfc:	4b08      	ldr	r3, [pc, #32]	@ (8004c20 <xTaskGetSchedulerState+0x38>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d102      	bne.n	8004c0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004c04:	2302      	movs	r3, #2
 8004c06:	607b      	str	r3, [r7, #4]
 8004c08:	e001      	b.n	8004c0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004c0e:	687b      	ldr	r3, [r7, #4]
	}
 8004c10:	4618      	mov	r0, r3
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bc80      	pop	{r7}
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	20001700 	.word	0x20001700
 8004c20:	2000171c 	.word	0x2000171c

08004c24 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004c30:	2300      	movs	r3, #0
 8004c32:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d070      	beq.n	8004d1c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004c3a:	4b3b      	ldr	r3, [pc, #236]	@ (8004d28 <xTaskPriorityDisinherit+0x104>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d00b      	beq.n	8004c5c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c48:	f383 8811 	msr	BASEPRI, r3
 8004c4c:	f3bf 8f6f 	isb	sy
 8004c50:	f3bf 8f4f 	dsb	sy
 8004c54:	60fb      	str	r3, [r7, #12]
}
 8004c56:	bf00      	nop
 8004c58:	bf00      	nop
 8004c5a:	e7fd      	b.n	8004c58 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d10b      	bne.n	8004c7c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c68:	f383 8811 	msr	BASEPRI, r3
 8004c6c:	f3bf 8f6f 	isb	sy
 8004c70:	f3bf 8f4f 	dsb	sy
 8004c74:	60bb      	str	r3, [r7, #8]
}
 8004c76:	bf00      	nop
 8004c78:	bf00      	nop
 8004c7a:	e7fd      	b.n	8004c78 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c80:	1e5a      	subs	r2, r3, #1
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d044      	beq.n	8004d1c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d140      	bne.n	8004d1c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	3304      	adds	r3, #4
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7fe fa14 	bl	80030cc <uxListRemove>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d115      	bne.n	8004cd6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cae:	491f      	ldr	r1, [pc, #124]	@ (8004d2c <xTaskPriorityDisinherit+0x108>)
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	4413      	add	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	440b      	add	r3, r1
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d10a      	bne.n	8004cd6 <xTaskPriorityDisinherit+0xb2>
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cca:	43da      	mvns	r2, r3
 8004ccc:	4b18      	ldr	r3, [pc, #96]	@ (8004d30 <xTaskPriorityDisinherit+0x10c>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	4a17      	ldr	r2, [pc, #92]	@ (8004d30 <xTaskPriorityDisinherit+0x10c>)
 8004cd4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce2:	f1c3 0207 	rsb	r2, r3, #7
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cee:	2201      	movs	r2, #1
 8004cf0:	409a      	lsls	r2, r3
 8004cf2:	4b0f      	ldr	r3, [pc, #60]	@ (8004d30 <xTaskPriorityDisinherit+0x10c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	4a0d      	ldr	r2, [pc, #52]	@ (8004d30 <xTaskPriorityDisinherit+0x10c>)
 8004cfa:	6013      	str	r3, [r2, #0]
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d00:	4613      	mov	r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4413      	add	r3, r2
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	4a08      	ldr	r2, [pc, #32]	@ (8004d2c <xTaskPriorityDisinherit+0x108>)
 8004d0a:	441a      	add	r2, r3
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	3304      	adds	r3, #4
 8004d10:	4619      	mov	r1, r3
 8004d12:	4610      	mov	r0, r2
 8004d14:	f7fe f97f 	bl	8003016 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004d1c:	697b      	ldr	r3, [r7, #20]
	}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	200015f4 	.word	0x200015f4
 8004d2c:	200015f8 	.word	0x200015f8
 8004d30:	200016fc 	.word	0x200016fc

08004d34 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004d3e:	4b29      	ldr	r3, [pc, #164]	@ (8004de4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d44:	4b28      	ldr	r3, [pc, #160]	@ (8004de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	3304      	adds	r3, #4
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f7fe f9be 	bl	80030cc <uxListRemove>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d10b      	bne.n	8004d6e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004d56:	4b24      	ldr	r3, [pc, #144]	@ (8004de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d62:	43da      	mvns	r2, r3
 8004d64:	4b21      	ldr	r3, [pc, #132]	@ (8004dec <prvAddCurrentTaskToDelayedList+0xb8>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4013      	ands	r3, r2
 8004d6a:	4a20      	ldr	r2, [pc, #128]	@ (8004dec <prvAddCurrentTaskToDelayedList+0xb8>)
 8004d6c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d74:	d10a      	bne.n	8004d8c <prvAddCurrentTaskToDelayedList+0x58>
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d007      	beq.n	8004d8c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8004de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	3304      	adds	r3, #4
 8004d82:	4619      	mov	r1, r3
 8004d84:	481a      	ldr	r0, [pc, #104]	@ (8004df0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004d86:	f7fe f946 	bl	8003016 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004d8a:	e026      	b.n	8004dda <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4413      	add	r3, r2
 8004d92:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004d94:	4b14      	ldr	r3, [pc, #80]	@ (8004de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004d9c:	68ba      	ldr	r2, [r7, #8]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d209      	bcs.n	8004db8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004da4:	4b13      	ldr	r3, [pc, #76]	@ (8004df4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	4b0f      	ldr	r3, [pc, #60]	@ (8004de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	3304      	adds	r3, #4
 8004dae:	4619      	mov	r1, r3
 8004db0:	4610      	mov	r0, r2
 8004db2:	f7fe f953 	bl	800305c <vListInsert>
}
 8004db6:	e010      	b.n	8004dda <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004db8:	4b0f      	ldr	r3, [pc, #60]	@ (8004df8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8004de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	3304      	adds	r3, #4
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	4610      	mov	r0, r2
 8004dc6:	f7fe f949 	bl	800305c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004dca:	4b0c      	ldr	r3, [pc, #48]	@ (8004dfc <prvAddCurrentTaskToDelayedList+0xc8>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d202      	bcs.n	8004dda <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004dd4:	4a09      	ldr	r2, [pc, #36]	@ (8004dfc <prvAddCurrentTaskToDelayedList+0xc8>)
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	6013      	str	r3, [r2, #0]
}
 8004dda:	bf00      	nop
 8004ddc:	3710      	adds	r7, #16
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	200016f8 	.word	0x200016f8
 8004de8:	200015f4 	.word	0x200015f4
 8004dec:	200016fc 	.word	0x200016fc
 8004df0:	200016e0 	.word	0x200016e0
 8004df4:	200016b0 	.word	0x200016b0
 8004df8:	200016ac 	.word	0x200016ac
 8004dfc:	20001714 	.word	0x20001714

08004e00 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b08a      	sub	sp, #40	@ 0x28
 8004e04:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004e06:	2300      	movs	r3, #0
 8004e08:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004e0a:	f000 fb93 	bl	8005534 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004e0e:	4b1d      	ldr	r3, [pc, #116]	@ (8004e84 <xTimerCreateTimerTask+0x84>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d021      	beq.n	8004e5a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004e16:	2300      	movs	r3, #0
 8004e18:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004e1e:	1d3a      	adds	r2, r7, #4
 8004e20:	f107 0108 	add.w	r1, r7, #8
 8004e24:	f107 030c 	add.w	r3, r7, #12
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7fb fc99 	bl	8000760 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004e2e:	6879      	ldr	r1, [r7, #4]
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	9202      	str	r2, [sp, #8]
 8004e36:	9301      	str	r3, [sp, #4]
 8004e38:	2302      	movs	r3, #2
 8004e3a:	9300      	str	r3, [sp, #0]
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	460a      	mov	r2, r1
 8004e40:	4911      	ldr	r1, [pc, #68]	@ (8004e88 <xTimerCreateTimerTask+0x88>)
 8004e42:	4812      	ldr	r0, [pc, #72]	@ (8004e8c <xTimerCreateTimerTask+0x8c>)
 8004e44:	f7ff f88c 	bl	8003f60 <xTaskCreateStatic>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	4a11      	ldr	r2, [pc, #68]	@ (8004e90 <xTimerCreateTimerTask+0x90>)
 8004e4c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004e4e:	4b10      	ldr	r3, [pc, #64]	@ (8004e90 <xTimerCreateTimerTask+0x90>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004e56:	2301      	movs	r3, #1
 8004e58:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10b      	bne.n	8004e78 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e64:	f383 8811 	msr	BASEPRI, r3
 8004e68:	f3bf 8f6f 	isb	sy
 8004e6c:	f3bf 8f4f 	dsb	sy
 8004e70:	613b      	str	r3, [r7, #16]
}
 8004e72:	bf00      	nop
 8004e74:	bf00      	nop
 8004e76:	e7fd      	b.n	8004e74 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004e78:	697b      	ldr	r3, [r7, #20]
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	20001750 	.word	0x20001750
 8004e88:	0800587c 	.word	0x0800587c
 8004e8c:	08005109 	.word	0x08005109
 8004e90:	20001754 	.word	0x20001754

08004e94 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b088      	sub	sp, #32
 8004e98:	af02      	add	r7, sp, #8
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]
 8004ea0:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8004ea2:	2028      	movs	r0, #40	@ 0x28
 8004ea4:	f7fd fea0 	bl	8002be8 <pvPortMalloc>
 8004ea8:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00d      	beq.n	8004ecc <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	9301      	str	r3, [sp, #4]
 8004ebc:	6a3b      	ldr	r3, [r7, #32]
 8004ebe:	9300      	str	r3, [sp, #0]
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	68b9      	ldr	r1, [r7, #8]
 8004ec6:	68f8      	ldr	r0, [r7, #12]
 8004ec8:	f000 f845 	bl	8004f56 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8004ecc:	697b      	ldr	r3, [r7, #20]
	}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b08a      	sub	sp, #40	@ 0x28
 8004eda:	af02      	add	r7, sp, #8
 8004edc:	60f8      	str	r0, [r7, #12]
 8004ede:	60b9      	str	r1, [r7, #8]
 8004ee0:	607a      	str	r2, [r7, #4]
 8004ee2:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8004ee4:	2328      	movs	r3, #40	@ 0x28
 8004ee6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	2b28      	cmp	r3, #40	@ 0x28
 8004eec:	d00b      	beq.n	8004f06 <xTimerCreateStatic+0x30>
	__asm volatile
 8004eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef2:	f383 8811 	msr	BASEPRI, r3
 8004ef6:	f3bf 8f6f 	isb	sy
 8004efa:	f3bf 8f4f 	dsb	sy
 8004efe:	61bb      	str	r3, [r7, #24]
}
 8004f00:	bf00      	nop
 8004f02:	bf00      	nop
 8004f04:	e7fd      	b.n	8004f02 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004f06:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8004f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d10b      	bne.n	8004f26 <xTimerCreateStatic+0x50>
	__asm volatile
 8004f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f12:	f383 8811 	msr	BASEPRI, r3
 8004f16:	f3bf 8f6f 	isb	sy
 8004f1a:	f3bf 8f4f 	dsb	sy
 8004f1e:	617b      	str	r3, [r7, #20]
}
 8004f20:	bf00      	nop
 8004f22:	bf00      	nop
 8004f24:	e7fd      	b.n	8004f22 <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8004f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f28:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d00d      	beq.n	8004f4c <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	2202      	movs	r2, #2
 8004f34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	9301      	str	r3, [sp, #4]
 8004f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f3e:	9300      	str	r3, [sp, #0]
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	68b9      	ldr	r1, [r7, #8]
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f000 f805 	bl	8004f56 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8004f4c:	69fb      	ldr	r3, [r7, #28]
	}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3720      	adds	r7, #32
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b086      	sub	sp, #24
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	60f8      	str	r0, [r7, #12]
 8004f5e:	60b9      	str	r1, [r7, #8]
 8004f60:	607a      	str	r2, [r7, #4]
 8004f62:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10b      	bne.n	8004f82 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8004f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6e:	f383 8811 	msr	BASEPRI, r3
 8004f72:	f3bf 8f6f 	isb	sy
 8004f76:	f3bf 8f4f 	dsb	sy
 8004f7a:	617b      	str	r3, [r7, #20]
}
 8004f7c:	bf00      	nop
 8004f7e:	bf00      	nop
 8004f80:	e7fd      	b.n	8004f7e <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8004f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d01e      	beq.n	8004fc6 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8004f88:	f000 fad4 	bl	8005534 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8004f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f94:	68ba      	ldr	r2, [r7, #8]
 8004f96:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8004f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9a:	683a      	ldr	r2, [r7, #0]
 8004f9c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8004f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa0:	6a3a      	ldr	r2, [r7, #32]
 8004fa2:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8004fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa6:	3304      	adds	r3, #4
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7fe f828 	bl	8002ffe <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d008      	beq.n	8004fc6 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8004fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004fba:	f043 0304 	orr.w	r3, r3, #4
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8004fc6:	bf00      	nop
 8004fc8:	3718      	adds	r7, #24
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
	...

08004fd0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b08a      	sub	sp, #40	@ 0x28
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	60b9      	str	r1, [r7, #8]
 8004fda:	607a      	str	r2, [r7, #4]
 8004fdc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d10b      	bne.n	8005000 <xTimerGenericCommand+0x30>
	__asm volatile
 8004fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fec:	f383 8811 	msr	BASEPRI, r3
 8004ff0:	f3bf 8f6f 	isb	sy
 8004ff4:	f3bf 8f4f 	dsb	sy
 8004ff8:	623b      	str	r3, [r7, #32]
}
 8004ffa:	bf00      	nop
 8004ffc:	bf00      	nop
 8004ffe:	e7fd      	b.n	8004ffc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005000:	4b19      	ldr	r3, [pc, #100]	@ (8005068 <xTimerGenericCommand+0x98>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d02a      	beq.n	800505e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	2b05      	cmp	r3, #5
 8005018:	dc18      	bgt.n	800504c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800501a:	f7ff fde5 	bl	8004be8 <xTaskGetSchedulerState>
 800501e:	4603      	mov	r3, r0
 8005020:	2b02      	cmp	r3, #2
 8005022:	d109      	bne.n	8005038 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005024:	4b10      	ldr	r3, [pc, #64]	@ (8005068 <xTimerGenericCommand+0x98>)
 8005026:	6818      	ldr	r0, [r3, #0]
 8005028:	f107 0114 	add.w	r1, r7, #20
 800502c:	2300      	movs	r3, #0
 800502e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005030:	f7fe fba8 	bl	8003784 <xQueueGenericSend>
 8005034:	6278      	str	r0, [r7, #36]	@ 0x24
 8005036:	e012      	b.n	800505e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005038:	4b0b      	ldr	r3, [pc, #44]	@ (8005068 <xTimerGenericCommand+0x98>)
 800503a:	6818      	ldr	r0, [r3, #0]
 800503c:	f107 0114 	add.w	r1, r7, #20
 8005040:	2300      	movs	r3, #0
 8005042:	2200      	movs	r2, #0
 8005044:	f7fe fb9e 	bl	8003784 <xQueueGenericSend>
 8005048:	6278      	str	r0, [r7, #36]	@ 0x24
 800504a:	e008      	b.n	800505e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800504c:	4b06      	ldr	r3, [pc, #24]	@ (8005068 <xTimerGenericCommand+0x98>)
 800504e:	6818      	ldr	r0, [r3, #0]
 8005050:	f107 0114 	add.w	r1, r7, #20
 8005054:	2300      	movs	r3, #0
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	f7fe fc96 	bl	8003988 <xQueueGenericSendFromISR>
 800505c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005060:	4618      	mov	r0, r3
 8005062:	3728      	adds	r7, #40	@ 0x28
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	20001750 	.word	0x20001750

0800506c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b088      	sub	sp, #32
 8005070:	af02      	add	r7, sp, #8
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005076:	4b23      	ldr	r3, [pc, #140]	@ (8005104 <prvProcessExpiredTimer+0x98>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	3304      	adds	r3, #4
 8005084:	4618      	mov	r0, r3
 8005086:	f7fe f821 	bl	80030cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005090:	f003 0304 	and.w	r3, r3, #4
 8005094:	2b00      	cmp	r3, #0
 8005096:	d023      	beq.n	80050e0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	699a      	ldr	r2, [r3, #24]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	18d1      	adds	r1, r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	683a      	ldr	r2, [r7, #0]
 80050a4:	6978      	ldr	r0, [r7, #20]
 80050a6:	f000 f8d3 	bl	8005250 <prvInsertTimerInActiveList>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d020      	beq.n	80050f2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80050b0:	2300      	movs	r3, #0
 80050b2:	9300      	str	r3, [sp, #0]
 80050b4:	2300      	movs	r3, #0
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	2100      	movs	r1, #0
 80050ba:	6978      	ldr	r0, [r7, #20]
 80050bc:	f7ff ff88 	bl	8004fd0 <xTimerGenericCommand>
 80050c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d114      	bne.n	80050f2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80050c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050cc:	f383 8811 	msr	BASEPRI, r3
 80050d0:	f3bf 8f6f 	isb	sy
 80050d4:	f3bf 8f4f 	dsb	sy
 80050d8:	60fb      	str	r3, [r7, #12]
}
 80050da:	bf00      	nop
 80050dc:	bf00      	nop
 80050de:	e7fd      	b.n	80050dc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80050e6:	f023 0301 	bic.w	r3, r3, #1
 80050ea:	b2da      	uxtb	r2, r3
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	6a1b      	ldr	r3, [r3, #32]
 80050f6:	6978      	ldr	r0, [r7, #20]
 80050f8:	4798      	blx	r3
}
 80050fa:	bf00      	nop
 80050fc:	3718      	adds	r7, #24
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	20001748 	.word	0x20001748

08005108 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005110:	f107 0308 	add.w	r3, r7, #8
 8005114:	4618      	mov	r0, r3
 8005116:	f000 f859 	bl	80051cc <prvGetNextExpireTime>
 800511a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	4619      	mov	r1, r3
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 f805 	bl	8005130 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005126:	f000 f8d5 	bl	80052d4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800512a:	bf00      	nop
 800512c:	e7f0      	b.n	8005110 <prvTimerTask+0x8>
	...

08005130 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800513a:	f7ff f967 	bl	800440c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800513e:	f107 0308 	add.w	r3, r7, #8
 8005142:	4618      	mov	r0, r3
 8005144:	f000 f864 	bl	8005210 <prvSampleTimeNow>
 8005148:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d130      	bne.n	80051b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10a      	bne.n	800516c <prvProcessTimerOrBlockTask+0x3c>
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	429a      	cmp	r2, r3
 800515c:	d806      	bhi.n	800516c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800515e:	f7ff f963 	bl	8004428 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005162:	68f9      	ldr	r1, [r7, #12]
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f7ff ff81 	bl	800506c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800516a:	e024      	b.n	80051b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d008      	beq.n	8005184 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005172:	4b13      	ldr	r3, [pc, #76]	@ (80051c0 <prvProcessTimerOrBlockTask+0x90>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <prvProcessTimerOrBlockTask+0x50>
 800517c:	2301      	movs	r3, #1
 800517e:	e000      	b.n	8005182 <prvProcessTimerOrBlockTask+0x52>
 8005180:	2300      	movs	r3, #0
 8005182:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005184:	4b0f      	ldr	r3, [pc, #60]	@ (80051c4 <prvProcessTimerOrBlockTask+0x94>)
 8005186:	6818      	ldr	r0, [r3, #0]
 8005188:	687a      	ldr	r2, [r7, #4]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	4619      	mov	r1, r3
 8005192:	f7fe feb1 	bl	8003ef8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005196:	f7ff f947 	bl	8004428 <xTaskResumeAll>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10a      	bne.n	80051b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80051a0:	4b09      	ldr	r3, [pc, #36]	@ (80051c8 <prvProcessTimerOrBlockTask+0x98>)
 80051a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051a6:	601a      	str	r2, [r3, #0]
 80051a8:	f3bf 8f4f 	dsb	sy
 80051ac:	f3bf 8f6f 	isb	sy
}
 80051b0:	e001      	b.n	80051b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80051b2:	f7ff f939 	bl	8004428 <xTaskResumeAll>
}
 80051b6:	bf00      	nop
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	2000174c 	.word	0x2000174c
 80051c4:	20001750 	.word	0x20001750
 80051c8:	e000ed04 	.word	0xe000ed04

080051cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80051d4:	4b0d      	ldr	r3, [pc, #52]	@ (800520c <prvGetNextExpireTime+0x40>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <prvGetNextExpireTime+0x16>
 80051de:	2201      	movs	r2, #1
 80051e0:	e000      	b.n	80051e4 <prvGetNextExpireTime+0x18>
 80051e2:	2200      	movs	r2, #0
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d105      	bne.n	80051fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80051f0:	4b06      	ldr	r3, [pc, #24]	@ (800520c <prvGetNextExpireTime+0x40>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	60fb      	str	r3, [r7, #12]
 80051fa:	e001      	b.n	8005200 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80051fc:	2300      	movs	r3, #0
 80051fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005200:	68fb      	ldr	r3, [r7, #12]
}
 8005202:	4618      	mov	r0, r3
 8005204:	3714      	adds	r7, #20
 8005206:	46bd      	mov	sp, r7
 8005208:	bc80      	pop	{r7}
 800520a:	4770      	bx	lr
 800520c:	20001748 	.word	0x20001748

08005210 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005218:	f7ff f9a4 	bl	8004564 <xTaskGetTickCount>
 800521c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800521e:	4b0b      	ldr	r3, [pc, #44]	@ (800524c <prvSampleTimeNow+0x3c>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	429a      	cmp	r2, r3
 8005226:	d205      	bcs.n	8005234 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005228:	f000 f91e 	bl	8005468 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	601a      	str	r2, [r3, #0]
 8005232:	e002      	b.n	800523a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800523a:	4a04      	ldr	r2, [pc, #16]	@ (800524c <prvSampleTimeNow+0x3c>)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005240:	68fb      	ldr	r3, [r7, #12]
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	20001758 	.word	0x20001758

08005250 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b086      	sub	sp, #24
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
 800525c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800525e:	2300      	movs	r3, #0
 8005260:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	68ba      	ldr	r2, [r7, #8]
 8005266:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	429a      	cmp	r2, r3
 8005274:	d812      	bhi.n	800529c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	1ad2      	subs	r2, r2, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	429a      	cmp	r2, r3
 8005282:	d302      	bcc.n	800528a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005284:	2301      	movs	r3, #1
 8005286:	617b      	str	r3, [r7, #20]
 8005288:	e01b      	b.n	80052c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800528a:	4b10      	ldr	r3, [pc, #64]	@ (80052cc <prvInsertTimerInActiveList+0x7c>)
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	3304      	adds	r3, #4
 8005292:	4619      	mov	r1, r3
 8005294:	4610      	mov	r0, r2
 8005296:	f7fd fee1 	bl	800305c <vListInsert>
 800529a:	e012      	b.n	80052c2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d206      	bcs.n	80052b2 <prvInsertTimerInActiveList+0x62>
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d302      	bcc.n	80052b2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80052ac:	2301      	movs	r3, #1
 80052ae:	617b      	str	r3, [r7, #20]
 80052b0:	e007      	b.n	80052c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80052b2:	4b07      	ldr	r3, [pc, #28]	@ (80052d0 <prvInsertTimerInActiveList+0x80>)
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	3304      	adds	r3, #4
 80052ba:	4619      	mov	r1, r3
 80052bc:	4610      	mov	r0, r2
 80052be:	f7fd fecd 	bl	800305c <vListInsert>
		}
	}

	return xProcessTimerNow;
 80052c2:	697b      	ldr	r3, [r7, #20]
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3718      	adds	r7, #24
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	2000174c 	.word	0x2000174c
 80052d0:	20001748 	.word	0x20001748

080052d4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b08c      	sub	sp, #48	@ 0x30
 80052d8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80052da:	e0b2      	b.n	8005442 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	f2c0 80af 	blt.w	8005442 <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80052e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ea:	695b      	ldr	r3, [r3, #20]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d004      	beq.n	80052fa <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80052f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f2:	3304      	adds	r3, #4
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7fd fee9 	bl	80030cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80052fa:	1d3b      	adds	r3, r7, #4
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7ff ff87 	bl	8005210 <prvSampleTimeNow>
 8005302:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	2b09      	cmp	r3, #9
 8005308:	f200 8098 	bhi.w	800543c <prvProcessReceivedCommands+0x168>
 800530c:	a201      	add	r2, pc, #4	@ (adr r2, 8005314 <prvProcessReceivedCommands+0x40>)
 800530e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005312:	bf00      	nop
 8005314:	0800533d 	.word	0x0800533d
 8005318:	0800533d 	.word	0x0800533d
 800531c:	0800533d 	.word	0x0800533d
 8005320:	080053b3 	.word	0x080053b3
 8005324:	080053c7 	.word	0x080053c7
 8005328:	08005413 	.word	0x08005413
 800532c:	0800533d 	.word	0x0800533d
 8005330:	0800533d 	.word	0x0800533d
 8005334:	080053b3 	.word	0x080053b3
 8005338:	080053c7 	.word	0x080053c7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800533c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800533e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005342:	f043 0301 	orr.w	r3, r3, #1
 8005346:	b2da      	uxtb	r2, r3
 8005348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005352:	699b      	ldr	r3, [r3, #24]
 8005354:	18d1      	adds	r1, r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6a3a      	ldr	r2, [r7, #32]
 800535a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800535c:	f7ff ff78 	bl	8005250 <prvInsertTimerInActiveList>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d06c      	beq.n	8005440 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005368:	6a1b      	ldr	r3, [r3, #32]
 800536a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800536c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800536e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005370:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005374:	f003 0304 	and.w	r3, r3, #4
 8005378:	2b00      	cmp	r3, #0
 800537a:	d061      	beq.n	8005440 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	441a      	add	r2, r3
 8005384:	2300      	movs	r3, #0
 8005386:	9300      	str	r3, [sp, #0]
 8005388:	2300      	movs	r3, #0
 800538a:	2100      	movs	r1, #0
 800538c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800538e:	f7ff fe1f 	bl	8004fd0 <xTimerGenericCommand>
 8005392:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d152      	bne.n	8005440 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 800539a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800539e:	f383 8811 	msr	BASEPRI, r3
 80053a2:	f3bf 8f6f 	isb	sy
 80053a6:	f3bf 8f4f 	dsb	sy
 80053aa:	61bb      	str	r3, [r7, #24]
}
 80053ac:	bf00      	nop
 80053ae:	bf00      	nop
 80053b0:	e7fd      	b.n	80053ae <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80053b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80053b8:	f023 0301 	bic.w	r3, r3, #1
 80053bc:	b2da      	uxtb	r2, r3
 80053be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 80053c4:	e03d      	b.n	8005442 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80053c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80053cc:	f043 0301 	orr.w	r3, r3, #1
 80053d0:	b2da      	uxtb	r2, r3
 80053d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053dc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80053de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d10b      	bne.n	80053fe <prvProcessReceivedCommands+0x12a>
	__asm volatile
 80053e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ea:	f383 8811 	msr	BASEPRI, r3
 80053ee:	f3bf 8f6f 	isb	sy
 80053f2:	f3bf 8f4f 	dsb	sy
 80053f6:	617b      	str	r3, [r7, #20]
}
 80053f8:	bf00      	nop
 80053fa:	bf00      	nop
 80053fc:	e7fd      	b.n	80053fa <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80053fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005400:	699a      	ldr	r2, [r3, #24]
 8005402:	6a3b      	ldr	r3, [r7, #32]
 8005404:	18d1      	adds	r1, r2, r3
 8005406:	6a3b      	ldr	r3, [r7, #32]
 8005408:	6a3a      	ldr	r2, [r7, #32]
 800540a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800540c:	f7ff ff20 	bl	8005250 <prvInsertTimerInActiveList>
					break;
 8005410:	e017      	b.n	8005442 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005414:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d103      	bne.n	8005428 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 8005420:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005422:	f7fd fcaf 	bl	8002d84 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005426:	e00c      	b.n	8005442 <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800542e:	f023 0301 	bic.w	r3, r3, #1
 8005432:	b2da      	uxtb	r2, r3
 8005434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005436:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 800543a:	e002      	b.n	8005442 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 800543c:	bf00      	nop
 800543e:	e000      	b.n	8005442 <prvProcessReceivedCommands+0x16e>
					break;
 8005440:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005442:	4b08      	ldr	r3, [pc, #32]	@ (8005464 <prvProcessReceivedCommands+0x190>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f107 0108 	add.w	r1, r7, #8
 800544a:	2200      	movs	r2, #0
 800544c:	4618      	mov	r0, r3
 800544e:	f7fe fb39 	bl	8003ac4 <xQueueReceive>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	f47f af41 	bne.w	80052dc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800545a:	bf00      	nop
 800545c:	bf00      	nop
 800545e:	3728      	adds	r7, #40	@ 0x28
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	20001750 	.word	0x20001750

08005468 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b088      	sub	sp, #32
 800546c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800546e:	e049      	b.n	8005504 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005470:	4b2e      	ldr	r3, [pc, #184]	@ (800552c <prvSwitchTimerLists+0xc4>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800547a:	4b2c      	ldr	r3, [pc, #176]	@ (800552c <prvSwitchTimerLists+0xc4>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	3304      	adds	r3, #4
 8005488:	4618      	mov	r0, r3
 800548a:	f7fd fe1f 	bl	80030cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	68f8      	ldr	r0, [r7, #12]
 8005494:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800549c:	f003 0304 	and.w	r3, r3, #4
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d02f      	beq.n	8005504 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	699b      	ldr	r3, [r3, #24]
 80054a8:	693a      	ldr	r2, [r7, #16]
 80054aa:	4413      	add	r3, r2
 80054ac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80054ae:	68ba      	ldr	r2, [r7, #8]
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d90e      	bls.n	80054d4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	68ba      	ldr	r2, [r7, #8]
 80054ba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	68fa      	ldr	r2, [r7, #12]
 80054c0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80054c2:	4b1a      	ldr	r3, [pc, #104]	@ (800552c <prvSwitchTimerLists+0xc4>)
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	3304      	adds	r3, #4
 80054ca:	4619      	mov	r1, r3
 80054cc:	4610      	mov	r0, r2
 80054ce:	f7fd fdc5 	bl	800305c <vListInsert>
 80054d2:	e017      	b.n	8005504 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80054d4:	2300      	movs	r3, #0
 80054d6:	9300      	str	r3, [sp, #0]
 80054d8:	2300      	movs	r3, #0
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	2100      	movs	r1, #0
 80054de:	68f8      	ldr	r0, [r7, #12]
 80054e0:	f7ff fd76 	bl	8004fd0 <xTimerGenericCommand>
 80054e4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10b      	bne.n	8005504 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80054ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f0:	f383 8811 	msr	BASEPRI, r3
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	f3bf 8f4f 	dsb	sy
 80054fc:	603b      	str	r3, [r7, #0]
}
 80054fe:	bf00      	nop
 8005500:	bf00      	nop
 8005502:	e7fd      	b.n	8005500 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005504:	4b09      	ldr	r3, [pc, #36]	@ (800552c <prvSwitchTimerLists+0xc4>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1b0      	bne.n	8005470 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800550e:	4b07      	ldr	r3, [pc, #28]	@ (800552c <prvSwitchTimerLists+0xc4>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005514:	4b06      	ldr	r3, [pc, #24]	@ (8005530 <prvSwitchTimerLists+0xc8>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a04      	ldr	r2, [pc, #16]	@ (800552c <prvSwitchTimerLists+0xc4>)
 800551a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800551c:	4a04      	ldr	r2, [pc, #16]	@ (8005530 <prvSwitchTimerLists+0xc8>)
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	6013      	str	r3, [r2, #0]
}
 8005522:	bf00      	nop
 8005524:	3718      	adds	r7, #24
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	20001748 	.word	0x20001748
 8005530:	2000174c 	.word	0x2000174c

08005534 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800553a:	f7fd fedf 	bl	80032fc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800553e:	4b15      	ldr	r3, [pc, #84]	@ (8005594 <prvCheckForValidListAndQueue+0x60>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d120      	bne.n	8005588 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005546:	4814      	ldr	r0, [pc, #80]	@ (8005598 <prvCheckForValidListAndQueue+0x64>)
 8005548:	f7fd fd3a 	bl	8002fc0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800554c:	4813      	ldr	r0, [pc, #76]	@ (800559c <prvCheckForValidListAndQueue+0x68>)
 800554e:	f7fd fd37 	bl	8002fc0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005552:	4b13      	ldr	r3, [pc, #76]	@ (80055a0 <prvCheckForValidListAndQueue+0x6c>)
 8005554:	4a10      	ldr	r2, [pc, #64]	@ (8005598 <prvCheckForValidListAndQueue+0x64>)
 8005556:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005558:	4b12      	ldr	r3, [pc, #72]	@ (80055a4 <prvCheckForValidListAndQueue+0x70>)
 800555a:	4a10      	ldr	r2, [pc, #64]	@ (800559c <prvCheckForValidListAndQueue+0x68>)
 800555c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800555e:	2300      	movs	r3, #0
 8005560:	9300      	str	r3, [sp, #0]
 8005562:	4b11      	ldr	r3, [pc, #68]	@ (80055a8 <prvCheckForValidListAndQueue+0x74>)
 8005564:	4a11      	ldr	r2, [pc, #68]	@ (80055ac <prvCheckForValidListAndQueue+0x78>)
 8005566:	210c      	movs	r1, #12
 8005568:	200a      	movs	r0, #10
 800556a:	f7fe f833 	bl	80035d4 <xQueueGenericCreateStatic>
 800556e:	4603      	mov	r3, r0
 8005570:	4a08      	ldr	r2, [pc, #32]	@ (8005594 <prvCheckForValidListAndQueue+0x60>)
 8005572:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005574:	4b07      	ldr	r3, [pc, #28]	@ (8005594 <prvCheckForValidListAndQueue+0x60>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d005      	beq.n	8005588 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800557c:	4b05      	ldr	r3, [pc, #20]	@ (8005594 <prvCheckForValidListAndQueue+0x60>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	490b      	ldr	r1, [pc, #44]	@ (80055b0 <prvCheckForValidListAndQueue+0x7c>)
 8005582:	4618      	mov	r0, r3
 8005584:	f7fe fc90 	bl	8003ea8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005588:	f7fd fee8 	bl	800335c <vPortExitCritical>
}
 800558c:	bf00      	nop
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	20001750 	.word	0x20001750
 8005598:	20001720 	.word	0x20001720
 800559c:	20001734 	.word	0x20001734
 80055a0:	20001748 	.word	0x20001748
 80055a4:	2000174c 	.word	0x2000174c
 80055a8:	200017d4 	.word	0x200017d4
 80055ac:	2000175c 	.word	0x2000175c
 80055b0:	08005884 	.word	0x08005884

080055b4 <memset>:
 80055b4:	4603      	mov	r3, r0
 80055b6:	4402      	add	r2, r0
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d100      	bne.n	80055be <memset+0xa>
 80055bc:	4770      	bx	lr
 80055be:	f803 1b01 	strb.w	r1, [r3], #1
 80055c2:	e7f9      	b.n	80055b8 <memset+0x4>

080055c4 <_reclaim_reent>:
 80055c4:	4b29      	ldr	r3, [pc, #164]	@ (800566c <_reclaim_reent+0xa8>)
 80055c6:	b570      	push	{r4, r5, r6, lr}
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4604      	mov	r4, r0
 80055cc:	4283      	cmp	r3, r0
 80055ce:	d04b      	beq.n	8005668 <_reclaim_reent+0xa4>
 80055d0:	69c3      	ldr	r3, [r0, #28]
 80055d2:	b1ab      	cbz	r3, 8005600 <_reclaim_reent+0x3c>
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	b16b      	cbz	r3, 80055f4 <_reclaim_reent+0x30>
 80055d8:	2500      	movs	r5, #0
 80055da:	69e3      	ldr	r3, [r4, #28]
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	5959      	ldr	r1, [r3, r5]
 80055e0:	2900      	cmp	r1, #0
 80055e2:	d13b      	bne.n	800565c <_reclaim_reent+0x98>
 80055e4:	3504      	adds	r5, #4
 80055e6:	2d80      	cmp	r5, #128	@ 0x80
 80055e8:	d1f7      	bne.n	80055da <_reclaim_reent+0x16>
 80055ea:	69e3      	ldr	r3, [r4, #28]
 80055ec:	4620      	mov	r0, r4
 80055ee:	68d9      	ldr	r1, [r3, #12]
 80055f0:	f000 f872 	bl	80056d8 <_free_r>
 80055f4:	69e3      	ldr	r3, [r4, #28]
 80055f6:	6819      	ldr	r1, [r3, #0]
 80055f8:	b111      	cbz	r1, 8005600 <_reclaim_reent+0x3c>
 80055fa:	4620      	mov	r0, r4
 80055fc:	f000 f86c 	bl	80056d8 <_free_r>
 8005600:	6961      	ldr	r1, [r4, #20]
 8005602:	b111      	cbz	r1, 800560a <_reclaim_reent+0x46>
 8005604:	4620      	mov	r0, r4
 8005606:	f000 f867 	bl	80056d8 <_free_r>
 800560a:	69e1      	ldr	r1, [r4, #28]
 800560c:	b111      	cbz	r1, 8005614 <_reclaim_reent+0x50>
 800560e:	4620      	mov	r0, r4
 8005610:	f000 f862 	bl	80056d8 <_free_r>
 8005614:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005616:	b111      	cbz	r1, 800561e <_reclaim_reent+0x5a>
 8005618:	4620      	mov	r0, r4
 800561a:	f000 f85d 	bl	80056d8 <_free_r>
 800561e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005620:	b111      	cbz	r1, 8005628 <_reclaim_reent+0x64>
 8005622:	4620      	mov	r0, r4
 8005624:	f000 f858 	bl	80056d8 <_free_r>
 8005628:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800562a:	b111      	cbz	r1, 8005632 <_reclaim_reent+0x6e>
 800562c:	4620      	mov	r0, r4
 800562e:	f000 f853 	bl	80056d8 <_free_r>
 8005632:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005634:	b111      	cbz	r1, 800563c <_reclaim_reent+0x78>
 8005636:	4620      	mov	r0, r4
 8005638:	f000 f84e 	bl	80056d8 <_free_r>
 800563c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800563e:	b111      	cbz	r1, 8005646 <_reclaim_reent+0x82>
 8005640:	4620      	mov	r0, r4
 8005642:	f000 f849 	bl	80056d8 <_free_r>
 8005646:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005648:	b111      	cbz	r1, 8005650 <_reclaim_reent+0x8c>
 800564a:	4620      	mov	r0, r4
 800564c:	f000 f844 	bl	80056d8 <_free_r>
 8005650:	6a23      	ldr	r3, [r4, #32]
 8005652:	b14b      	cbz	r3, 8005668 <_reclaim_reent+0xa4>
 8005654:	4620      	mov	r0, r4
 8005656:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800565a:	4718      	bx	r3
 800565c:	680e      	ldr	r6, [r1, #0]
 800565e:	4620      	mov	r0, r4
 8005660:	f000 f83a 	bl	80056d8 <_free_r>
 8005664:	4631      	mov	r1, r6
 8005666:	e7bb      	b.n	80055e0 <_reclaim_reent+0x1c>
 8005668:	bd70      	pop	{r4, r5, r6, pc}
 800566a:	bf00      	nop
 800566c:	20000010 	.word	0x20000010

08005670 <__libc_init_array>:
 8005670:	b570      	push	{r4, r5, r6, lr}
 8005672:	2600      	movs	r6, #0
 8005674:	4d0c      	ldr	r5, [pc, #48]	@ (80056a8 <__libc_init_array+0x38>)
 8005676:	4c0d      	ldr	r4, [pc, #52]	@ (80056ac <__libc_init_array+0x3c>)
 8005678:	1b64      	subs	r4, r4, r5
 800567a:	10a4      	asrs	r4, r4, #2
 800567c:	42a6      	cmp	r6, r4
 800567e:	d109      	bne.n	8005694 <__libc_init_array+0x24>
 8005680:	f000 f87e 	bl	8005780 <_init>
 8005684:	2600      	movs	r6, #0
 8005686:	4d0a      	ldr	r5, [pc, #40]	@ (80056b0 <__libc_init_array+0x40>)
 8005688:	4c0a      	ldr	r4, [pc, #40]	@ (80056b4 <__libc_init_array+0x44>)
 800568a:	1b64      	subs	r4, r4, r5
 800568c:	10a4      	asrs	r4, r4, #2
 800568e:	42a6      	cmp	r6, r4
 8005690:	d105      	bne.n	800569e <__libc_init_array+0x2e>
 8005692:	bd70      	pop	{r4, r5, r6, pc}
 8005694:	f855 3b04 	ldr.w	r3, [r5], #4
 8005698:	4798      	blx	r3
 800569a:	3601      	adds	r6, #1
 800569c:	e7ee      	b.n	800567c <__libc_init_array+0xc>
 800569e:	f855 3b04 	ldr.w	r3, [r5], #4
 80056a2:	4798      	blx	r3
 80056a4:	3601      	adds	r6, #1
 80056a6:	e7f2      	b.n	800568e <__libc_init_array+0x1e>
 80056a8:	08005928 	.word	0x08005928
 80056ac:	08005928 	.word	0x08005928
 80056b0:	08005928 	.word	0x08005928
 80056b4:	0800592c 	.word	0x0800592c

080056b8 <__retarget_lock_acquire_recursive>:
 80056b8:	4770      	bx	lr

080056ba <__retarget_lock_release_recursive>:
 80056ba:	4770      	bx	lr

080056bc <memcpy>:
 80056bc:	440a      	add	r2, r1
 80056be:	4291      	cmp	r1, r2
 80056c0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80056c4:	d100      	bne.n	80056c8 <memcpy+0xc>
 80056c6:	4770      	bx	lr
 80056c8:	b510      	push	{r4, lr}
 80056ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056ce:	4291      	cmp	r1, r2
 80056d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056d4:	d1f9      	bne.n	80056ca <memcpy+0xe>
 80056d6:	bd10      	pop	{r4, pc}

080056d8 <_free_r>:
 80056d8:	b538      	push	{r3, r4, r5, lr}
 80056da:	4605      	mov	r5, r0
 80056dc:	2900      	cmp	r1, #0
 80056de:	d040      	beq.n	8005762 <_free_r+0x8a>
 80056e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056e4:	1f0c      	subs	r4, r1, #4
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	bfb8      	it	lt
 80056ea:	18e4      	addlt	r4, r4, r3
 80056ec:	f000 f83c 	bl	8005768 <__malloc_lock>
 80056f0:	4a1c      	ldr	r2, [pc, #112]	@ (8005764 <_free_r+0x8c>)
 80056f2:	6813      	ldr	r3, [r2, #0]
 80056f4:	b933      	cbnz	r3, 8005704 <_free_r+0x2c>
 80056f6:	6063      	str	r3, [r4, #4]
 80056f8:	6014      	str	r4, [r2, #0]
 80056fa:	4628      	mov	r0, r5
 80056fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005700:	f000 b838 	b.w	8005774 <__malloc_unlock>
 8005704:	42a3      	cmp	r3, r4
 8005706:	d908      	bls.n	800571a <_free_r+0x42>
 8005708:	6820      	ldr	r0, [r4, #0]
 800570a:	1821      	adds	r1, r4, r0
 800570c:	428b      	cmp	r3, r1
 800570e:	bf01      	itttt	eq
 8005710:	6819      	ldreq	r1, [r3, #0]
 8005712:	685b      	ldreq	r3, [r3, #4]
 8005714:	1809      	addeq	r1, r1, r0
 8005716:	6021      	streq	r1, [r4, #0]
 8005718:	e7ed      	b.n	80056f6 <_free_r+0x1e>
 800571a:	461a      	mov	r2, r3
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	b10b      	cbz	r3, 8005724 <_free_r+0x4c>
 8005720:	42a3      	cmp	r3, r4
 8005722:	d9fa      	bls.n	800571a <_free_r+0x42>
 8005724:	6811      	ldr	r1, [r2, #0]
 8005726:	1850      	adds	r0, r2, r1
 8005728:	42a0      	cmp	r0, r4
 800572a:	d10b      	bne.n	8005744 <_free_r+0x6c>
 800572c:	6820      	ldr	r0, [r4, #0]
 800572e:	4401      	add	r1, r0
 8005730:	1850      	adds	r0, r2, r1
 8005732:	4283      	cmp	r3, r0
 8005734:	6011      	str	r1, [r2, #0]
 8005736:	d1e0      	bne.n	80056fa <_free_r+0x22>
 8005738:	6818      	ldr	r0, [r3, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	4408      	add	r0, r1
 800573e:	6010      	str	r0, [r2, #0]
 8005740:	6053      	str	r3, [r2, #4]
 8005742:	e7da      	b.n	80056fa <_free_r+0x22>
 8005744:	d902      	bls.n	800574c <_free_r+0x74>
 8005746:	230c      	movs	r3, #12
 8005748:	602b      	str	r3, [r5, #0]
 800574a:	e7d6      	b.n	80056fa <_free_r+0x22>
 800574c:	6820      	ldr	r0, [r4, #0]
 800574e:	1821      	adds	r1, r4, r0
 8005750:	428b      	cmp	r3, r1
 8005752:	bf01      	itttt	eq
 8005754:	6819      	ldreq	r1, [r3, #0]
 8005756:	685b      	ldreq	r3, [r3, #4]
 8005758:	1809      	addeq	r1, r1, r0
 800575a:	6021      	streq	r1, [r4, #0]
 800575c:	6063      	str	r3, [r4, #4]
 800575e:	6054      	str	r4, [r2, #4]
 8005760:	e7cb      	b.n	80056fa <_free_r+0x22>
 8005762:	bd38      	pop	{r3, r4, r5, pc}
 8005764:	20001958 	.word	0x20001958

08005768 <__malloc_lock>:
 8005768:	4801      	ldr	r0, [pc, #4]	@ (8005770 <__malloc_lock+0x8>)
 800576a:	f7ff bfa5 	b.w	80056b8 <__retarget_lock_acquire_recursive>
 800576e:	bf00      	nop
 8005770:	20001954 	.word	0x20001954

08005774 <__malloc_unlock>:
 8005774:	4801      	ldr	r0, [pc, #4]	@ (800577c <__malloc_unlock+0x8>)
 8005776:	f7ff bfa0 	b.w	80056ba <__retarget_lock_release_recursive>
 800577a:	bf00      	nop
 800577c:	20001954 	.word	0x20001954

08005780 <_init>:
 8005780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005782:	bf00      	nop
 8005784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005786:	bc08      	pop	{r3}
 8005788:	469e      	mov	lr, r3
 800578a:	4770      	bx	lr

0800578c <_fini>:
 800578c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800578e:	bf00      	nop
 8005790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005792:	bc08      	pop	{r3}
 8005794:	469e      	mov	lr, r3
 8005796:	4770      	bx	lr
