/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [9:0] _03_;
  wire [14:0] _04_;
  wire [19:0] _05_;
  wire [13:0] _06_;
  wire [28:0] _07_;
  wire [20:0] _08_;
  wire [24:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [17:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_48z;
  wire [11:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_86z;
  wire celloutsig_0_88z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [19:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [29:0] celloutsig_1_4z;
  wire [31:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_88z = !(celloutsig_0_22z ? celloutsig_0_16z[4] : celloutsig_0_28z);
  assign celloutsig_0_9z = !(in_data[72] ? celloutsig_0_4z : celloutsig_0_8z[1]);
  assign celloutsig_0_2z = !(in_data[76] ? _01_ : _00_);
  assign celloutsig_0_36z = { in_data[33:17], celloutsig_0_9z } + { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_32z };
  assign celloutsig_0_49z = { in_data[58:49], celloutsig_0_21z, celloutsig_0_2z } + { celloutsig_0_37z[4:2], celloutsig_0_13z, celloutsig_0_40z, celloutsig_0_22z, celloutsig_0_48z, celloutsig_0_42z };
  assign celloutsig_0_6z = { in_data[57:56], _01_, _00_, _03_[9:7], _02_, celloutsig_0_2z, celloutsig_0_5z } + { _03_[8:7], _02_, celloutsig_0_3z };
  assign celloutsig_0_7z = in_data[22:6] + { celloutsig_0_3z[3:0], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_6z[9:3], celloutsig_0_4z } + { _01_, _00_, _03_[9:7], _02_, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_2z[14:0] + _04_;
  assign celloutsig_1_11z = { _04_[1:0], _05_[17:0] } + { _04_, _05_[17:13] };
  assign celloutsig_0_17z = in_data[56:51] + { celloutsig_0_6z[8:4], celloutsig_0_5z };
  assign celloutsig_0_20z = celloutsig_0_8z[5:1] + celloutsig_0_15z[6:2];
  reg [5:0] _21_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _21_ <= 6'h00;
    else _21_ <= in_data[69:64];
  assign { _01_, _00_, _03_[9:7], _02_ } = _21_;
  reg [4:0] _22_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 5'h00;
    else _22_ <= { celloutsig_0_86z[9:6], celloutsig_0_27z };
  assign out_data[4:0] = _22_;
  reg [28:0] _23_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 29'h00000000;
    else _23_ <= in_data[183:155];
  assign { _07_[28:25], _04_, _05_[17:8] } = _23_;
  reg [7:0] _24_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 8'h00;
    else _24_ <= celloutsig_1_4z[10:3];
  assign _05_[7:0] = _24_;
  reg [20:0] _25_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _25_ <= 21'h000000;
    else _25_ <= { in_data[70:63], celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_22z };
  assign { _08_[20:14], _06_[13:3], _08_[2:0] } = _25_;
  assign celloutsig_0_48z = celloutsig_0_3z[5:3] / { 1'h1, celloutsig_0_21z, celloutsig_0_26z };
  assign celloutsig_0_86z = celloutsig_0_36z[13:3] / { 1'h1, celloutsig_0_49z[3:2], _01_, _00_, _03_[9:7], _02_, celloutsig_0_23z, celloutsig_0_26z };
  assign celloutsig_1_7z = celloutsig_1_3z[6:2] / { 1'h1, celloutsig_1_2z[14:11] };
  assign celloutsig_1_9z = { in_data[167:164], _05_[7:0] } / { 1'h1, celloutsig_1_4z[26:17], celloutsig_1_8z };
  assign celloutsig_0_4z = { celloutsig_0_3z[4], celloutsig_0_3z } > { in_data[34:33], _01_, _00_, _03_[9:7], _02_ };
  assign celloutsig_1_8z = { celloutsig_1_6z[9:7], celloutsig_1_0z } > { celloutsig_1_2z[14:12], celloutsig_1_0z };
  assign celloutsig_1_19z = { _04_[3], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_12z } > celloutsig_1_11z[17:9];
  assign celloutsig_0_14z = { celloutsig_0_8z[7:6], celloutsig_0_2z } > _03_[9:7];
  assign celloutsig_0_18z = { celloutsig_0_15z[12:9], celloutsig_0_14z } > celloutsig_0_17z[5:1];
  assign celloutsig_0_27z = { in_data[74:57], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_13z } > { celloutsig_0_10z[24:1], celloutsig_0_22z };
  assign celloutsig_0_28z = { celloutsig_0_15z[11:9], celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_9z } > celloutsig_0_6z[7:2];
  assign celloutsig_0_11z = ! { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z, _01_, _00_, _03_[9:7], _02_, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_23z = ! { celloutsig_0_3z[5:1], celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_5z = in_data[15:2] < { celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_12z = celloutsig_1_11z[9:1] < celloutsig_1_11z[19:11];
  assign celloutsig_0_12z = celloutsig_0_7z[9:3] < { celloutsig_0_10z[18:15], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_13z = { celloutsig_0_2z, _01_, _00_, _03_[9:7], _02_, celloutsig_0_2z } < { celloutsig_0_10z[15:9], celloutsig_0_9z };
  assign celloutsig_0_19z = celloutsig_0_17z[2:0] < { celloutsig_0_6z[6:5], celloutsig_0_5z };
  assign celloutsig_0_21z = celloutsig_0_7z[11:9] < { celloutsig_0_1z[2:1], celloutsig_0_18z };
  assign celloutsig_0_22z = { celloutsig_0_8z[7:6], _01_, _00_, _03_[9:7], _02_, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_9z } < { celloutsig_0_17z[5:4], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_40z = celloutsig_0_26z ? { celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_32z } : { celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[188] ? in_data[166:162] : in_data[178:174];
  assign celloutsig_1_4z = celloutsig_1_0z[1] ? in_data[134:105] : { celloutsig_1_2z[15:1], celloutsig_1_3z };
  assign celloutsig_0_15z = in_data[35] ? { celloutsig_0_3z[6:3], celloutsig_0_12z, celloutsig_0_6z } : { celloutsig_0_8z[7:1], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_32z = ^ { celloutsig_0_20z[4], celloutsig_0_1z };
  assign celloutsig_0_42z = ^ celloutsig_0_3z[6:1];
  assign celloutsig_0_26z = ^ celloutsig_0_10z[14:11];
  assign celloutsig_0_37z = { celloutsig_0_10z[10:8], celloutsig_0_13z, celloutsig_0_26z } >> _06_[7:3];
  assign celloutsig_0_3z = in_data[32:26] >> { _03_[8], _01_, _00_, _03_[9:7], _02_ };
  assign celloutsig_1_2z = { _07_[25], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { _04_[12:0], _05_[17:15] };
  assign celloutsig_1_6z = { celloutsig_1_2z[10:8], _07_[28:25], _04_, _05_[17:8] } >> { _05_[3:1], _07_[28:25], _04_, _05_[17:8] };
  assign celloutsig_1_18z = { celloutsig_1_6z[17], _05_[7:0] } >> celloutsig_1_9z[9:1];
  assign celloutsig_0_16z = { celloutsig_0_10z[9:5], celloutsig_0_14z } >> celloutsig_0_3z[5:0];
  assign celloutsig_0_10z = { celloutsig_0_7z[15:0], _01_, _00_, _03_[9:7], _02_, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z } >>> { celloutsig_0_8z[6:4], _01_, _00_, _03_[9:7], _02_, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[90:88] >>> { _01_, _00_, _03_[9] };
  assign _03_[6:0] = { _02_, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_1z };
  assign _05_[19:18] = _04_[1:0];
  assign _06_[2:0] = { celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_4z };
  assign _07_[24:0] = { _04_, _05_[17:8] };
  assign _08_[13:3] = _06_[13:3];
  assign { out_data[136:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z };
endmodule
