$date
  Mon Oct 19 09:58:53 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module test $end
$var reg 4 ! i[3:0] $end
$var reg 2 " c[1:0] $end
$var reg 1 # s $end
$scope module fddmpx $end
$var reg 4 $ e[3:0] $end
$var reg 2 % c[1:0] $end
$var reg 1 & s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0001 !
b00 "
1#
b0001 $
b00 %
1&
#10000000
b0010 !
0#
b0010 $
0&
#20000000
b0100 !
b0100 $
#30000000
b1000 !
b1000 $
#40000000
b0001 !
b01 "
b0001 $
b01 %
#50000000
b0010 !
1#
b0010 $
1&
#60000000
b0100 !
0#
b0100 $
0&
#70000000
b1000 !
b1000 $
#80000000
b0001 !
b10 "
b0001 $
b10 %
#90000000
b0010 !
b0010 $
#100000000
b0100 !
1#
b0100 $
1&
#110000000
b1000 !
0#
b1000 $
0&
#120000000
b0001 !
b11 "
b0001 $
b11 %
#130000000
b0010 !
b0010 $
#140000000
b0100 !
b0100 $
#150000000
b1000 !
1#
b1000 $
1&
#160000000
b0000 !
b01 "
0#
b0000 $
b01 %
0&
