$date
	Sat Nov 16 10:49:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module aluDeco_tb $end
$var wire 3 ! ALUControl [2:0] $end
$var parameter 32 " DURATION $end
$var reg 2 # aluOp [1:0] $end
$var reg 1 $ clk $end
$var reg 3 % f3 [2:0] $end
$var reg 1 & f7 $end
$var reg 1 ' op $end
$scope module UUT $end
$var wire 3 ( ALUControl [2:0] $end
$var wire 2 ) aluOp [1:0] $end
$var wire 3 * f3 [2:0] $end
$var wire 1 & f7 $end
$var wire 1 ' op $end
$var reg 3 + aux_ALUControl [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx +
bx *
bx )
bx (
1'
1&
bx %
0$
bx #
bx !
$end
#50000
1$
#100000
b0 !
b0 (
b0 +
0$
b0 #
b0 )
#150000
1$
#200000
b1 !
b1 (
b1 +
0$
b1 #
b1 )
#250000
1$
#300000
0$
b0 %
b0 *
b10 #
b10 )
#350000
1$
#400000
b0 !
b0 (
b0 +
0$
0&
#450000
1$
#500000
b101 !
b101 (
b101 +
0$
b10 %
b10 *
#550000
1$
#600000
b11 !
b11 (
b11 +
0$
b110 %
b110 *
#650000
1$
#700000
b10 !
b10 (
b10 +
0$
b111 %
b111 *
#750000
1$
#800000
bx !
bx (
bx +
0$
b1 %
b1 *
#850000
1$
#900000
0$
b11 #
b11 )
#950000
1$
#1000000
0$
#1050000
1$
#1100000
0$
#1150000
1$
#1200000
0$
#1250000
1$
#1300000
0$
#1350000
1$
#1400000
0$
#1450000
1$
#1500000
0$
#1550000
1$
#1600000
0$
#1650000
1$
#1700000
0$
#1750000
1$
#1800000
0$
#1850000
1$
#1900000
0$
