-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2024.1/1091966 Production Release                   
-- Build Date:               Wed Feb 14 09:07:18 PST 2024                        
                                                                                 
-- Generated by:             u110020015@ws41                                     
-- Generated date:           Mon May 27 12:33:06 CST 2024                        

Solution Settings: stage.v16
  Current state: schedule
  Project: Catapult

Design Input Files Specified
  $PROJECT_HOME/hls_c/stage.h
    $PROJECT_HOME/hls_c/header.h
      $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
          $MGC_HOME/shared/include/ac_std_float.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_barrel_shift.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
        $MGC_HOME/shared/include/ac_float_add_tree.h
      $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/ac_shared.h
    $MGC_HOME/shared/include/mc_scverify.h
  $PROJECT_HOME/hls_c/tb.cpp

Processes/Blocks in Design
  Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
  ------------- ----------------------- ------- ---------- ------------ -- --------
  /stage/run                       5007   28674      28675            1  0        ? 
  Design Total:                    5007   28674      28675            1  0          
  
Clock Information
  Clock Signal Edge    Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
  ------------ ------ ------- ----------------- ----------- ------------------------
  clk          rising 100.000             20.00    0.000000 /stage/run               
  
I/O Data Ranges
  Port              Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ----------------- ---- -------- --------- --------- ------- -------- --------
  clk               IN   Unsigned         1                                     
  rst               IN   Unsigned         1                                     
  arst_n            IN   Unsigned         1                                     
  ap_start:rsc.dat  IN   Unsigned         1                                     
  ap_start:rsc.vld  IN   Unsigned         1                                     
  ap_done:rsc.rdy   IN   Unsigned         1                                     
  mode1:rsc.dat     IN   Unsigned        16                                     
  in.f.d:rsc.q      IN   Unsigned        64                                     
  in.u:rsc.q        IN   Unsigned        16                                     
  out.f.d:rsc.q     IN   Unsigned        64                                     
  out.u:rsc.q       IN   Unsigned        16                                     
  out1:rsc.rdy      IN   Unsigned         1                                     
  ap_start:rsc.rdy  OUT  Unsigned         1                                     
  ap_done:rsc.dat   OUT  Unsigned         1                                     
  ap_done:rsc.vld   OUT  Unsigned         1                                     
  mode1.triosy.lz   OUT  Unsigned         1                                     
  in.f.d:rsc.adr    OUT  Unsigned        10                                     
  in.f.d:rsc.d      OUT  Unsigned        64                                     
  in.f.d:rsc.we     OUT  Unsigned         1                                     
  in.f.d:rsc.en     OUT  Unsigned         1                                     
  in.f.d.triosy.lz  OUT  Unsigned         1                                     
  in.u:rsc.adr      OUT  Unsigned        10                                     
  in.u:rsc.d        OUT  Unsigned        16                                     
  in.u:rsc.we       OUT  Unsigned         1                                     
  in.u:rsc.en       OUT  Unsigned         1                                     
  in.u.triosy.lz    OUT  Unsigned         1                                     
  out.f.d:rsc.adr   OUT  Unsigned        10                                     
  out.f.d:rsc.d     OUT  Unsigned        64                                     
  out.f.d:rsc.we    OUT  Unsigned         1                                     
  out.f.d:rsc.en    OUT  Unsigned         1                                     
  out.f.d.triosy.lz OUT  Unsigned         1                                     
  out.u:rsc.adr     OUT  Unsigned        10                                     
  out.u:rsc.d       OUT  Unsigned        16                                     
  out.u:rsc.we      OUT  Unsigned         1                                     
  out.u:rsc.en      OUT  Unsigned         1                                     
  out.u.triosy.lz   OUT  Unsigned         1                                     
  out1:rsc.dat      OUT  Unsigned        80                                     
  out1:rsc.vld      OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /stage/ap_start:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 1
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable        Indices Phys Memory Address     
    --------------- ------- -----------------------
    /stage/ap_start     0:0 00000000-00000000 (0-0) 
    
  Resource Name: /stage/ap_done:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 1
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable       Indices Phys Memory Address     
    -------------- ------- -----------------------
    /stage/ap_done     0:0 00000000-00000000 (0-0) 
    
  Resource Name: /stage/mode1:rsc
    Memory Component: ccs_in                       Size:         1 x 16
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable     Indices Phys Memory Address     
    ------------ ------- -----------------------
    /stage/mode1    0:15 00000000-00000000 (0-0) 
    
  Resource Name: /stage/in.f.d:rsc
    Memory Component: ccs_ram_sync_singleport      Size:         1024 x 64
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable      Indices Phys Memory Address        
    ------------- ------- --------------------------
    /stage/in.f.d    0:63 000003ff-00000000 (1023-0) 
    
  Resource Name: /stage/in.u:rsc
    Memory Component: ccs_ram_sync_singleport      Size:         1024 x 16
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable    Indices Phys Memory Address        
    ----------- ------- --------------------------
    /stage/in.u    0:15 000003ff-00000000 (1023-0) 
    
  Resource Name: /stage/out.f.d:rsc
    Memory Component: ccs_ram_sync_singleport      Size:         1024 x 64
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable       Indices Phys Memory Address        
    -------------- ------- --------------------------
    /stage/out.f.d    0:63 000003ff-00000000 (1023-0) 
    
  Resource Name: /stage/out.u:rsc
    Memory Component: ccs_ram_sync_singleport      Size:         1024 x 16
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable     Indices Phys Memory Address        
    ------------ ------- --------------------------
    /stage/out.u    0:15 000003ff-00000000 (1023-0) 
    
  Resource Name: /stage/out1:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 80
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable    Indices Phys Memory Address     
    ----------- ------- -----------------------
    /stage/out1    0:79 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  Resource/Fields C++ Type         Interface Range Range Expression(x)    x=step+offset Expression Limits 
  --------------- ---------------- --------------- ---------------------- ------------- -----------------
  /stage/out1:rsc                  [79:0]                                                                 
    out1.f.d      long long        [63:0]          out1_rsc_dat[x+64-1:x] 0                               
    out1.u        ac_int<16,false> [79:64]         out1_rsc_dat[x+16-1:x] 64                              
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process    Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
  ---------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
  /stage/run run:rlp            Infinite       1      28676 ?    2.87 ms                       
  /stage/run  main              Infinite       2      28675 ?    2.87 ms                       
  /stage/run   for                     ?       1      25601 ?    2.56 ms                       
  /stage/run    BUTTERFLY            512      25      12800 ?    1.28 ms                       
  /stage/run    BUTTERFLY#1          512      25      12800 ?    1.28 ms                       
  /stage/run   for#1                1024       3         3072  307.20 us                       
  
Loop Execution Profile
  Process    Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  ---------- ---------------- ------------ -------------------------- ----------------- --------
  /stage/run run:rlp                  1 ?                        0.00          28675 ?           
  /stage/run  main                    2 ?                        0.01          28675 ?           
  /stage/run   for                    1 ?                        0.00          25601 ?           
  /stage/run    BUTTERFLY         12800 ?                       44.64          12800 ?           
  /stage/run    BUTTERFLY#1       12800 ?                       44.64          12800 ?           
  /stage/run   for#1                 3072                       10.71             3072           
  
End of Report
