#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May  4 07:04:45 2018
# Process ID: 11524
# Current directory: C:/Users/gabri/Desktop/VendingMachine/VendingMachine.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/gabri/Desktop/VendingMachine/VendingMachine.runs/synth_1/top.vds
# Journal file: C:/Users/gabri/Desktop/VendingMachine/VendingMachine.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 389.574 ; gain = 99.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/new/top.vhd:39]
INFO: [Synth 8-3491] module 'clk_divider' declared at 'C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/Desktop/clk_divider.vhd:6' bound to instance 'clock_div' of component 'clk_divider' [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/new/top.vhd:61]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/Desktop/clk_divider.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/Desktop/clk_divider.vhd:11]
INFO: [Synth 8-3491] module 'vending_machine' declared at 'C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/new/vending_machine.vhd:6' bound to instance 'FSM' of component 'vending_machine' [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/new/top.vhd:62]
INFO: [Synth 8-638] synthesizing module 'vending_machine' [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/new/vending_machine.vhd:18]
INFO: [Synth 8-3491] module 'display_7seg' declared at 'C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/display_7seg.vhd:6' bound to instance 'disp' of component 'display_7seg' [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/new/vending_machine.vhd:50]
INFO: [Synth 8-638] synthesizing module 'display_7seg' [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/display_7seg.vhd:14]
INFO: [Synth 8-3491] module 'bin_to_bcd_10' declared at 'C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/bin_to_bcd_10.vhd:6' bound to instance 'convert_int_to_bcd' of component 'bin_to_bcd_10' [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/display_7seg.vhd:34]
INFO: [Synth 8-638] synthesizing module 'bin_to_bcd_10' [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/bin_to_bcd_10.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'bin_to_bcd_10' (2#1) [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/bin_to_bcd_10.vhd:11]
INFO: [Synth 8-3491] module 'bcd_to_cathodes' declared at 'C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/bcd_to_cathodes.vhd:4' bound to instance 'display' of component 'bcd_to_cathodes' [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/display_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'bcd_to_cathodes' [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/bcd_to_cathodes.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_cathodes' (3#1) [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/bcd_to_cathodes.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/display_7seg.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'display_7seg' (4#1) [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/new/display_7seg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'vending_machine' (5#1) [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/new/vending_machine.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/new/top.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 442.328 ; gain = 151.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 442.328 ; gain = 151.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 795.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 795.891 ; gain = 505.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 795.891 ; gain = 505.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 795.891 ; gain = 505.418
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/Desktop/clk_divider.vhd:20]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vending_machine'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_index" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
                   small |                             0001 |                             0101
                   scard |                             0010 |                             0010
                   scash |                             0011 |                             0001
                  sready |                             0100 |                             0111
                     big |                             0101 |                             0110
                   bcard |                             0110 |                             0011
                   bcash |                             0111 |                             0100
                  bready |                             1000 |                             1000
                  iSTATE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'vending_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 795.891 ; gain = 505.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bin_to_bcd_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
Module display_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
Module vending_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "FSM/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FSM/wait_counter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clock_div/counter_reg was removed.  [C:/Users/gabri/Desktop/VendingMachine/VendingMachine.srcs/sources_1/imports/Desktop/clk_divider.vhd:20]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 795.891 ; gain = 505.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+----------------------+---------------+----------------+
|Module Name     | RTL Object           | Depth x Width | Implemented As | 
+----------------+----------------------+---------------+----------------+
|bcd_to_cathodes | seg                  | 32x7          | LUT            | 
|top             | FSM/disp/display/seg | 32x7          | LUT            | 
+----------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 795.891 ; gain = 505.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 795.891 ; gain = 505.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 812.754 ; gain = 522.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 812.754 ; gain = 522.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 812.754 ; gain = 522.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 812.754 ; gain = 522.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 812.754 ; gain = 522.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 812.754 ; gain = 522.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 812.754 ; gain = 522.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     9|
|5     |LUT3   |    15|
|6     |LUT4   |    10|
|7     |LUT5   |    35|
|8     |LUT6   |    52|
|9     |MUXF7  |     3|
|10    |FDCE   |    21|
|11    |FDRE   |    29|
|12    |FDSE   |     2|
|13    |IBUF   |     8|
|14    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------------+------+
|      |Instance    |Module          |Cells |
+------+------------+----------------+------+
|1     |top         |                |   215|
|2     |  FSM       |vending_machine |   164|
|3     |    disp    |display_7seg    |    43|
|4     |  clock_div |clk_divider     |    23|
+------+------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 812.754 ; gain = 522.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 812.754 ; gain = 168.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 812.754 ; gain = 522.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 812.754 ; gain = 535.098
INFO: [Common 17-1381] The checkpoint 'C:/Users/gabri/Desktop/VendingMachine/VendingMachine.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 812.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May  4 07:05:27 2018...
