17:20:36 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip_Acp/RW/IDE.log'.
17:20:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip_Acp\RW\temp_xsdb_launch_script.tcl
17:20:43 INFO  : Registering command handlers for Vitis TCF services
17:20:44 INFO  : Platform repository initialization has completed.
17:20:45 INFO  : XSCT server has started successfully.
17:20:45 INFO  : Successfully done setting XSCT server connection channel  
17:20:45 INFO  : plnx-install-location is set to ''
17:20:45 INFO  : Successfully done setting workspace for the tool. 
17:20:45 INFO  : Successfully done query RDI_DATADIR 
17:21:44 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:21:44 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:21:45 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:21:46 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:21:53 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:22:14 INFO  : [Import] Updating active build configuration of the system project 'EthLwip_Demo_system' to 'Debug' after the import.
17:22:24 INFO  : The hardware specification used by project 'EthLwip_Demo' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:22:24 INFO  : The file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:22:24 INFO  : The updated bitstream files are copied from platform to folder 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\bitstream' in project 'EthLwip_Demo'.
17:22:24 INFO  : The file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:22:27 INFO  : The updated ps init files are copied from platform to folder 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\psinit' in project 'EthLwip_Demo'.
17:29:52 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip_Acp/RW/IDE.log'.
17:29:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip_Acp\RW\temp_xsdb_launch_script.tcl
17:29:54 INFO  : XSCT server has started successfully.
17:29:54 INFO  : Successfully done setting XSCT server connection channel  
17:29:54 INFO  : plnx-install-location is set to ''
17:29:54 INFO  : Successfully done setting workspace for the tool. 
17:29:56 INFO  : Platform repository initialization has completed.
17:30:13 INFO  : Successfully done query RDI_DATADIR 
17:30:14 INFO  : Registering command handlers for Vitis TCF services
18:05:15 INFO  : Result from executing command 'removePlatformRepo': 
18:06:20 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:06:20 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:06:28 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
18:08:18 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
18:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:44 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:08:44 INFO  : 'jtag frequency' command is executed.
18:08:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:08:46 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:08:47 INFO  : Context for 'APU' is selected.
18:08:47 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:08:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:47 INFO  : Context for 'APU' is selected.
18:08:47 INFO  : 'stop' command is executed.
18:08:47 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:08:47 INFO  : 'ps7_init' command is executed.
18:08:47 INFO  : 'ps7_post_config' command is executed.
18:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:48 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:48 INFO  : 'con' command is executed.
18:08:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:48 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:11:08 INFO  : Disconnected from the channel tcfchan#6.
18:11:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:20 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:11:20 INFO  : 'jtag frequency' command is executed.
18:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:11:22 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:11:22 INFO  : Context for 'APU' is selected.
18:11:23 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:11:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:23 INFO  : Context for 'APU' is selected.
18:11:23 INFO  : 'stop' command is executed.
18:11:23 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:11:23 INFO  : 'ps7_init' command is executed.
18:11:23 INFO  : 'ps7_post_config' command is executed.
18:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:23 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:23 INFO  : 'con' command is executed.
18:11:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:23 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:16:44 INFO  : Disconnected from the channel tcfchan#7.
18:16:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:57 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:16:57 INFO  : 'jtag frequency' command is executed.
18:16:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:16:59 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:16:59 INFO  : Context for 'APU' is selected.
18:16:59 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:16:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:59 INFO  : Context for 'APU' is selected.
18:16:59 INFO  : 'stop' command is executed.
18:16:59 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:17:00 INFO  : 'ps7_init' command is executed.
18:17:00 INFO  : 'ps7_post_config' command is executed.
18:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:00 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:00 INFO  : 'con' command is executed.
18:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:00 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:18:05 INFO  : Disconnected from the channel tcfchan#8.
18:18:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:20 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:18:20 INFO  : 'jtag frequency' command is executed.
18:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:18:23 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:18:23 INFO  : Context for 'APU' is selected.
18:18:23 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:18:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:23 INFO  : Context for 'APU' is selected.
18:18:23 INFO  : 'stop' command is executed.
18:18:23 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:18:23 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status 0xF0000021
18:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

18:18:23 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status 0xF0000021
18:18:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:51 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:18:51 INFO  : 'jtag frequency' command is executed.
18:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:18:54 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:18:54 INFO  : Context for 'APU' is selected.
18:18:54 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:18:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:54 INFO  : Context for 'APU' is selected.
18:18:54 INFO  : 'stop' command is executed.
18:18:54 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:18:54 INFO  : 'ps7_init' command is executed.
18:18:54 INFO  : 'ps7_post_config' command is executed.
18:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:55 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:55 INFO  : 'con' command is executed.
18:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:55 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:19:08 INFO  : Disconnected from the channel tcfchan#9.
18:19:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:38 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:19:38 INFO  : 'jtag frequency' command is executed.
18:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:19:40 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:19:40 INFO  : Context for 'APU' is selected.
18:19:40 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:19:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:40 INFO  : Context for 'APU' is selected.
18:19:40 INFO  : 'stop' command is executed.
18:19:40 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:19:41 INFO  : 'ps7_init' command is executed.
18:19:41 INFO  : 'ps7_post_config' command is executed.
18:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:41 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:41 INFO  : 'con' command is executed.
18:19:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:41 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:22:41 INFO  : Disconnected from the channel tcfchan#10.
18:22:44 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
18:23:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:02 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:23:03 INFO  : 'jtag frequency' command is executed.
18:23:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:23:05 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:23:05 INFO  : Context for 'APU' is selected.
18:23:05 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:23:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:05 INFO  : Context for 'APU' is selected.
18:23:05 INFO  : 'stop' command is executed.
18:23:05 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:23:05 INFO  : 'ps7_init' command is executed.
18:23:05 INFO  : 'ps7_post_config' command is executed.
18:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:06 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:06 INFO  : 'con' command is executed.
18:23:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:06 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:23:25 INFO  : Disconnected from the channel tcfchan#12.
18:23:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:34 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:23:34 INFO  : 'jtag frequency' command is executed.
18:23:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:23:36 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:23:36 INFO  : Context for 'APU' is selected.
18:23:36 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:36 INFO  : Context for 'APU' is selected.
18:23:36 INFO  : 'stop' command is executed.
18:23:36 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:23:37 INFO  : 'ps7_init' command is executed.
18:23:37 INFO  : 'ps7_post_config' command is executed.
18:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:37 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:37 INFO  : 'con' command is executed.
18:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:37 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:32:12 INFO  : Disconnected from the channel tcfchan#13.
18:32:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:22 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:32:22 INFO  : 'jtag frequency' command is executed.
18:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:32:24 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:32:24 INFO  : Context for 'APU' is selected.
18:32:24 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:32:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:24 INFO  : Context for 'APU' is selected.
18:32:24 INFO  : 'stop' command is executed.
18:32:24 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:32:25 INFO  : 'ps7_init' command is executed.
18:32:25 INFO  : 'ps7_post_config' command is executed.
18:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:25 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:25 INFO  : 'con' command is executed.
18:32:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:32:25 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:33:04 INFO  : Disconnected from the channel tcfchan#14.
18:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:36 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:33:36 INFO  : 'jtag frequency' command is executed.
18:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:33:38 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:33:38 INFO  : Context for 'APU' is selected.
18:33:38 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:33:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:38 INFO  : Context for 'APU' is selected.
18:33:38 INFO  : 'stop' command is executed.
18:33:38 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:33:39 INFO  : 'ps7_init' command is executed.
18:33:39 INFO  : 'ps7_post_config' command is executed.
18:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:39 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:39 INFO  : 'con' command is executed.
18:33:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:39 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:40:35 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
18:40:48 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
18:41:08 INFO  : Disconnected from the channel tcfchan#15.
18:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:09 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:41:09 INFO  : 'jtag frequency' command is executed.
18:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:41:11 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:41:12 INFO  : Context for 'APU' is selected.
18:41:12 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:41:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:12 INFO  : Context for 'APU' is selected.
18:41:12 INFO  : 'stop' command is executed.
18:41:12 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:41:12 INFO  : 'ps7_init' command is executed.
18:41:12 INFO  : 'ps7_post_config' command is executed.
18:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:12 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:12 INFO  : 'con' command is executed.
18:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:12 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:42:12 INFO  : Disconnected from the channel tcfchan#18.
18:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:40 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:42:40 INFO  : 'jtag frequency' command is executed.
18:42:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:42:42 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:42:42 INFO  : Context for 'APU' is selected.
18:42:42 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:42:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:42 INFO  : Context for 'APU' is selected.
18:42:42 INFO  : 'stop' command is executed.
18:42:42 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:42:42 INFO  : 'ps7_init' command is executed.
18:42:42 INFO  : 'ps7_post_config' command is executed.
18:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:43 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:43 INFO  : 'con' command is executed.
18:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:43 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:44:19 INFO  : Disconnected from the channel tcfchan#19.
18:44:44 INFO  : [Import] Updating active build configuration of the system project 'EthLwip_Demo_system' to 'Debug' after the import.
18:44:49 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
18:44:51 INFO  : The hardware specification used by project 'EthLwip_Demo' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:44:51 INFO  : The file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:44:51 INFO  : The updated bitstream files are copied from platform to folder 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\bitstream' in project 'EthLwip_Demo'.
18:44:51 INFO  : The file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:44:56 INFO  : The updated ps init files are copied from platform to folder 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\psinit' in project 'EthLwip_Demo'.
18:45:02 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
18:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:02 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:46:02 INFO  : 'jtag frequency' command is executed.
18:46:02 INFO  : Context for 'APU' is selected.
18:46:02 INFO  : System reset is completed.
18:46:05 INFO  : 'after 3000' command is executed.
18:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:46:07 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:46:07 INFO  : Context for 'APU' is selected.
18:46:07 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:07 INFO  : Context for 'APU' is selected.
18:46:07 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:46:07 INFO  : 'ps7_init' command is executed.
18:46:07 INFO  : 'ps7_post_config' command is executed.
18:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:08 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:08 INFO  : 'con' command is executed.
18:46:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:08 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:47:12 INFO  : Disconnected from the channel tcfchan#22.
20:45:18 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
20:45:38 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
21:32:35 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
21:32:48 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
21:33:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:11 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
21:33:11 INFO  : 'jtag frequency' command is executed.
21:33:11 INFO  : Context for 'APU' is selected.
21:33:11 INFO  : System reset is completed.
21:33:14 INFO  : 'after 3000' command is executed.
21:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
21:33:16 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
21:33:16 INFO  : Context for 'APU' is selected.
21:33:16 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:16 INFO  : Context for 'APU' is selected.
21:33:16 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
21:33:17 INFO  : 'ps7_init' command is executed.
21:33:17 INFO  : 'ps7_post_config' command is executed.
21:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:17 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:17 INFO  : 'con' command is executed.
21:33:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:17 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
21:35:56 INFO  : Disconnected from the channel tcfchan#27.
21:36:37 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
21:36:46 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
21:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:00 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
21:37:00 INFO  : 'jtag frequency' command is executed.
21:37:00 INFO  : Context for 'APU' is selected.
21:37:00 INFO  : System reset is completed.
21:37:03 INFO  : 'after 3000' command is executed.
21:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
21:37:06 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
21:37:06 INFO  : Context for 'APU' is selected.
21:37:06 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:37:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:06 INFO  : Context for 'APU' is selected.
21:37:06 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
21:37:06 INFO  : 'ps7_init' command is executed.
21:37:06 INFO  : 'ps7_post_config' command is executed.
21:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:06 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:07 INFO  : 'con' command is executed.
21:37:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:37:07 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
21:38:14 INFO  : Disconnected from the channel tcfchan#30.
21:39:37 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
21:39:50 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
21:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:22 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
21:40:22 INFO  : 'jtag frequency' command is executed.
21:40:22 INFO  : Context for 'APU' is selected.
21:40:22 INFO  : System reset is completed.
21:40:25 INFO  : 'after 3000' command is executed.
21:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
21:40:28 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
21:40:28 INFO  : Context for 'APU' is selected.
21:40:28 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:40:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:28 INFO  : Context for 'APU' is selected.
21:40:28 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
21:40:28 INFO  : 'ps7_init' command is executed.
21:40:28 INFO  : 'ps7_post_config' command is executed.
21:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:29 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:29 INFO  : 'con' command is executed.
21:40:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:40:29 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
21:43:40 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
21:43:48 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
21:44:19 INFO  : Disconnected from the channel tcfchan#33.
21:44:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:20 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
21:44:20 INFO  : 'jtag frequency' command is executed.
21:44:20 INFO  : Context for 'APU' is selected.
21:44:20 INFO  : System reset is completed.
21:44:23 INFO  : 'after 3000' command is executed.
21:44:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
21:44:26 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
21:44:26 INFO  : Context for 'APU' is selected.
21:44:26 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:26 INFO  : Context for 'APU' is selected.
21:44:26 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
21:44:26 INFO  : 'ps7_init' command is executed.
21:44:26 INFO  : 'ps7_post_config' command is executed.
21:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:27 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:27 INFO  : 'con' command is executed.
21:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:27 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
21:53:33 INFO  : Disconnected from the channel tcfchan#36.
22:13:57 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:13:57 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
22:13:58 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
22:14:16 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
22:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:30 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
22:14:30 INFO  : 'jtag frequency' command is executed.
22:14:30 INFO  : Context for 'APU' is selected.
22:14:30 INFO  : System reset is completed.
22:14:33 INFO  : 'after 3000' command is executed.
22:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
22:14:35 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
22:14:35 INFO  : Context for 'APU' is selected.
22:14:35 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:14:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:35 INFO  : Context for 'APU' is selected.
22:14:35 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
22:14:36 INFO  : 'ps7_init' command is executed.
22:14:36 INFO  : 'ps7_post_config' command is executed.
22:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:36 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:36 INFO  : 'con' command is executed.
22:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:14:36 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
22:15:57 INFO  : Disconnected from the channel tcfchan#40.
23:55:42 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
00:10:25 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
00:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:25 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
00:29:25 INFO  : 'jtag frequency' command is executed.
00:29:25 INFO  : Context for 'APU' is selected.
00:29:25 INFO  : System reset is completed.
00:29:28 INFO  : 'after 3000' command is executed.
00:29:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
00:29:30 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
00:29:30 INFO  : Context for 'APU' is selected.
00:29:31 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:31 INFO  : Context for 'APU' is selected.
00:29:31 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
00:29:31 INFO  : 'ps7_init' command is executed.
00:29:31 INFO  : 'ps7_post_config' command is executed.
00:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:31 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:32 INFO  : 'con' command is executed.
00:29:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:29:32 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
00:46:29 INFO  : Disconnected from the channel tcfchan#43.
00:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:04 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
00:47:04 INFO  : 'jtag frequency' command is executed.
00:47:04 INFO  : Context for 'APU' is selected.
00:47:04 INFO  : System reset is completed.
00:47:07 INFO  : 'after 3000' command is executed.
00:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
00:47:09 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
00:47:09 INFO  : Context for 'APU' is selected.
00:47:09 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:47:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:09 INFO  : Context for 'APU' is selected.
00:47:09 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
00:47:09 INFO  : 'ps7_init' command is executed.
00:47:09 INFO  : 'ps7_post_config' command is executed.
00:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:10 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:10 INFO  : 'con' command is executed.
00:47:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:47:10 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:26:31 INFO  : Disconnected from the channel tcfchan#44.
02:26:54 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
02:27:08 INFO  : Result from executing command 'removePlatformRepo': 
02:39:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip_Acp\RW\temp_xsdb_launch_script.tcl
02:39:32 INFO  : XSCT server has started successfully.
02:39:37 WARN  : Failed to closehw "D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: Invalid workspace. set workspace using setws command
02:39:37 ERROR : An unexpected exception occurred in the module 'platform project logging'
02:40:34 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:40:34 WARN  : Failed to closehw "D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: Cannot close hw design 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
Design is not opened in the current session.

02:40:44 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:42:30 INFO  : The hardware specification used by project 'EthLwip_Demo' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
02:42:30 INFO  : The file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
02:42:30 INFO  : The updated bitstream files are copied from platform to folder 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\bitstream' in project 'EthLwip_Demo'.
02:42:30 INFO  : The file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:42:35 INFO  : The updated ps init files are copied from platform to folder 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo\_ide\psinit' in project 'EthLwip_Demo'.
02:42:42 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
02:42:54 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
02:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:16 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
02:43:16 INFO  : 'jtag frequency' command is executed.
02:43:16 INFO  : Context for 'APU' is selected.
02:43:16 INFO  : System reset is completed.
02:43:19 INFO  : 'after 3000' command is executed.
02:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
02:43:22 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
02:43:22 INFO  : Context for 'APU' is selected.
02:43:22 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:43:22 INFO  : 'configparams force-mem-access 1' command is executed.
02:43:22 INFO  : Context for 'APU' is selected.
02:43:22 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
02:43:22 INFO  : 'ps7_init' command is executed.
02:43:22 INFO  : 'ps7_post_config' command is executed.
02:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:23 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:43:23 INFO  : 'configparams force-mem-access 0' command is executed.
02:43:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

02:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:23 INFO  : 'con' command is executed.
02:43:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:43:23 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:45:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip_Acp\RW\temp_xsdb_launch_script.tcl
02:45:25 INFO  : XSCT server has started successfully.
02:45:25 WARN  : channel "tcfchan#4" closed
22:06:23 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip_Acp/RW/IDE.log'.
22:06:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip_Acp\RW\temp_xsdb_launch_script.tcl
22:06:29 INFO  : XSCT server has started successfully.
22:06:29 INFO  : plnx-install-location is set to ''
22:06:29 INFO  : Successfully done setting XSCT server connection channel  
22:06:29 INFO  : Successfully done setting workspace for the tool. 
22:07:15 INFO  : Registering command handlers for Vitis TCF services
22:07:16 INFO  : Platform repository initialization has completed.
22:07:19 INFO  : Successfully done query RDI_DATADIR 
00:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:31 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
00:52:31 INFO  : 'jtag frequency' command is executed.
00:52:31 INFO  : Context for 'APU' is selected.
00:52:32 INFO  : System reset is completed.
00:52:35 INFO  : 'after 3000' command is executed.
00:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
00:52:37 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
00:52:37 INFO  : Context for 'APU' is selected.
00:52:37 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:37 INFO  : Context for 'APU' is selected.
00:52:37 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
00:52:38 INFO  : 'ps7_init' command is executed.
00:52:38 INFO  : 'ps7_post_config' command is executed.
00:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:38 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:38 INFO  : 'con' command is executed.
00:52:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:52:38 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
00:56:09 INFO  : Disconnected from the channel tcfchan#1.
00:56:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:23 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
00:56:23 INFO  : 'jtag frequency' command is executed.
00:56:23 INFO  : Context for 'APU' is selected.
00:56:23 INFO  : System reset is completed.
00:56:26 INFO  : 'after 3000' command is executed.
00:56:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
00:56:29 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
00:56:29 INFO  : Context for 'APU' is selected.
00:56:29 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:56:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:56:29 INFO  : Context for 'APU' is selected.
00:56:29 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
00:56:29 INFO  : 'ps7_init' command is executed.
00:56:29 INFO  : 'ps7_post_config' command is executed.
00:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:30 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:56:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

00:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:56:30 INFO  : 'con' command is executed.
00:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:56:30 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
00:57:42 INFO  : Disconnected from the channel tcfchan#2.
01:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:58 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:08:58 INFO  : 'jtag frequency' command is executed.
01:08:59 INFO  : Context for 'APU' is selected.
01:08:59 INFO  : System reset is completed.
01:09:02 INFO  : 'after 3000' command is executed.
01:09:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:09:04 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:09:04 INFO  : Context for 'APU' is selected.
01:09:04 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:09:04 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:04 INFO  : Context for 'APU' is selected.
01:09:04 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:09:05 INFO  : 'ps7_init' command is executed.
01:09:05 INFO  : 'ps7_post_config' command is executed.
01:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:05 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:05 INFO  : 'con' command is executed.
01:09:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:09:05 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:11:06 INFO  : Disconnected from the channel tcfchan#3.
01:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:19 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:11:19 INFO  : 'jtag frequency' command is executed.
01:11:19 INFO  : Context for 'APU' is selected.
01:11:19 INFO  : System reset is completed.
01:11:22 INFO  : 'after 3000' command is executed.
01:11:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:11:25 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:11:25 INFO  : Context for 'APU' is selected.
01:11:25 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:11:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:25 INFO  : Context for 'APU' is selected.
01:11:25 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:11:25 INFO  : 'ps7_init' command is executed.
01:11:25 INFO  : 'ps7_post_config' command is executed.
01:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:26 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:26 INFO  : 'con' command is executed.
01:11:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:11:26 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:12:43 INFO  : Disconnected from the channel tcfchan#4.
01:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:04 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:13:04 INFO  : 'jtag frequency' command is executed.
01:13:04 INFO  : Context for 'APU' is selected.
01:13:04 INFO  : System reset is completed.
01:13:07 INFO  : 'after 3000' command is executed.
01:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:13:10 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:13:10 INFO  : Context for 'APU' is selected.
01:13:10 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:13:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:10 INFO  : Context for 'APU' is selected.
01:13:10 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:13:10 INFO  : 'ps7_init' command is executed.
01:13:10 INFO  : 'ps7_post_config' command is executed.
01:13:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:10 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:11 INFO  : 'con' command is executed.
01:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:13:11 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:14:08 INFO  : Disconnected from the channel tcfchan#5.
01:14:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:19 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:14:19 INFO  : 'jtag frequency' command is executed.
01:14:19 INFO  : Context for 'APU' is selected.
01:14:19 INFO  : System reset is completed.
01:14:22 INFO  : 'after 3000' command is executed.
01:14:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:14:24 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:14:25 INFO  : Context for 'APU' is selected.
01:14:25 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:14:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:25 INFO  : Context for 'APU' is selected.
01:14:25 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:14:25 INFO  : 'ps7_init' command is executed.
01:14:25 INFO  : 'ps7_post_config' command is executed.
01:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:25 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:25 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:25 INFO  : 'con' command is executed.
01:14:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:14:25 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:16:30 INFO  : Disconnected from the channel tcfchan#6.
01:16:55 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip_Acp/RW/IDE.log'.
01:16:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip_Acp\RW\temp_xsdb_launch_script.tcl
01:16:57 INFO  : XSCT server has started successfully.
01:16:57 INFO  : plnx-install-location is set to ''
01:16:57 INFO  : Successfully done setting XSCT server connection channel  
01:16:57 INFO  : Successfully done setting workspace for the tool. 
01:17:13 INFO  : Registering command handlers for Vitis TCF services
01:17:13 INFO  : Successfully done query RDI_DATADIR 
01:17:14 INFO  : Platform repository initialization has completed.
01:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:57 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:17:57 INFO  : 'jtag frequency' command is executed.
01:17:57 INFO  : Context for 'APU' is selected.
01:17:57 INFO  : System reset is completed.
01:18:00 INFO  : 'after 3000' command is executed.
01:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:18:03 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:18:03 INFO  : Context for 'APU' is selected.
01:18:03 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:18:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:03 INFO  : Context for 'APU' is selected.
01:18:03 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:18:04 INFO  : 'ps7_init' command is executed.
01:18:04 INFO  : 'ps7_post_config' command is executed.
01:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:04 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:04 INFO  : 'con' command is executed.
01:18:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:18:04 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:21:24 INFO  : Disconnected from the channel tcfchan#1.
01:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:33 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:21:33 INFO  : 'jtag frequency' command is executed.
01:21:33 INFO  : Context for 'APU' is selected.
01:21:33 INFO  : System reset is completed.
01:21:36 INFO  : 'after 3000' command is executed.
01:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:21:38 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:21:38 INFO  : Context for 'APU' is selected.
01:21:40 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:40 INFO  : Context for 'APU' is selected.
01:21:40 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:21:40 INFO  : 'ps7_init' command is executed.
01:21:40 INFO  : 'ps7_post_config' command is executed.
01:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:41 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:41 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:41 INFO  : 'con' command is executed.
01:21:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:21:41 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:22:51 INFO  : Disconnected from the channel tcfchan#2.
01:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:23:17 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:23:17 INFO  : 'jtag frequency' command is executed.
01:23:17 INFO  : Context for 'APU' is selected.
01:23:18 INFO  : System reset is completed.
01:23:21 INFO  : 'after 3000' command is executed.
01:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:23:23 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:23:23 INFO  : Context for 'APU' is selected.
01:23:25 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:23:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:23:25 INFO  : Context for 'APU' is selected.
01:23:25 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:23:25 INFO  : 'ps7_init' command is executed.
01:23:25 INFO  : 'ps7_post_config' command is executed.
01:23:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:26 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:23:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:23:26 INFO  : 'con' command is executed.
01:23:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:23:26 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:25:10 INFO  : Disconnected from the channel tcfchan#3.
01:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:56 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:49:56 INFO  : 'jtag frequency' command is executed.
01:49:56 INFO  : Context for 'APU' is selected.
01:49:56 INFO  : System reset is completed.
01:49:59 INFO  : 'after 3000' command is executed.
01:49:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:50:02 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:50:02 INFO  : Context for 'APU' is selected.
01:50:03 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:50:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:03 INFO  : Context for 'APU' is selected.
01:50:03 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:50:04 INFO  : 'ps7_init' command is executed.
01:50:04 INFO  : 'ps7_post_config' command is executed.
01:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:04 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:04 INFO  : 'con' command is executed.
01:50:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:50:04 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:53:45 INFO  : Disconnected from the channel tcfchan#4.
01:54:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:07 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:54:07 INFO  : 'jtag frequency' command is executed.
01:54:07 INFO  : Context for 'APU' is selected.
01:54:07 INFO  : System reset is completed.
01:54:10 INFO  : 'after 3000' command is executed.
01:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:54:13 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:54:13 INFO  : Context for 'APU' is selected.
01:54:14 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:54:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:54:14 INFO  : Context for 'APU' is selected.
01:54:14 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:54:15 INFO  : 'ps7_init' command is executed.
01:54:15 INFO  : 'ps7_post_config' command is executed.
01:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:15 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:54:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:54:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:15 INFO  : 'con' command is executed.
01:54:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:54:15 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:56:01 INFO  : Disconnected from the channel tcfchan#5.
01:56:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:56:35 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:56:35 INFO  : 'jtag frequency' command is executed.
01:56:35 INFO  : Context for 'APU' is selected.
01:56:35 INFO  : System reset is completed.
01:56:38 INFO  : 'after 3000' command is executed.
01:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:56:41 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:56:41 INFO  : Context for 'APU' is selected.
01:56:42 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:43 INFO  : Context for 'APU' is selected.
01:56:43 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:56:43 INFO  : 'ps7_init' command is executed.
01:56:43 INFO  : 'ps7_post_config' command is executed.
01:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:43 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:56:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:44 INFO  : 'con' command is executed.
01:56:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:56:44 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:00:53 INFO  : Disconnected from the channel tcfchan#6.
02:02:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:17 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
02:02:17 INFO  : 'jtag frequency' command is executed.
02:02:17 INFO  : Context for 'APU' is selected.
02:02:17 INFO  : System reset is completed.
02:02:20 INFO  : 'after 3000' command is executed.
02:02:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
02:02:23 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
02:02:23 INFO  : Context for 'APU' is selected.
02:02:24 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:02:24 INFO  : 'configparams force-mem-access 1' command is executed.
02:02:24 INFO  : Context for 'APU' is selected.
02:02:24 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
02:02:24 INFO  : 'ps7_init' command is executed.
02:02:24 INFO  : 'ps7_post_config' command is executed.
02:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:25 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:02:25 INFO  : 'configparams force-mem-access 0' command is executed.
02:02:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

02:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:25 INFO  : 'con' command is executed.
02:02:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:02:25 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:07:19 INFO  : Disconnected from the channel tcfchan#7.
02:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:55 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
02:07:55 INFO  : 'jtag frequency' command is executed.
02:07:55 INFO  : Context for 'APU' is selected.
02:07:55 INFO  : System reset is completed.
02:07:58 INFO  : 'after 3000' command is executed.
02:07:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
02:08:01 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
02:08:01 INFO  : Context for 'APU' is selected.
02:08:02 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:08:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:02 INFO  : Context for 'APU' is selected.
02:08:02 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
02:08:03 INFO  : 'ps7_init' command is executed.
02:08:03 INFO  : 'ps7_post_config' command is executed.
02:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:03 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:03 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:03 INFO  : 'con' command is executed.
02:08:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:08:03 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:09:27 INFO  : Disconnected from the channel tcfchan#8.
02:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:55 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
02:09:55 INFO  : 'jtag frequency' command is executed.
02:09:55 INFO  : Context for 'APU' is selected.
02:09:55 INFO  : System reset is completed.
02:09:58 INFO  : 'after 3000' command is executed.
02:09:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
02:10:01 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
02:10:01 INFO  : Context for 'APU' is selected.
02:10:02 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:10:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:02 INFO  : Context for 'APU' is selected.
02:10:02 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
02:10:03 INFO  : 'ps7_init' command is executed.
02:10:03 INFO  : 'ps7_post_config' command is executed.
02:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:03 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:03 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:03 INFO  : 'con' command is executed.
02:10:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:10:03 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:11:43 INFO  : Disconnected from the channel tcfchan#9.
02:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:13 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
02:12:13 INFO  : 'jtag frequency' command is executed.
02:12:13 INFO  : Context for 'APU' is selected.
02:12:13 INFO  : System reset is completed.
02:12:16 INFO  : 'after 3000' command is executed.
02:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
02:12:19 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
02:12:19 INFO  : Context for 'APU' is selected.
02:12:20 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:12:21 INFO  : Context for 'APU' is selected.
02:12:21 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
02:12:21 INFO  : 'ps7_init' command is executed.
02:12:21 INFO  : 'ps7_post_config' command is executed.
02:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:21 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

02:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:22 INFO  : 'con' command is executed.
02:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:12:22 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:52:27 INFO  : Disconnected from the channel tcfchan#10.
02:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:37 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
02:52:37 INFO  : 'jtag frequency' command is executed.
02:52:37 INFO  : Context for 'APU' is selected.
02:52:37 INFO  : System reset is completed.
02:52:40 INFO  : 'after 3000' command is executed.
02:52:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
02:52:42 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
02:52:42 INFO  : Context for 'APU' is selected.
02:52:44 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:52:44 INFO  : 'configparams force-mem-access 1' command is executed.
02:52:44 INFO  : Context for 'APU' is selected.
02:52:44 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
02:52:44 INFO  : 'ps7_init' command is executed.
02:52:44 INFO  : 'ps7_post_config' command is executed.
02:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:44 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
02:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

02:52:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:45 INFO  : 'con' command is executed.
02:52:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:52:45 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:53:02 INFO  : Disconnected from the channel tcfchan#11.
02:53:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:28 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
02:53:28 INFO  : 'jtag frequency' command is executed.
02:53:28 INFO  : Context for 'APU' is selected.
02:53:28 INFO  : System reset is completed.
02:53:31 INFO  : 'after 3000' command is executed.
02:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
02:53:34 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
02:53:34 INFO  : Context for 'APU' is selected.
02:53:35 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:35 INFO  : Context for 'APU' is selected.
02:53:35 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
02:53:36 INFO  : 'ps7_init' command is executed.
02:53:36 INFO  : 'ps7_post_config' command is executed.
02:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:36 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:36 INFO  : 'con' command is executed.
02:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:53:36 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:56:17 INFO  : Disconnected from the channel tcfchan#12.
02:56:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:33 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
02:56:33 INFO  : 'jtag frequency' command is executed.
02:56:33 INFO  : Context for 'APU' is selected.
02:56:33 INFO  : System reset is completed.
02:56:36 INFO  : 'after 3000' command is executed.
02:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
02:56:39 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
02:56:39 INFO  : Context for 'APU' is selected.
02:56:41 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:56:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:56:41 INFO  : Context for 'APU' is selected.
02:56:41 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
02:56:41 INFO  : 'ps7_init' command is executed.
02:56:41 INFO  : 'ps7_post_config' command is executed.
02:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:42 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:56:42 INFO  : 'configparams force-mem-access 0' command is executed.
02:56:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

02:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:42 INFO  : 'con' command is executed.
02:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:56:42 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:58:38 INFO  : Disconnected from the channel tcfchan#13.
02:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:55 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
02:58:55 INFO  : 'jtag frequency' command is executed.
02:58:55 INFO  : Context for 'APU' is selected.
02:58:55 INFO  : System reset is completed.
02:58:58 INFO  : 'after 3000' command is executed.
02:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
02:59:01 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
02:59:01 INFO  : Context for 'APU' is selected.
02:59:03 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:59:03 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:03 INFO  : Context for 'APU' is selected.
02:59:03 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
02:59:03 INFO  : 'ps7_init' command is executed.
02:59:03 INFO  : 'ps7_post_config' command is executed.
02:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:04 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:04 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:04 INFO  : 'con' command is executed.
02:59:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:59:04 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
03:01:11 INFO  : Disconnected from the channel tcfchan#14.
03:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:28 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
03:01:28 INFO  : 'jtag frequency' command is executed.
03:01:28 INFO  : Context for 'APU' is selected.
03:01:28 INFO  : System reset is completed.
03:01:31 INFO  : 'after 3000' command is executed.
03:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
03:01:34 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
03:01:34 INFO  : Context for 'APU' is selected.
03:01:35 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:01:35 INFO  : 'configparams force-mem-access 1' command is executed.
03:01:35 INFO  : Context for 'APU' is selected.
03:01:35 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
03:01:35 INFO  : 'ps7_init' command is executed.
03:01:35 INFO  : 'ps7_post_config' command is executed.
03:01:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:36 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:36 INFO  : 'configparams force-mem-access 0' command is executed.
03:01:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

03:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:36 INFO  : 'con' command is executed.
03:01:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:01:36 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
03:02:35 INFO  : Disconnected from the channel tcfchan#15.
03:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:02:36 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
03:02:36 ERROR : port closed
03:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

03:02:36 ERROR : port closed
03:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:02:50 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
03:02:50 INFO  : 'jtag frequency' command is executed.
03:02:50 INFO  : Context for 'APU' is selected.
03:02:50 INFO  : System reset is completed.
03:02:53 INFO  : 'after 3000' command is executed.
03:02:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
03:02:56 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
03:02:56 INFO  : Context for 'APU' is selected.
03:02:57 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:02:57 INFO  : 'configparams force-mem-access 1' command is executed.
03:02:57 INFO  : Context for 'APU' is selected.
03:02:57 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
03:02:58 INFO  : 'ps7_init' command is executed.
03:02:58 INFO  : 'ps7_post_config' command is executed.
03:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:58 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:02:58 INFO  : 'configparams force-mem-access 0' command is executed.
03:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

03:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:58 INFO  : 'con' command is executed.
03:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:02:58 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
03:39:55 WARN  : channel "tcfchan#16" closed
14:14:12 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip_Acp/RW/IDE.log'.
14:14:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip_Acp\RW\temp_xsdb_launch_script.tcl
14:14:18 INFO  : XSCT server has started successfully.
14:14:18 INFO  : plnx-install-location is set to ''
14:14:18 INFO  : Successfully done setting XSCT server connection channel  
14:14:18 INFO  : Successfully done setting workspace for the tool. 
14:14:22 INFO  : Registering command handlers for Vitis TCF services
14:14:23 INFO  : Platform repository initialization has completed.
14:14:25 INFO  : Successfully done query RDI_DATADIR 
15:18:39 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:18:43 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:18:43 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:18:45 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:18:46 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:22:59 INFO  : Checking for BSP changes to sync application flags for project 'FBSL'...
15:22:59 INFO  : Result from executing command 'getProjects': EthLwip_Demo;EthLwip_Demo_system;FBSL;FBSL_system;RemoteSystemsTempFiles;design_1_wrapper
15:22:59 WARN  : Failed to closehw "D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
15:22:59 INFO  : Result from executing command 'getProjects': EthLwip_Demo;EthLwip_Demo_system;FBSL;FBSL_system;RemoteSystemsTempFiles;design_1_wrapper
15:22:59 ERROR : Failed to openhw "D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
15:22:59 ERROR : Failed to update application flags from BSP for 'FBSL'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
15:23:00 ERROR : Failed to compute checksum of hardware specification file used by project 'FBSL'
15:23:00 INFO  : Result from executing command 'getProjects': EthLwip_Demo;EthLwip_Demo_system;FBSL;FBSL_system;RemoteSystemsTempFiles;design_1_wrapper
15:23:00 ERROR : Failed to openhw "D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
15:23:00 INFO  : Result from executing command 'getProjects': EthLwip_Demo;EthLwip_Demo_system;FBSL;FBSL_system;RemoteSystemsTempFiles;design_1_wrapper
15:23:00 ERROR : Failed to openhw "D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
15:23:00 INFO  : Result from executing command 'getProjects': EthLwip_Demo;EthLwip_Demo_system;FBSL;FBSL_system;RemoteSystemsTempFiles;design_1_wrapper
15:23:00 ERROR : Failed to openhw "D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
15:23:28 INFO  : No changes in MSS file content so sources will not be generated.
15:23:35 INFO  : No changes in MSS file content so sources will not be generated.
16:07:08 INFO  : Result from executing command 'removePlatformRepo': 
16:07:17 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
16:09:43 INFO  : No changes in MSS file content so sources will not be generated.
16:09:55 INFO  : No changes in MSS file content so sources will not be generated.
16:10:02 INFO  : Result from executing command 'removePlatformRepo': 
16:10:28 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip_Acp/RW/IDE.log'.
16:10:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip_Acp\RW\temp_xsdb_launch_script.tcl
16:10:31 INFO  : XSCT server has started successfully.
16:10:31 INFO  : Successfully done setting XSCT server connection channel  
16:10:31 INFO  : plnx-install-location is set to ''
16:10:31 INFO  : Successfully done setting workspace for the tool. 
16:10:31 INFO  : Successfully done query RDI_DATADIR 
16:10:53 INFO  : Registering command handlers for Vitis TCF services
16:10:54 INFO  : Platform repository initialization has completed.
16:12:53 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:12:53 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:13:11 INFO  : Result from executing command 'removePlatformRepo': 
16:13:38 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:13:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:13:39 INFO  : Checking for BSP changes to sync application flags for project 'FBSL'...
16:13:50 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
16:13:50 INFO  : Updating application flags with new BSP settings...
16:13:50 INFO  : Successfully updated application flags for project EthLwip_Demo.
16:14:46 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
16:14:55 INFO  : Checking for BSP changes to sync application flags for project 'FBSL'...
16:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:00 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:21:00 INFO  : 'jtag frequency' command is executed.
16:21:00 INFO  : Context for 'APU' is selected.
16:21:00 INFO  : System reset is completed.
16:21:03 INFO  : 'after 3000' command is executed.
16:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:21:05 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:21:06 INFO  : Context for 'APU' is selected.
16:21:06 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:06 INFO  : Context for 'APU' is selected.
16:21:06 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:21:06 INFO  : 'ps7_init' command is executed.
16:21:06 INFO  : 'ps7_post_config' command is executed.
16:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:06 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:07 INFO  : 'con' command is executed.
16:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:21:07 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:30:09 INFO  : Disconnected from the channel tcfchan#9.
16:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:38 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:30:38 INFO  : 'jtag frequency' command is executed.
16:30:38 INFO  : Context for 'APU' is selected.
16:30:38 INFO  : System reset is completed.
16:30:41 INFO  : 'after 3000' command is executed.
16:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:30:44 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:30:44 INFO  : Context for 'APU' is selected.
16:30:44 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:30:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:44 INFO  : Context for 'APU' is selected.
16:30:44 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:30:44 INFO  : 'ps7_init' command is executed.
16:30:44 INFO  : 'ps7_post_config' command is executed.
16:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:45 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:45 INFO  : 'con' command is executed.
16:30:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:30:45 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:33:12 INFO  : Disconnected from the channel tcfchan#10.
16:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:20 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:33:20 INFO  : 'jtag frequency' command is executed.
16:33:20 INFO  : Context for 'APU' is selected.
16:33:20 INFO  : System reset is completed.
16:33:23 INFO  : 'after 3000' command is executed.
16:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:33:26 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:33:26 INFO  : Context for 'APU' is selected.
16:33:26 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:26 INFO  : Context for 'APU' is selected.
16:33:26 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:33:26 INFO  : 'ps7_init' command is executed.
16:33:26 INFO  : 'ps7_post_config' command is executed.
16:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:26 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:27 INFO  : 'con' command is executed.
16:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:27 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:34:01 INFO  : Disconnected from the channel tcfchan#11.
16:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:11 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:34:11 INFO  : 'jtag frequency' command is executed.
16:34:11 INFO  : Context for 'APU' is selected.
16:34:11 INFO  : System reset is completed.
16:34:14 INFO  : 'after 3000' command is executed.
16:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:34:16 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:34:16 INFO  : Context for 'APU' is selected.
16:34:16 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:16 INFO  : Context for 'APU' is selected.
16:34:16 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:34:17 INFO  : 'ps7_init' command is executed.
16:34:17 INFO  : 'ps7_post_config' command is executed.
16:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:17 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:17 INFO  : 'con' command is executed.
16:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:17 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:37:59 INFO  : Disconnected from the channel tcfchan#12.
16:38:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:13 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:38:13 INFO  : 'jtag frequency' command is executed.
16:38:13 INFO  : Context for 'APU' is selected.
16:38:13 INFO  : System reset is completed.
16:38:16 INFO  : 'after 3000' command is executed.
16:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:38:19 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:38:19 INFO  : Context for 'APU' is selected.
16:38:19 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:19 INFO  : Context for 'APU' is selected.
16:38:19 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:38:19 INFO  : 'ps7_init' command is executed.
16:38:19 INFO  : 'ps7_post_config' command is executed.
16:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:20 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:20 INFO  : 'con' command is executed.
16:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:20 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:41:33 INFO  : Disconnected from the channel tcfchan#13.
16:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:34 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:41:34 INFO  : 'jtag frequency' command is executed.
16:41:36 INFO  : Context for 'APU' is selected.
16:41:36 INFO  : System reset is completed.
16:41:39 INFO  : 'after 3000' command is executed.
16:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:41:42 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:41:42 INFO  : Context for 'APU' is selected.
16:41:42 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:41:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:42 INFO  : Context for 'APU' is selected.
16:41:42 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:41:42 INFO  : 'ps7_init' command is executed.
16:41:42 INFO  : 'ps7_post_config' command is executed.
16:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:43 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:43 INFO  : 'con' command is executed.
16:41:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:43 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:43:01 INFO  : Disconnected from the channel tcfchan#14.
16:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:27 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:43:27 INFO  : 'jtag frequency' command is executed.
16:43:27 INFO  : Context for 'APU' is selected.
16:43:27 INFO  : System reset is completed.
16:43:30 INFO  : 'after 3000' command is executed.
16:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:43:33 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:43:33 INFO  : Context for 'APU' is selected.
16:43:33 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:33 INFO  : Context for 'APU' is selected.
16:43:33 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:43:33 INFO  : 'ps7_init' command is executed.
16:43:33 INFO  : 'ps7_post_config' command is executed.
16:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:34 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:34 INFO  : 'con' command is executed.
16:43:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:34 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:45:24 INFO  : Disconnected from the channel tcfchan#15.
17:39:49 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o D:/three_verilog/Eth_lwip_Acp/RW/BOOT.bin
17:39:49 INFO  : Creating new bif file D:\three_verilog\Eth_lwip_Acp\RW\output.bif
17:39:50 INFO  : Bootgen command execution is done.
17:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:46 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:44:46 INFO  : 'jtag frequency' command is executed.
17:44:46 INFO  : Context for 'APU' is selected.
17:44:46 INFO  : System reset is completed.
17:44:49 INFO  : 'after 3000' command is executed.
17:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:44:52 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:44:52 INFO  : Context for 'APU' is selected.
17:44:52 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:52 INFO  : Context for 'APU' is selected.
17:44:52 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:44:52 INFO  : 'ps7_init' command is executed.
17:44:52 INFO  : 'ps7_post_config' command is executed.
17:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:53 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:53 INFO  : 'con' command is executed.
17:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:53 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:46:20 INFO  : Disconnected from the channel tcfchan#16.
17:46:30 INFO  : Result from executing command 'removePlatformRepo': 
17:46:41 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
17:47:26 INFO  : No changes in MSS file content so sources will not be generated.
17:47:39 INFO  : No changes in MSS file content so sources will not be generated.
17:47:44 INFO  : No changes in MSS file content so sources will not be generated.
17:48:02 INFO  : No changes in MSS file content so sources will not be generated.
17:48:39 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:48:39 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:50:13 INFO  : Checking for BSP changes to sync application flags for project 'FSBL'...
17:50:28 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
17:50:28 INFO  : Updating application flags with new BSP settings...
17:50:28 INFO  : Successfully updated application flags for project EthLwip_Demo.
17:50:41 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
17:53:07 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o D:/three_verilog/Eth_lwip_Acp/RW/BOOT_FILE/BOOT.bin
17:53:07 INFO  : Creating new bif file D:\three_verilog\Eth_lwip_Acp\RW\BOOT_FILE\output.bif
17:53:08 INFO  : Bootgen command execution is done.
17:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:57 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:57:57 INFO  : 'jtag frequency' command is executed.
17:57:57 INFO  : Context for 'APU' is selected.
17:57:57 INFO  : System reset is completed.
17:58:00 INFO  : 'after 3000' command is executed.
17:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:58:02 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:58:02 INFO  : Context for 'APU' is selected.
17:58:02 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:02 INFO  : Context for 'APU' is selected.
17:58:02 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:58:03 INFO  : 'ps7_init' command is executed.
17:58:03 INFO  : 'ps7_post_config' command is executed.
17:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:03 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:04 INFO  : 'con' command is executed.
17:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:04 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:58:39 INFO  : Disconnected from the channel tcfchan#23.
18:08:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:15 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:08:15 INFO  : 'jtag frequency' command is executed.
18:08:15 INFO  : Context for 'APU' is selected.
18:08:15 INFO  : System reset is completed.
18:08:18 INFO  : 'after 3000' command is executed.
18:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:08:21 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:08:21 INFO  : Context for 'APU' is selected.
18:08:21 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:08:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:21 INFO  : Context for 'APU' is selected.
18:08:21 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:08:21 INFO  : 'ps7_init' command is executed.
18:08:21 INFO  : 'ps7_post_config' command is executed.
18:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:21 INFO  : The application 'D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip_Acp/RW/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:22 INFO  : 'con' command is executed.
18:08:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:22 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip_Acp\RW\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
18:09:39 INFO  : Disconnected from the channel tcfchan#24.
