\hypertarget{stm32h7xx__hal__rcc_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}
\label{stm32h7xx__hal__rcc_8h_source}\index{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc.h@{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc.h}}
\mbox{\hyperlink{stm32h7xx__hal__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{18 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{19 \textcolor{preprocessor}{\#ifndef STM32H7xx\_HAL\_RCC\_H}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#define STM32H7xx\_HAL\_RCC\_H}}
\DoxyCodeLine{21 }
\DoxyCodeLine{22 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{23  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{24 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{25 }
\DoxyCodeLine{26 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{28 }
\DoxyCodeLine{37 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{38 }
\DoxyCodeLine{46 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{47 \{}
\DoxyCodeLine{48   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}};   }
\DoxyCodeLine{51   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}};  }
\DoxyCodeLine{54   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}};       }
\DoxyCodeLine{57   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}};       }
\DoxyCodeLine{62   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}};       }
\DoxyCodeLine{66   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}};       }
\DoxyCodeLine{69   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a5777f8788531e0fc3f35b0e5d1c7a445}{PLLR}};       }
\DoxyCodeLine{71   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a7175400cda0e366abd960394d52905db}{PLLRGE}};     }
\DoxyCodeLine{73   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ac2fdb3d3270549f0d2c3be2d0af676e1}{PLLVCOSEL}};  }
\DoxyCodeLine{76   uint32\_t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a50ac04466d7fd9e74f833e825970ab37}{PLLFRACN}};   }
\DoxyCodeLine{79 \}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{80 }
\DoxyCodeLine{84 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{85 \{}
\DoxyCodeLine{86   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}};       }
\DoxyCodeLine{89   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}};             }
\DoxyCodeLine{92   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}};             }
\DoxyCodeLine{95   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}};             }
\DoxyCodeLine{98   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}};  }
\DoxyCodeLine{102   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}};             }
\DoxyCodeLine{105  uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_aaba578c1921a07e6421d9c1166d84854}{HSI48State}};            }
\DoxyCodeLine{108   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7a5e7e72ba93d00a31f04c2bfead181c}{CSIState}};             }
\DoxyCodeLine{111   uint32\_t \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a5b2e252e8336482c5e9a333610321116}{CSICalibrationValue}};  }
\DoxyCodeLine{115   \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}} \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}};        }
\DoxyCodeLine{117 \}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}};}
\DoxyCodeLine{118 }
\DoxyCodeLine{122 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{123 \{}
\DoxyCodeLine{124   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}};             }
\DoxyCodeLine{127   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}};          }
\DoxyCodeLine{130   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a48b92ad9cf7689a8a3a5d3ef8e61c789}{SYSCLKDivider}};         }
\DoxyCodeLine{133   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}};         }
\DoxyCodeLine{136   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}};        }
\DoxyCodeLine{139   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}};        }
\DoxyCodeLine{141   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}};        }
\DoxyCodeLine{143   uint32\_t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}};      }
\DoxyCodeLine{145 \}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}};}
\DoxyCodeLine{146 }
\DoxyCodeLine{151 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{152 }
\DoxyCodeLine{160 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_NONE        (0x00000000U)}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSE         (0x00000001U)}}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSI         (0x00000002U)}}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_LSE         (0x00000004U)}}
\DoxyCodeLine{164 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_LSI         (0x00000008U)}}
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_CSI         (0x00000010U)}}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define RCC\_OSCILLATORTYPE\_HSI48       (0x00000020U)}}
\DoxyCodeLine{167 }
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define RCC\_HSE\_OFF                    (0x00000000U)}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define RCC\_HSE\_ON                     RCC\_CR\_HSEON}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define RCC\_HSE\_BYPASS                 ((uint32\_t)(RCC\_CR\_HSEBYP | RCC\_CR\_HSEON))}}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#if defined(RCC\_CR\_HSEEXT)}}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define RCC\_HSE\_BYPASS\_DIGITAL         ((uint32\_t)(RCC\_CR\_HSEEXT | RCC\_CR\_HSEBYP | RCC\_CR\_HSEON))}}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CR\_HSEEXT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{181 }
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define RCC\_LSE\_OFF                    (0x00000000U)}}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define RCC\_LSE\_ON                     RCC\_BDCR\_LSEON}}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define RCC\_LSE\_BYPASS                 ((uint32\_t)(RCC\_BDCR\_LSEBYP | RCC\_BDCR\_LSEON))}}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#if defined(RCC\_BDCR\_LSEEXT)}}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define RCC\_LSE\_BYPASS\_DIGITAL         ((uint32\_t)(RCC\_BDCR\_LSEEXT | RCC\_BDCR\_LSEBYP | RCC\_BDCR\_LSEON))}}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_BDCR\_LSEEXT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{195 }
\DoxyCodeLine{203 \textcolor{preprocessor}{\#define RCC\_HSI\_OFF                      (0x00000000U)           }}
\DoxyCodeLine{204 \textcolor{preprocessor}{\#define RCC\_HSI\_ON                       RCC\_CR\_HSION                     }}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#define RCC\_HSI\_DIV1                     (RCC\_CR\_HSIDIV\_1 | RCC\_CR\_HSION) }}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define RCC\_HSI\_DIV2                     (RCC\_CR\_HSIDIV\_2 | RCC\_CR\_HSION) }}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define RCC\_HSI\_DIV4                     (RCC\_CR\_HSIDIV\_4 | RCC\_CR\_HSION) }}
\DoxyCodeLine{209 \textcolor{preprocessor}{\#define RCC\_HSI\_DIV8                     (RCC\_CR\_HSIDIV | RCC\_CR\_HSION)   }}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#define RCC\_HSICALIBRATION\_DEFAULT       (0x40U)         }\textcolor{comment}{/* Default HSI calibration trimming value for STM32H7 rev.V and above. (0x20 value for rev.Y handled within \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST macro ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#define RCC\_HSI48\_OFF                      ((uint8\_t)0x00)}}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define RCC\_HSI48\_ON                       ((uint8\_t)0x01)}}
\DoxyCodeLine{222 }
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define RCC\_LSI\_OFF                    (0x00000000U)}}
\DoxyCodeLine{231 \textcolor{preprocessor}{\#define RCC\_LSI\_ON                     RCC\_CSR\_LSION}}
\DoxyCodeLine{232 }
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define RCC\_CSI\_OFF                    (0x00000000U)}}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define RCC\_CSI\_ON                     RCC\_CR\_CSION}}
\DoxyCodeLine{242 }
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define RCC\_CSICALIBRATION\_DEFAULT     (0x20U)         }\textcolor{comment}{/* Default CSI calibration trimming value for STM32H7 rev.V and above. (0x10 value for rev.Y handled within \_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST macro ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define RCC\_PLL\_NONE                   (0x00000000U)}}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define RCC\_PLL\_OFF                    (0x00000001U)}}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define RCC\_PLL\_ON                     (0x00000002U)}}
\DoxyCodeLine{254 }
\DoxyCodeLine{263 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_HSI              (0x00000000U)}}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_CSI              (0x00000001U)}}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_HSE              (0x00000002U)}}
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define RCC\_PLLSOURCE\_NONE             (0x00000003U)}}
\DoxyCodeLine{274 \textcolor{preprocessor}{\#define RCC\_PLL1\_DIVP                RCC\_PLLCFGR\_DIVP1EN}}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define RCC\_PLL1\_DIVQ                RCC\_PLLCFGR\_DIVQ1EN}}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define RCC\_PLL1\_DIVR                RCC\_PLLCFGR\_DIVR1EN}}
\DoxyCodeLine{277 }
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define RCC\_PLL1VCIRANGE\_0                RCC\_PLLCFGR\_PLL1RGE\_0       }}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define RCC\_PLL1VCIRANGE\_1                RCC\_PLLCFGR\_PLL1RGE\_1       }}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define RCC\_PLL1VCIRANGE\_2                RCC\_PLLCFGR\_PLL1RGE\_2       }}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#define RCC\_PLL1VCIRANGE\_3                RCC\_PLLCFGR\_PLL1RGE\_3       }}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define RCC\_PLL1VCOWIDE                 (0x00000000U)}}
\DoxyCodeLine{302 \textcolor{preprocessor}{\#define RCC\_PLL1VCOMEDIUM               RCC\_PLLCFGR\_PLL1VCOSEL}}
\DoxyCodeLine{303 }
\DoxyCodeLine{312 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_SYSCLK           (0x00000001U)}}
\DoxyCodeLine{313 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_HCLK             (0x00000002U)}}
\DoxyCodeLine{314 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_D1PCLK1          (0x00000004U)}}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_PCLK1            (0x00000008U)}}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_PCLK2            (0x00000010U)}}
\DoxyCodeLine{317 \textcolor{preprocessor}{\#define RCC\_CLOCKTYPE\_D3PCLK1          (0x00000020U)}}
\DoxyCodeLine{318 }
\DoxyCodeLine{326 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_CSI           RCC\_CFGR\_SW\_CSI}}
\DoxyCodeLine{327 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_HSI           RCC\_CFGR\_SW\_HSI}}
\DoxyCodeLine{328 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_HSE           RCC\_CFGR\_SW\_HSE}}
\DoxyCodeLine{329 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_PLLCLK        RCC\_CFGR\_SW\_PLL1}}
\DoxyCodeLine{330 }
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_CSI    RCC\_CFGR\_SWS\_CSI   }}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_HSI    RCC\_CFGR\_SWS\_HSI   }}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_HSE    RCC\_CFGR\_SWS\_HSE   }}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK RCC\_CFGR\_SWS\_PLL1  }}
\DoxyCodeLine{349 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_D1CPRE\_DIV1)}}
\DoxyCodeLine{350 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV1                RCC\_D1CFGR\_D1CPRE\_DIV1}}
\DoxyCodeLine{351 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV2                RCC\_D1CFGR\_D1CPRE\_DIV2}}
\DoxyCodeLine{352 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV4                RCC\_D1CFGR\_D1CPRE\_DIV4}}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV8                RCC\_D1CFGR\_D1CPRE\_DIV8}}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV16               RCC\_D1CFGR\_D1CPRE\_DIV16}}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV64               RCC\_D1CFGR\_D1CPRE\_DIV64}}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV128              RCC\_D1CFGR\_D1CPRE\_DIV128}}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV256              RCC\_D1CFGR\_D1CPRE\_DIV256}}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV512              RCC\_D1CFGR\_D1CPRE\_DIV512}}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{360 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV1                RCC\_CDCFGR1\_CDCPRE\_DIV1}}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV2                RCC\_CDCFGR1\_CDCPRE\_DIV2}}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV4                RCC\_CDCFGR1\_CDCPRE\_DIV4}}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV8                RCC\_CDCFGR1\_CDCPRE\_DIV8}}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV16               RCC\_CDCFGR1\_CDCPRE\_DIV16}}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV64               RCC\_CDCFGR1\_CDCPRE\_DIV64}}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV128              RCC\_CDCFGR1\_CDCPRE\_DIV128}}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV256              RCC\_CDCFGR1\_CDCPRE\_DIV256}}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define RCC\_SYSCLK\_DIV512              RCC\_CDCFGR1\_CDCPRE\_DIV512}}
\DoxyCodeLine{369 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_HPRE\_DIV1)}}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV1                RCC\_D1CFGR\_HPRE\_DIV1}}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV2                RCC\_D1CFGR\_HPRE\_DIV2}}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV4                RCC\_D1CFGR\_HPRE\_DIV4}}
\DoxyCodeLine{382 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV8                RCC\_D1CFGR\_HPRE\_DIV8}}
\DoxyCodeLine{383 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV16               RCC\_D1CFGR\_HPRE\_DIV16}}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV64               RCC\_D1CFGR\_HPRE\_DIV64}}
\DoxyCodeLine{385 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV128              RCC\_D1CFGR\_HPRE\_DIV128}}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV256              RCC\_D1CFGR\_HPRE\_DIV256}}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV512              RCC\_D1CFGR\_HPRE\_DIV512}}
\DoxyCodeLine{388 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV1                RCC\_CDCFGR1\_HPRE\_DIV1}}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV2                RCC\_CDCFGR1\_HPRE\_DIV2}}
\DoxyCodeLine{391 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV4                RCC\_CDCFGR1\_HPRE\_DIV4}}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV8                RCC\_CDCFGR1\_HPRE\_DIV8}}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV16               RCC\_CDCFGR1\_HPRE\_DIV16}}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV64               RCC\_CDCFGR1\_HPRE\_DIV64}}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV128              RCC\_CDCFGR1\_HPRE\_DIV128}}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV256              RCC\_CDCFGR1\_HPRE\_DIV256}}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define RCC\_HCLK\_DIV512              RCC\_CDCFGR1\_HPRE\_DIV512}}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#if defined (RCC\_D1CFGR\_D1PPRE\_DIV1)}}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define RCC\_APB3\_DIV1                  RCC\_D1CFGR\_D1PPRE\_DIV1}}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#define RCC\_APB3\_DIV2                  RCC\_D1CFGR\_D1PPRE\_DIV2}}
\DoxyCodeLine{409 \textcolor{preprocessor}{\#define RCC\_APB3\_DIV4                  RCC\_D1CFGR\_D1PPRE\_DIV4}}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define RCC\_APB3\_DIV8                  RCC\_D1CFGR\_D1PPRE\_DIV8}}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define RCC\_APB3\_DIV16                 RCC\_D1CFGR\_D1PPRE\_DIV16}}
\DoxyCodeLine{412 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define RCC\_APB3\_DIV1                  RCC\_CDCFGR1\_CDPPRE\_DIV1}}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define RCC\_APB3\_DIV2                  RCC\_CDCFGR1\_CDPPRE\_DIV2}}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define RCC\_APB3\_DIV4                  RCC\_CDCFGR1\_CDPPRE\_DIV4}}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define RCC\_APB3\_DIV8                  RCC\_CDCFGR1\_CDPPRE\_DIV8}}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define RCC\_APB3\_DIV16                 RCC\_CDCFGR1\_CDPPRE\_DIV16}}
\DoxyCodeLine{418 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{426 \textcolor{preprocessor}{\#if defined (RCC\_D2CFGR\_D2PPRE1\_DIV1)}}
\DoxyCodeLine{427 \textcolor{preprocessor}{\#define RCC\_APB1\_DIV1                  RCC\_D2CFGR\_D2PPRE1\_DIV1}}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#define RCC\_APB1\_DIV2                  RCC\_D2CFGR\_D2PPRE1\_DIV2}}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define RCC\_APB1\_DIV4                  RCC\_D2CFGR\_D2PPRE1\_DIV4}}
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define RCC\_APB1\_DIV8                  RCC\_D2CFGR\_D2PPRE1\_DIV8}}
\DoxyCodeLine{431 \textcolor{preprocessor}{\#define RCC\_APB1\_DIV16                 RCC\_D2CFGR\_D2PPRE1\_DIV16}}
\DoxyCodeLine{432 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define RCC\_APB1\_DIV1                  RCC\_CDCFGR2\_CDPPRE1\_DIV1}}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define RCC\_APB1\_DIV2                  RCC\_CDCFGR2\_CDPPRE1\_DIV2}}
\DoxyCodeLine{435 \textcolor{preprocessor}{\#define RCC\_APB1\_DIV4                  RCC\_CDCFGR2\_CDPPRE1\_DIV4}}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define RCC\_APB1\_DIV8                  RCC\_CDCFGR2\_CDPPRE1\_DIV8}}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define RCC\_APB1\_DIV16                 RCC\_CDCFGR2\_CDPPRE1\_DIV16}}
\DoxyCodeLine{438 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{439 }
\DoxyCodeLine{447 \textcolor{preprocessor}{\#if defined (RCC\_D2CFGR\_D2PPRE2\_DIV1)}}
\DoxyCodeLine{448 \textcolor{preprocessor}{\#define RCC\_APB2\_DIV1                  RCC\_D2CFGR\_D2PPRE2\_DIV1}}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#define RCC\_APB2\_DIV2                  RCC\_D2CFGR\_D2PPRE2\_DIV2}}
\DoxyCodeLine{450 \textcolor{preprocessor}{\#define RCC\_APB2\_DIV4                  RCC\_D2CFGR\_D2PPRE2\_DIV4}}
\DoxyCodeLine{451 \textcolor{preprocessor}{\#define RCC\_APB2\_DIV8                  RCC\_D2CFGR\_D2PPRE2\_DIV8}}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define RCC\_APB2\_DIV16                 RCC\_D2CFGR\_D2PPRE2\_DIV16}}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{454 \textcolor{preprocessor}{\#define RCC\_APB2\_DIV1                  RCC\_CDCFGR2\_CDPPRE2\_DIV1}}
\DoxyCodeLine{455 \textcolor{preprocessor}{\#define RCC\_APB2\_DIV2                  RCC\_CDCFGR2\_CDPPRE2\_DIV2}}
\DoxyCodeLine{456 \textcolor{preprocessor}{\#define RCC\_APB2\_DIV4                  RCC\_CDCFGR2\_CDPPRE2\_DIV4}}
\DoxyCodeLine{457 \textcolor{preprocessor}{\#define RCC\_APB2\_DIV8                  RCC\_CDCFGR2\_CDPPRE2\_DIV8}}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define RCC\_APB2\_DIV16                 RCC\_CDCFGR2\_CDPPRE2\_DIV16}}
\DoxyCodeLine{459 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#if defined(RCC\_D3CFGR\_D3PPRE\_DIV1)}}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define RCC\_APB4\_DIV1                  RCC\_D3CFGR\_D3PPRE\_DIV1}}
\DoxyCodeLine{469 \textcolor{preprocessor}{\#define RCC\_APB4\_DIV2                  RCC\_D3CFGR\_D3PPRE\_DIV2}}
\DoxyCodeLine{470 \textcolor{preprocessor}{\#define RCC\_APB4\_DIV4                  RCC\_D3CFGR\_D3PPRE\_DIV4}}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#define RCC\_APB4\_DIV8                  RCC\_D3CFGR\_D3PPRE\_DIV8}}
\DoxyCodeLine{472 \textcolor{preprocessor}{\#define RCC\_APB4\_DIV16                 RCC\_D3CFGR\_D3PPRE\_DIV16}}
\DoxyCodeLine{473 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define RCC\_APB4\_DIV1                  RCC\_SRDCFGR\_SRDPPRE\_DIV1}}
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define RCC\_APB4\_DIV2                  RCC\_SRDCFGR\_SRDPPRE\_DIV2}}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#define RCC\_APB4\_DIV4                  RCC\_SRDCFGR\_SRDPPRE\_DIV4}}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define RCC\_APB4\_DIV8                  RCC\_SRDCFGR\_SRDPPRE\_DIV8}}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define RCC\_APB4\_DIV16                 RCC\_SRDCFGR\_SRDPPRE\_DIV16}}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_NO\_CLK          (0x00000000U)}}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_LSE             (0x00000100U)}}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_LSI             (0x00000200U)}}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV2        (0x00002300U)}}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV3        (0x00003300U)}}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV4        (0x00004300U)}}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV5        (0x00005300U)}}
\DoxyCodeLine{494 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV6        (0x00006300U)}}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV7        (0x00007300U)}}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV8        (0x00008300U)}}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV9        (0x00009300U)}}
\DoxyCodeLine{498 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV10       (0x0000A300U)}}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV11       (0x0000B300U)}}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV12       (0x0000C300U)}}
\DoxyCodeLine{501 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV13       (0x0000D300U)}}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV14       (0x0000E300U)}}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV15       (0x0000F300U)}}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV16       (0x00010300U)}}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV17       (0x00011300U)}}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV18       (0x00012300U)}}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV19       (0x00013300U)}}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV20       (0x00014300U)}}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV21       (0x00015300U)}}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV22       (0x00016300U)}}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV23       (0x00017300U)}}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV24       (0x00018300U)}}
\DoxyCodeLine{513 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV25       (0x00019300U)}}
\DoxyCodeLine{514 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV26       (0x0001A300U)}}
\DoxyCodeLine{515 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV27       (0x0001B300U)}}
\DoxyCodeLine{516 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV28       (0x0001C300U)}}
\DoxyCodeLine{517 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV29       (0x0001D300U)}}
\DoxyCodeLine{518 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV30       (0x0001E300U)}}
\DoxyCodeLine{519 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV31       (0x0001F300U)}}
\DoxyCodeLine{520 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV32       (0x00020300U)}}
\DoxyCodeLine{521 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV33       (0x00021300U)}}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV34       (0x00022300U)}}
\DoxyCodeLine{523 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV35       (0x00023300U)}}
\DoxyCodeLine{524 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV36       (0x00024300U)}}
\DoxyCodeLine{525 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV37       (0x00025300U)}}
\DoxyCodeLine{526 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV38       (0x00026300U)}}
\DoxyCodeLine{527 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV39       (0x00027300U)}}
\DoxyCodeLine{528 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV40       (0x00028300U)}}
\DoxyCodeLine{529 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV41       (0x00029300U)}}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV42       (0x0002A300U)}}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV43       (0x0002B300U)}}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV44       (0x0002C300U)}}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV45       (0x0002D300U)}}
\DoxyCodeLine{534 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV46       (0x0002E300U)}}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV47       (0x0002F300U)}}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV48       (0x00030300U)}}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV49       (0x00031300U)}}
\DoxyCodeLine{538 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV50       (0x00032300U)}}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV51       (0x00033300U)}}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV52       (0x00034300U)}}
\DoxyCodeLine{541 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV53       (0x00035300U)}}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV54       (0x00036300U)}}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV55       (0x00037300U)}}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV56       (0x00038300U)}}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV57       (0x00039300U)}}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV58       (0x0003A300U)}}
\DoxyCodeLine{547 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV59       (0x0003B300U)}}
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV60       (0x0003C300U)}}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV61       (0x0003D300U)}}
\DoxyCodeLine{550 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV62       (0x0003E300U)}}
\DoxyCodeLine{551 \textcolor{preprocessor}{\#define RCC\_RTCCLKSOURCE\_HSE\_DIV63       (0x0003F300U)}}
\DoxyCodeLine{552 }
\DoxyCodeLine{553 }
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define RCC\_MCO1                         (0x00000000U)}}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define RCC\_MCO2                         (0x00000001U)}}
\DoxyCodeLine{564 }
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSI               (0x00000000U)}}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_LSE               RCC\_CFGR\_MCO1\_0}}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSE               RCC\_CFGR\_MCO1\_1}}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_PLL1QCLK          ((uint32\_t)RCC\_CFGR\_MCO1\_0 | RCC\_CFGR\_MCO1\_1)}}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define RCC\_MCO1SOURCE\_HSI48              RCC\_CFGR\_MCO1\_2}}
\DoxyCodeLine{577 }
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_SYSCLK            (0x00000000U)}}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_PLL2PCLK          RCC\_CFGR\_MCO2\_0}}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_HSE               RCC\_CFGR\_MCO2\_1}}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_PLLCLK            ((uint32\_t)RCC\_CFGR\_MCO2\_0 | RCC\_CFGR\_MCO2\_1)}}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_CSICLK            RCC\_CFGR\_MCO2\_2}}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define RCC\_MCO2SOURCE\_LSICLK            ((uint32\_t)RCC\_CFGR\_MCO2\_0 | RCC\_CFGR\_MCO2\_2)}}
\DoxyCodeLine{591 }
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define RCC\_MCODIV\_1                    RCC\_CFGR\_MCO1PRE\_0}}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define RCC\_MCODIV\_2                    RCC\_CFGR\_MCO1PRE\_1}}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#define RCC\_MCODIV\_3                    ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_1)}}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define RCC\_MCODIV\_4                    RCC\_CFGR\_MCO1PRE\_2}}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define RCC\_MCODIV\_5                    ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define RCC\_MCODIV\_6                    ((uint32\_t)RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{605 \textcolor{preprocessor}{\#define RCC\_MCODIV\_7                    ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{606 \textcolor{preprocessor}{\#define RCC\_MCODIV\_8                    RCC\_CFGR\_MCO1PRE\_3}}
\DoxyCodeLine{607 \textcolor{preprocessor}{\#define RCC\_MCODIV\_9                    ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{608 \textcolor{preprocessor}{\#define RCC\_MCODIV\_10                   ((uint32\_t)RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#define RCC\_MCODIV\_11                   ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{610 \textcolor{preprocessor}{\#define RCC\_MCODIV\_12                   ((uint32\_t)RCC\_CFGR\_MCO1PRE\_2 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{611 \textcolor{preprocessor}{\#define RCC\_MCODIV\_13                   ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_2 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define RCC\_MCODIV\_14                   ((uint32\_t)RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_2 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define RCC\_MCODIV\_15                   RCC\_CFGR\_MCO1PRE}}
\DoxyCodeLine{614 }
\DoxyCodeLine{615 }
\DoxyCodeLine{623 \textcolor{preprocessor}{\#define RCC\_IT\_LSIRDY                  (0x00000001U)}}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define RCC\_IT\_LSERDY                  (0x00000002U)}}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#define RCC\_IT\_HSIRDY                  (0x00000004U)}}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define RCC\_IT\_HSERDY                  (0x00000008U)}}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define RCC\_IT\_CSIRDY                  (0x00000010U)}}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define RCC\_IT\_HSI48RDY                (0x00000020U)}}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#define RCC\_IT\_PLLRDY                  (0x00000040U)}}
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define RCC\_IT\_PLL2RDY                 (0x00000080U)}}
\DoxyCodeLine{631 \textcolor{preprocessor}{\#define RCC\_IT\_PLL3RDY                 (0x00000100U)}}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define RCC\_IT\_LSECSS                  (0x00000200U)}}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define RCC\_IT\_CSS                     (0x00000400U)}}
\DoxyCodeLine{648 \textcolor{comment}{/* Flags in the CR register */}}
\DoxyCodeLine{649 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSIRDY                ((uint8\_t)0x22)}}
\DoxyCodeLine{650 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSIDIV                ((uint8\_t)0x25)}}
\DoxyCodeLine{651 \textcolor{preprocessor}{\#define RCC\_FLAG\_CSIRDY                ((uint8\_t)0x28)}}
\DoxyCodeLine{652 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSI48RDY              ((uint8\_t)0x2D)}}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#if defined(RCC\_CR\_D1CKRDY)}}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define RCC\_FLAG\_D1CKRDY               ((uint8\_t)0x2E)}}
\DoxyCodeLine{655 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define RCC\_FLAG\_CPUCKRDY              ((uint8\_t)0x2E)}}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define RCC\_FLAG\_D1CKRDY               RCC\_FLAG\_CPUCKRDY   }\textcolor{comment}{/* alias */}\textcolor{preprocessor}{}}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CR\_D1CKRDY */}\textcolor{preprocessor}{}}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#if defined(RCC\_CR\_D2CKRDY)}}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define RCC\_FLAG\_D2CKRDY               ((uint8\_t)0x2F)}}
\DoxyCodeLine{661 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{662 \textcolor{preprocessor}{\#define RCC\_FLAG\_CDCKRDY               ((uint8\_t)0x2F)}}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define RCC\_FLAG\_D2CKRDY               RCC\_FLAG\_CDCKRDY    }\textcolor{comment}{/* alias */}\textcolor{preprocessor}{}}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CR\_D2CKRDY */}\textcolor{preprocessor}{}}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#define RCC\_FLAG\_HSERDY                ((uint8\_t)0x31)}}
\DoxyCodeLine{666 \textcolor{preprocessor}{\#define RCC\_FLAG\_PLLRDY                ((uint8\_t)0x39)}}
\DoxyCodeLine{667 \textcolor{preprocessor}{\#define RCC\_FLAG\_PLL2RDY               ((uint8\_t)0x3B)}}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define RCC\_FLAG\_PLL3RDY               ((uint8\_t)0x3D)}}
\DoxyCodeLine{669 \textcolor{comment}{/* Flags in the BDCR register */}}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define RCC\_FLAG\_LSERDY                ((uint8\_t)0x41)}}
\DoxyCodeLine{671 }
\DoxyCodeLine{672 \textcolor{comment}{/* Flags in the CSR register */}}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define RCC\_FLAG\_LSIRDY                ((uint8\_t)0x61)}}
\DoxyCodeLine{674 }
\DoxyCodeLine{675 \textcolor{comment}{/* Flags in the RSR register */}}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#if defined(RCC\_RSR\_CPURSTF)}}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#define RCC\_FLAG\_CPURST                ((uint8\_t)0x91)}}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_RSR\_CPURSTF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{679 }
\DoxyCodeLine{680 \textcolor{preprocessor}{\#if defined(RCC\_RSR\_D1RSTF)}}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#define RCC\_FLAG\_D1RST                 ((uint8\_t)0x93)}}
\DoxyCodeLine{682 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{683 \textcolor{preprocessor}{\#define RCC\_FLAG\_CDRST                 ((uint8\_t)0x93)}}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_RSR\_D1RSTF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#if defined(RCC\_RSR\_D2RSTF)}}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define RCC\_FLAG\_D2RST                 ((uint8\_t)0x94)}}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_RSR\_D2RSTF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define RCC\_FLAG\_BORRST                ((uint8\_t)0x95)}}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define RCC\_FLAG\_PINRST                ((uint8\_t)0x96)}}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define RCC\_FLAG\_PORRST                ((uint8\_t)0x97)}}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define RCC\_FLAG\_SFTRST                ((uint8\_t)0x98)}}
\DoxyCodeLine{692 \textcolor{preprocessor}{\#define RCC\_FLAG\_IWDG1RST              ((uint8\_t)0x9A)}}
\DoxyCodeLine{693 \textcolor{preprocessor}{\#define RCC\_FLAG\_WWDG1RST              ((uint8\_t)0x9C)}}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define RCC\_FLAG\_LPWR1RST              ((uint8\_t)0x9E)}}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#define RCC\_FLAG\_LPWR2RST              ((uint8\_t)0x9F)}}
\DoxyCodeLine{696 }
\DoxyCodeLine{697 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define RCC\_FLAG\_C1RST                 (RCC\_FLAG\_CPURST)}}
\DoxyCodeLine{699 \textcolor{preprocessor}{\#define RCC\_FLAG\_C2RST                 ((uint8\_t)0x92)}}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define RCC\_FLAG\_SFTR1ST               (RCC\_FLAG\_SFTRST)}}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define RCC\_FLAG\_SFTR2ST               ((uint8\_t)0x99)}}
\DoxyCodeLine{702 \textcolor{preprocessor}{\#define RCC\_FLAG\_WWDG2RST              ((uint8\_t)0x9D)}}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define RCC\_FLAG\_IWDG2RST              ((uint8\_t)0x9B)}}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{705 }
\DoxyCodeLine{706 }
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_LOW                 (0x00000000U) }}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_MEDIUMLOW           RCC\_BDCR\_LSEDRV\_0      }}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_MEDIUMHIGH          RCC\_BDCR\_LSEDRV\_1      }}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define RCC\_LSEDRIVE\_HIGH                RCC\_BDCR\_LSEDRV        }}
\DoxyCodeLine{725 \textcolor{preprocessor}{\#define RCC\_STOP\_WAKEUPCLOCK\_HSI       (0x00000000U)}}
\DoxyCodeLine{726 \textcolor{preprocessor}{\#define RCC\_STOP\_WAKEUPCLOCK\_CSI       RCC\_CFGR\_STOPWUCK}}
\DoxyCodeLine{727 }
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define RCC\_STOP\_KERWAKEUPCLOCK\_HSI       (0x00000000U)}}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define RCC\_STOP\_KERWAKEUPCLOCK\_CSI        RCC\_CFGR\_STOPKERWUCK}}
\DoxyCodeLine{737 }
\DoxyCodeLine{738 }
\DoxyCodeLine{743 \textcolor{preprocessor}{\#if defined(RCC\_VER\_X)}}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define HAL\_RCC\_REV\_Y\_HSITRIM\_Pos  (12U)}}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#define HAL\_RCC\_REV\_Y\_HSITRIM\_Msk  (0x3F000U)}}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#define HAL\_RCC\_REV\_Y\_CSITRIM\_Pos  (26U)}}
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define HAL\_RCC\_REV\_Y\_CSITRIM\_Msk  (0x7C000000U)}}
\DoxyCodeLine{748 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_VER\_X */}\textcolor{preprocessor}{}}
\DoxyCodeLine{749 }
\DoxyCodeLine{754 \textcolor{comment}{/* Exported macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{755 }
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{766 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{767 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{768 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{769 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{770 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{771 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{772 }
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{774 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{775 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{776 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{777 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{778 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{779 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{780 }
\DoxyCodeLine{781 \textcolor{preprocessor}{\#if defined(JPEG)}}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPGDECEN\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{783 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{784 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{785 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{786 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{787 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{788 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* JPEG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{790 }
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{792 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{793 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{794 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{795 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{796 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{797 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{798 }
\DoxyCodeLine{799 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{801 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{802 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{803 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{804 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{805 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{806 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{810 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{811 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI1EN);\(\backslash\)}}
\DoxyCodeLine{812 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{813 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI1EN);\(\backslash\)}}
\DoxyCodeLine{814 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{815 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{819 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{820 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI2EN);\(\backslash\)}}
\DoxyCodeLine{821 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{822 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OSPI2EN);\(\backslash\)}}
\DoxyCodeLine{823 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{824 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{825 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OCTOSPIM\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{828 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{829 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_IOMNGREN);\(\backslash\)}}
\DoxyCodeLine{830 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{831 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_IOMNGREN);\(\backslash\)}}
\DoxyCodeLine{832 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{833 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{834 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{835 \textcolor{preprocessor}{\#if defined(OTFDEC1)}}
\DoxyCodeLine{836 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{837 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{838 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OTFDEC1EN);\(\backslash\)}}
\DoxyCodeLine{839 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{840 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OTFDEC1EN);\(\backslash\)}}
\DoxyCodeLine{841 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{842 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OTFDEC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#if defined(OTFDEC2)}}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{846 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{847 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OTFDEC2EN);\(\backslash\)}}
\DoxyCodeLine{848 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{849 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_OTFDEC2EN);\(\backslash\)}}
\DoxyCodeLine{850 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{851 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OTFDEC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{854 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{855 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{856 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_GFXMMUEN);\(\backslash\)}}
\DoxyCodeLine{857 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{858 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_GFXMMUEN);\(\backslash\)}}
\DoxyCodeLine{859 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{860 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{861 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{863 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{864 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{865 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{866 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{867 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{868 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{869 }
\DoxyCodeLine{870 }
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_CLK\_DISABLE()            (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_MDMAEN))}}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_DISABLE()           (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_DMA2DEN))}}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#if defined(JPEG)}}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPGDECEN\_CLK\_DISABLE()        (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_JPGDECEN))}}
\DoxyCodeLine{875 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* JPEG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{876 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()             (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{877 }
\DoxyCodeLine{878 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()            (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_CLK\_DISABLE()            (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_OSPI1EN))}}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPII */}\textcolor{preprocessor}{}}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_CLK\_DISABLE()            (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_OSPI2EN))}}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE()          (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_SDMMC1EN))}}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OCTOSPIM\_CLK\_DISABLE()            (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_IOMNGREN))}}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#if defined(OTFDEC1)}}
\DoxyCodeLine{892 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC1\_CLK\_DISABLE()            (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_OTFDEC1EN))}}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OTOFDEC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#if defined(OTFDEC2)}}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC2\_CLK\_DISABLE()            (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_OTFDEC2EN))}}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OTOFDEC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_CLK\_DISABLE()            (RCC-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_GFXMMUEN))}}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{900 }
\DoxyCodeLine{907 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_MDMAEN)   != 0U)}}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_ENABLED()         ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_DMA2DEN)  != 0U)}}
\DoxyCodeLine{909 \textcolor{preprocessor}{\#if defined(JPEG)}}
\DoxyCodeLine{910 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPGDECEN\_IS\_CLK\_ENABLED()      ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_JPGDECEN) != 0U)}}
\DoxyCodeLine{911 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* JPEG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{912 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_FMCEN)    != 0U)}}
\DoxyCodeLine{913 \textcolor{preprocessor}{\#if defined (QUADSPI)}}
\DoxyCodeLine{914 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_QSPIEN)   != 0U)}}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{917 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_OSPI1EN)   != 0U)}}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPII */}\textcolor{preprocessor}{}}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_OSPI2EN)   != 0U)}}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_SDMMC1EN) != 0U)}}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OCTOSPIM\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_IOMNGREN) != 0U)}}
\DoxyCodeLine{925 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#if defined(OTFDEC1)}}
\DoxyCodeLine{927 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC1\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_OTFDEC1EN) != 0U)}}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OTOFDEC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#if defined(OTFDEC2)}}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC2\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_OTFDEC2EN) != 0U)}}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OTOFDEC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_ENABLED()        ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_GFXMMUEN) != 0U)}}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{935 }
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_IS\_CLK\_DISABLED()         ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_MDMAEN)   == 0U)}}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_DISABLED()        ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_DMA2DEN)  == 0U)}}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#if defined(JPEG)}}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPGDECEN\_IS\_CLK\_DISABLED()     ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_JPGDECEN) == 0U)}}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* JPEG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()          ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_FMCEN)    == 0U)}}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#if defined (QUADSPI)}}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()         ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_QSPIEN)   == 0U)}}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{945 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_SDMMC1EN) == 0U)}}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{947 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_DISABLED()        ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_OSPI1EN) == 0U)}}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_DISABLED()     ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_OSPI2EN) == 0U)}}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OCTOSPIM\_IS\_CLK\_DISABLED()     ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_IOMNGREN) == 0U)}}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#if defined(OTFDEC1)}}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC1\_IS\_CLK\_DISABLED()      ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_OTFDEC1EN) == 0U)}}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#if defined(OTFDEC2)}}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC2\_IS\_CLK\_DISABLED()      ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_OTFDEC2EN) == 0U)}}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_DISABLED()       ((RCC-\/>AHB3ENR \& RCC\_AHB3ENR\_GFXMMUEN) == 0U)}}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{971 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{972 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{973 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{974 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{975 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{976 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{977 }
\DoxyCodeLine{978 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{979 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{980 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{981 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{982 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{983 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{984 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{985 }
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{987 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{988 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{989 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{990 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{991 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{992 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{993 }
\DoxyCodeLine{994 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ART\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{996 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{997 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{998 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{999 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{1000 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1001 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1003 }
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#if defined(RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1007 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{1008 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1009 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{1010 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1011 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1012 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1013 }
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1MAC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1016 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1017 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{1018 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1019 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1021 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1022 }
\DoxyCodeLine{1023 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1TX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1024 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1025 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{1026 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1027 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{1028 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1029 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1030 }
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1RX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1032 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1033 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{1034 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1035 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{1036 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1037 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1039 }
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1041 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1042 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{1043 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1044 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{1045 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1046 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1047 }
\DoxyCodeLine{1048 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1049 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1050 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{1051 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1052 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{1053 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1054 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1055 }
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#if defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1058 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1059 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{1060 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1061 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{1062 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1063 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1064 }
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1066 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1067 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{1068 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1069 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1071 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1073 }
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()             (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_DMA1EN))}}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()             (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_DMA2EN))}}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_CLK\_DISABLE()            (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ADC12EN))}}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ART\_CLK\_DISABLE()              (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ARTEN))}}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#if defined(RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()              (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1MAC\_CLK\_DISABLE()          (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ETH1MACEN))}}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1TX\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ETH1TXEN))}}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1RX\_CLK\_DISABLE()           (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ETH1RXEN))}}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_DISABLE()      (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB1OTGHSEN))}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB1OTGHSULPIEN))}}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#if defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_DISABLE()      (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB2OTGHSEN))}}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_DISABLE() (RCC-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB2OTGHSULPIEN))}}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB2\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1094 }
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()              ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_DMA1EN)          != 0U)}}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()              ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_DMA2EN)          != 0U)}}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED()             ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_ADC12EN)         != 0U)}}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ART\_IS\_CLK\_ENABLED()               ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_ARTEN)           != 0U)}}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#if defined(RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()              ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_CRCEN)       != 0U)}}
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1MAC\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_ETH1MACEN)       != 0U)}}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1TX\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_ETH1TXEN)        != 0U)}}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1RX\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_ETH1RXEN)        != 0U)}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_IS\_CLK\_ENABLED()       ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_USB1OTGHSEN)     != 0U)}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_USB1OTGHSULPIEN) != 0U)}}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#if defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_IS\_CLK\_ENABLED()       ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_USB2OTGHSEN)     != 0U)}}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_IS\_CLK\_ENABLED()  ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_USB2OTGHSULPIEN) != 0U)}}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB2\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1121 }
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_DMA1EN)          == 0U)}}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_DMA2EN)          == 0U)}}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED()            ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_ADC12EN)         == 0U)}}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ART\_IS\_CLK\_DISABLED()              ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_ARTEN)           == 0U)}}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1128 \textcolor{preprocessor}{\#if defined(RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()              ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_CRCEN)           == 0U)}}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1MAC\_IS\_CLK\_DISABLED()          ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_ETH1MACEN)       == 0U)}}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1TX\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_ETH1TXEN)        == 0U)}}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1RX\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_ETH1RXEN)        == 0U)}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_IS\_CLK\_DISABLED()      ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_USB1OTGHSEN)     == 0U)}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED() ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_USB1OTGHSULPIEN) == 0U)}}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#if defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_IS\_CLK\_DISABLED()      ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_USB2OTGHSEN)     == 0U)}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_IS\_CLK\_DISABLED() ((RCC-\/>AHB1ENR \& RCC\_AHB1ENR\_USB2OTGHSULPIEN) == 0U)}}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB2\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1142 }
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#if defined(DCMI) \&\& defined(PSSI)}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1151 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMI\_PSSIEN);\(\backslash\)}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMI\_PSSIEN);\(\backslash\)}}
\DoxyCodeLine{1155 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1156 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1157 }
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()  \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_ENABLE()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1161 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1162 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{1163 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{1165 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI \&\& PSSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1168 }
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{1173 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1174 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{1175 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1178 }
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1181 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1182 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{1183 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1184 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{1185 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1186 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1188 }
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1191 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{1192 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1193 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1196 }
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1204 }
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#if defined(FMAC)}}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1207 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1208 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_FMACEN);\(\backslash\)}}
\DoxyCodeLine{1209 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1210 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_FMACEN);\(\backslash\)}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1212 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMAC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1214     }
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#if defined(CORDIC)}}
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_CORDICEN);\(\backslash\)}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_CORDICEN);\(\backslash\)}}
\DoxyCodeLine{1221 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CORDIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1224 }
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM1EN)}}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1227 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1228 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{1229 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1230 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{1231 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1232 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1236 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AHBSRAM1EN);\(\backslash\)}}
\DoxyCodeLine{1237 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1238 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AHBSRAM1EN);\(\backslash\)}}
\DoxyCodeLine{1239 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2ENR\_D2SRAM1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1242 }
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM2EN)}}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1245 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{1247 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1248 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{1249 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1252 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1253 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1254 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AHBSRAM2EN);\(\backslash\)}}
\DoxyCodeLine{1255 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1256 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AHBSRAM2EN);\(\backslash\)}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1258 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2ENR\_D2SRAM2EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1260 }
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM3EN)}}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1264 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1270 }
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_HSEMEN)}}
\DoxyCodeLine{1272 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1273 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1274 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{1275 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1276 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{1277 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1279 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2ENR\_HSEMEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1280 }
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#if defined(BDMA1)}}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1283 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_BDMA1EN);\(\backslash\)}}
\DoxyCodeLine{1285 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_BDMA1EN);\(\backslash\)}}
\DoxyCodeLine{1287 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1288 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* BDMA1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1290 }
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#if defined(DCMI) \&\& defined(PSSI)}}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_DISABLE()         (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_DCMI\_PSSIEN))}}
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()              \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_DISABLE()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()             (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI \&\& PSSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE()             (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_DISABLE()             (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()              (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_DISABLE()           (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_SDMMC2EN))}}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#if defined(FMAC)}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_CLK\_DISABLE()             (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_FMACEN))}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMAC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#if defined(CORDIC)}}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_CLK\_DISABLE()           (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_CORDICEN))}}
\DoxyCodeLine{1310 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CORDIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM1EN)}}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM1\_CLK\_DISABLE()          (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_D2SRAM1EN))}}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM1\_CLK\_DISABLE()         (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_AHBSRAM1EN))}}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2ENR\_D2SRAM1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM2EN)}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM2\_CLK\_DISABLE()          (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_D2SRAM2EN))}}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM2\_CLK\_DISABLE()         (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_AHBSRAM2EN))}}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2ENR\_D2SRAM2EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM3EN)}}
\DoxyCodeLine{1322 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM3\_CLK\_DISABLE()          (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_D2SRAM3EN))}}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1324 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_HSEMEN)}}
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_CLK\_DISABLE()             (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_HSEMEN))}}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#if defined(BDMA1)}}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA1\_CLK\_DISABLE()            (RCC-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_BDMA1EN))}}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1330 }
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#if defined(DCMI) \&\& defined(PSSI)}}
\DoxyCodeLine{1338 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_ENABLED()         ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_DCMI\_PSSIEN)    != 0U)}}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()              \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_ENABLED()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()              ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_DCMIEN)    != 0U)}}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI \&\& PSSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_ENABLED()              ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_CRYPEN)    != 0U)}}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_ENABLED()              ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_HASHEN)    != 0U)}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()               ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_RNGEN)     != 0U)}}
\DoxyCodeLine{1350 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_SDMMC2EN)  != 0U)}}
\DoxyCodeLine{1351 \textcolor{preprocessor}{\#if defined(FMAC)}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_IS\_CLK\_ENABLED()              ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_FMACEN)  != 0U)}}
\DoxyCodeLine{1353 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMAC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#if defined(CORDIC)}}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_CORDICEN)  != 0U)}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CORDIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM1EN)}}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM1\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_D2SRAM1EN) != 0U)}}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM1\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_AHBSRAM1EN) != 0U)}}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2ENR\_D2SRAM1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM2EN)}}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM2\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_D2SRAM2EN) != 0U)}}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM2\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_AHBSRAM2EN) != 0U)}}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2ENR\_D2SRAM2EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM3EN)}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM3\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_D2SRAM3EN) != 0U)}}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_HSEMEN)}}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED()              ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_HSEMEN)    != 0U)}}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#if defined(BDMA1)}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA1\_IS\_CLK\_ENABLED()             ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_BDMA1EN)  != 0U)}}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1376 }
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#if defined(DCMI) \&\& defined(PSSI)}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_DISABLED()        ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_DCMI\_PSSIEN)    == 0U)}}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()             \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_DISABLED()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_DCMIEN)    == 0U)}}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI \&\& PSSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_CRYPEN)    == 0U)}}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_HASHEN)    == 0U)}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()              ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_RNGEN)     == 0U)}}
\DoxyCodeLine{1390 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_SDMMC2EN)  == 0U)}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#if defined(FMAC)}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_FMACEN)  == 0U)}}
\DoxyCodeLine{1393 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMAC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#if defined(CORDIC)}}
\DoxyCodeLine{1395 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_CORDICEN)  == 0U)}}
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CORDIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM1EN)}}
\DoxyCodeLine{1398 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM1\_IS\_CLK\_DISABLED()          ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_D2SRAM1EN) == 0U)}}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM1\_IS\_CLK\_DISABLED()         ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_AHBSRAM1EN) == 0U)}}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2ENR\_D2SRAM1EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM2EN)}}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM2\_IS\_CLK\_DISABLED()          ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_D2SRAM2EN) == 0U)}}
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM2\_IS\_CLK\_DISABLED()         ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_AHBSRAM2EN) == 0U)}}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2ENR\_D2SRAM2EN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_D2SRAM3EN)}}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM3\_IS\_CLK\_DISABLED()          ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_D2SRAM3EN) == 0U)}}
\DoxyCodeLine{1409 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#if defined(RCC\_AHB2ENR\_HSEMEN)}}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_HSEMEN)    == 0U)}}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1413 \textcolor{preprocessor}{\#if defined(BDMA1)}}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA1\_IS\_CLK\_DISABLED()            ((RCC-\/>AHB2ENR \& RCC\_AHB2ENR\_BDMA1EN)   == 0U)}}
\DoxyCodeLine{1415 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1416 }
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1424 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1425 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{1426 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1427 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{1428 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1429 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1430 }
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1432 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1433 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{1434 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1435 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{1436 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1437 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1438 }
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1440 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1441 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{1442 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1443 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{1444 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1445 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1446 }
\DoxyCodeLine{1447 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1448 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{1450 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1451 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{1452 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1453 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1454 }
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1456 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1457 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{1458 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1459 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{1460 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1461 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1462 }
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1464 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1465 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{1466 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1467 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{1468 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1469 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1470 }
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1472 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1473 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{1474 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1475 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{1476 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1477 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1478 }
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1480 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1481 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{1482 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1483 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{1484 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1485 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1486 }
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1489 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1490 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{1491 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1492 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{1493 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1494 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1495 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1496 }
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1498 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1499 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{1500 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1501 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{1502 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1503 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1504 }
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1506 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1507 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{1508 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1509 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{1510 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1511 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1512 }
\DoxyCodeLine{1513 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1515 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1516 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{1517 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1518 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{1519 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1520 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1522 }
\DoxyCodeLine{1523 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{1524 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1525 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1526 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_BDMA2EN);\(\backslash\)}}
\DoxyCodeLine{1527 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1528 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_BDMA2EN);\(\backslash\)}}
\DoxyCodeLine{1529 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1530 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1531 }
\DoxyCodeLine{1532 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_CLK\_ENABLE()  \_\_HAL\_RCC\_BDMA2\_CLK\_ENABLE()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1535 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1536 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{1537 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1538 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{1539 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1540 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1541 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1542 }
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{1547 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1548 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{1549 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1550 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1552 }
\DoxyCodeLine{1553 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1555 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1556 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{1557 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1558 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{1559 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1560 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1562 }
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_SRDSRAMEN)}}
\DoxyCodeLine{1564 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRDSRAM\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1565 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1566 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_SRDSRAMEN);\(\backslash\)}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1568 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_SRDSRAMEN);\(\backslash\)}}
\DoxyCodeLine{1569 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1570 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1572 }
\DoxyCodeLine{1573 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1574 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1575 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{1576 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1577 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{1578 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1579 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1580 }
\DoxyCodeLine{1581 }
\DoxyCodeLine{1582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOAEN)}}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOBEN)}}
\DoxyCodeLine{1584 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOCEN)}}
\DoxyCodeLine{1585 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIODEN)}}
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOEEN)}}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOFEN)}}
\DoxyCodeLine{1588 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOGEN)}}
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOHEN)}}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOIEN)}}
\DoxyCodeLine{1592 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOJEN)}}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOKEN)}}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{1596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()             (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1598 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_CLK\_DISABLE()           (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_BDMA2EN)}}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_CLK\_DISABLE()            \_\_HAL\_RCC\_BDMA2\_CLK\_DISABLE()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1602 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_CLK\_DISABLE()            (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_BDMAEN)}}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()            (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_ADC3EN)}}
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_CLK\_DISABLE()            (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_SRDSRAMEN)}}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRDSRAM\_CLK\_DISABLE()         (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_SRDSRAMEN)}}
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_CLK\_DISABLE()          (RCC-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_BKPRAMEN)}}
\DoxyCodeLine{1614 }
\DoxyCodeLine{1615 }
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOAEN)  != 0U)}}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOBEN)  != 0U)}}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOCEN)  != 0U)}}
\DoxyCodeLine{1625 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIODEN)  != 0U)}}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOEEN)  != 0U)}}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOFEN)  != 0U)}}
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOGEN)  != 0U)}}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOHEN)  != 0U)}}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{1631 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOIEN)  != 0U)}}
\DoxyCodeLine{1632 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOJEN)  != 0U)}}
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOKEN)  != 0U)}}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()              ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_CRCEN)    != 0U)}}
\DoxyCodeLine{1637 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1638 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_ENABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_BDMA2EN)   != 0U)}}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_IS\_CLK\_ENABLED()  \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_ENABLED()            }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1641 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_IS\_CLK\_ENABLED()             ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_BDMAEN)   != 0U)}}
\DoxyCodeLine{1643 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1644 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{1645 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()             ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_ADC3EN)   != 0U)}}
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1647 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED()             ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_HSEMEN)   != 0U)}}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_SRDSRAMEN)}}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_ENABLED()          ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_SRDSRAMEN) != 0U)}}
\DoxyCodeLine{1652 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1653 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_IS\_CLK\_ENABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_BKPRAMEN) != 0U)}}
\DoxyCodeLine{1654 }
\DoxyCodeLine{1655 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOAEN)  == 0U)}}
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOBEN)  == 0U)}}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOCEN)  == 0U)}}
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIODEN)  == 0U)}}
\DoxyCodeLine{1659 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOEEN)  == 0U)}}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOFEN)  == 0U)}}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOGEN)  == 0U)}}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOHEN)  == 0U)}}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOIEN)  == 0U)}}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOJEN)  == 0U)}}
\DoxyCodeLine{1667 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_DISABLED()           ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_GPIOKEN)  == 0U)}}
\DoxyCodeLine{1668 }
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()             ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_CRCEN)    == 0U)}}
\DoxyCodeLine{1671 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_DISABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_BDMA2EN)   == 0U)}}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_IS\_CLK\_DISABLED()  \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_DISABLED()           }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_IS\_CLK\_DISABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_BDMAEN)   == 0U)}}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_ADC3EN)   == 0U)}}
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_IS\_CLK\_DISABLED()            ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_HSEMEN)   == 0U)}}
\DoxyCodeLine{1683 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#if defined(RCC\_AHB4ENR\_SRDSRAMEN)}}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_DISABLED()         ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_SRDSRAMEN)   == 0U)}}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_IS\_CLK\_DISABLED()          ((RCC-\/>AHB4ENR \& RCC\_AHB4ENR\_BKPRAMEN) == 0U)}}
\DoxyCodeLine{1688 }
\DoxyCodeLine{1689 }
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{1697 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1698 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1699 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB3ENR, RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{1700 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1701 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB3ENR, RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{1702 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1703 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1705 }
\DoxyCodeLine{1706 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1709 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB3ENR, RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{1710 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1711 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB3ENR, RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{1712 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1713 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1715 }
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1717 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1718 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB3ENR, RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{1719 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1720 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB3ENR, RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{1721 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1722 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1723 }
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_DISABLE()           (RCC-\/>APB3ENR) \&= \string~ (RCC\_APB3ENR\_LTDCEN)}}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_DISABLE()            (RCC-\/>APB3ENR) \&= \string~ (RCC\_APB3ENR\_DSIEN)}}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1730 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG1\_CLK\_DISABLE()          (RCC-\/>APB3ENR) \&= \string~ (RCC\_APB3ENR\_WWDG1EN)}}
\DoxyCodeLine{1731 }
\DoxyCodeLine{1738 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_ENABLED()            ((RCC-\/>APB3ENR \& RCC\_APB3ENR\_LTDCEN)  != 0U)}}
\DoxyCodeLine{1740 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1741 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{1742 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_ENABLED()             ((RCC-\/>APB3ENR \& RCC\_APB3ENR\_DSIEN)   != 0U)}}
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1744 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_ENABLED()           ((RCC-\/>APB3ENR \& RCC\_APB3ENR\_WWDG1EN) != 0U)}}
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_DISABLED()           ((RCC-\/>APB3ENR \& RCC\_APB3ENR\_LTDCEN)  == 0U)}}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1748 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_DISABLED()            ((RCC-\/>APB3ENR \& RCC\_APB3ENR\_DSIEN)   == 0U)}}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1751 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_DISABLED()          ((RCC-\/>APB3ENR \& RCC\_APB3ENR\_WWDG1EN) == 0U)}}
\DoxyCodeLine{1752 }
\DoxyCodeLine{1753 }
\DoxyCodeLine{1760 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1761 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1762 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{1763 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1764 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{1765 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1766 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1767 }
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1769 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1770 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{1771 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1772 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{1773 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1774 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1775 }
\DoxyCodeLine{1776 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1777 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1778 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{1779 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1780 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{1781 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1782 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1783 }
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1785 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1786 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{1787 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{1789 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1790 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1791 }
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1793 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1794 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{1795 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1796 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{1797 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1798 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1799 }
\DoxyCodeLine{1800 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1801 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1802 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{1803 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1804 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{1805 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1806 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1807 }
\DoxyCodeLine{1808 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1809 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1810 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{1811 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1812 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{1813 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1814 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1815 }
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1817 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1818 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{1819 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1820 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{1821 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1822 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1823 }
\DoxyCodeLine{1824 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1825 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1826 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{1827 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1828 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{1829 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1830 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1831 }
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1833 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1834 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{1835 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1836 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{1837 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1838 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1839 }
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1842 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1843 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{1844 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1845 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1847 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1849 }
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1851 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1852 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{1853 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1854 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{1855 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1856 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1857 }
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1859 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1860 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{1861 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1862 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{1863 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1864 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1865 }
\DoxyCodeLine{1866 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1867 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1868 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{1869 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1870 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{1871 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1872 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1873 }
\DoxyCodeLine{1874 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1875 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1876 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{1877 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1878 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{1879 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1880 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1881 }
\DoxyCodeLine{1882 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1883 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1884 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{1885 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1886 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{1887 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1888 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1889 }
\DoxyCodeLine{1890 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1891 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1892 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{1893 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1894 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{1895 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1896 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1897 }
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1899 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1900 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{1901 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1902 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{1903 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1904 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1905 }
\DoxyCodeLine{1906 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1907 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1908 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{1909 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1910 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{1911 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1912 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1913 }
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1915 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1916 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{1917 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1918 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{1919 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1920 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1921 }
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1923 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1924 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{1925 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1926 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{1927 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1928 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1929 }
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1932 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C5EN);\(\backslash\)}}
\DoxyCodeLine{1934 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1935 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C5EN);\(\backslash\)}}
\DoxyCodeLine{1936 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1937 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1939 }
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1941 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1942 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{1943 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1944 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{1945 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1946 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1947 }
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1949 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1950 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{1951 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1952 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{1953 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1954 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1955 }
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1957 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1958 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{1959 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1960 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{1961 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1962 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1963 }
\DoxyCodeLine{1964 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1965 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1966 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{1967 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1968 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{1969 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1970 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1971 }
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1973 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1974 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{1975 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1976 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{1977 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1978 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1979 }
\DoxyCodeLine{1980 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1982 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{1983 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1984 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{1985 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1986 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1987 }
\DoxyCodeLine{1988 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1989 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{1991 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{1992 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{1993 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{1994 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{1995 }
\DoxyCodeLine{1996 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIOS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{1997 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{1998 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{1999 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2000 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{2001 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2002 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2003 }
\DoxyCodeLine{2004 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2005 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2006 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{2007 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2008 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{2009 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2010 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2011 }
\DoxyCodeLine{2012 \textcolor{preprocessor}{\#if defined(TIM23)}}
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM23\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2014 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2015 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_TIM23EN);\(\backslash\)}}
\DoxyCodeLine{2016 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2017 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_TIM23EN);\(\backslash\)}}
\DoxyCodeLine{2018 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2019 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2020 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  TIM23 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2021 }
\DoxyCodeLine{2022 \textcolor{preprocessor}{\#if defined(TIM24)}}
\DoxyCodeLine{2023 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM24\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2024 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2025 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_TIM24EN);\(\backslash\)}}
\DoxyCodeLine{2026 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2027 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_TIM24EN);\(\backslash\)}}
\DoxyCodeLine{2028 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2029 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2030 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2031 }
\DoxyCodeLine{2032 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM2EN)}}
\DoxyCodeLine{2033 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM3EN)}}
\DoxyCodeLine{2034 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM4EN)}}
\DoxyCodeLine{2035 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM5EN)}}
\DoxyCodeLine{2036 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM6EN)}}
\DoxyCodeLine{2037 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM7EN)}}
\DoxyCodeLine{2038 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()          (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM12EN)}}
\DoxyCodeLine{2039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()          (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM13EN)}}
\DoxyCodeLine{2040 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()          (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM14EN)}}
\DoxyCodeLine{2041 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()         (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_LPTIM1EN)}}
\DoxyCodeLine{2042 }
\DoxyCodeLine{2043 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{2044 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG2\_CLK\_DISABLE()          (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_WWDG2EN)}}
\DoxyCodeLine{2045 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2046 }
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_SPI2EN)}}
\DoxyCodeLine{2048 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_SPI3EN)}}
\DoxyCodeLine{2049 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_DISABLE()        (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_SPDIFRXEN)}}
\DoxyCodeLine{2050 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_DISABLE()         (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_USART2EN)}}
\DoxyCodeLine{2051 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()         (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_USART3EN)}}
\DoxyCodeLine{2052 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()          (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART4EN)}}
\DoxyCodeLine{2053 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()          (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART5EN)}}
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_I2C1EN)}}
\DoxyCodeLine{2055 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_I2C2EN)}}
\DoxyCodeLine{2056 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_I2C3EN)}}
\DoxyCodeLine{2057 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{2058 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C5\_CLK\_DISABLE()           (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_I2C5EN)}}
\DoxyCodeLine{2059 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2060 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_DISABLE()            (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_CECEN)}}
\DoxyCodeLine{2061 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC12\_CLK\_DISABLE()          (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_DAC12EN)}}
\DoxyCodeLine{2062 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_DISABLE()          (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART7EN)}}
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_DISABLE()          (RCC-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART8EN)}}
\DoxyCodeLine{2064 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_DISABLE()            (RCC-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_CRSEN)}}
\DoxyCodeLine{2065 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_CLK\_DISABLE()          (RCC-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_SWPMIEN)}}
\DoxyCodeLine{2066 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_CLK\_DISABLE()          (RCC-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_OPAMPEN)}}
\DoxyCodeLine{2067 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIOS\_CLK\_DISABLE()          (RCC-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_MDIOSEN)}}
\DoxyCodeLine{2068 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_CLK\_DISABLE()          (RCC-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_FDCANEN)}}
\DoxyCodeLine{2069 \textcolor{preprocessor}{\#if defined(TIM23)}}
\DoxyCodeLine{2070 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM23\_CLK\_DISABLE()          (RCC-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_TIM23EN)}}
\DoxyCodeLine{2071 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM23 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2072 \textcolor{preprocessor}{\#if defined(TIM24)}}
\DoxyCodeLine{2073 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM24\_CLK\_DISABLE()          (RCC-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_TIM24EN)}}
\DoxyCodeLine{2074 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2075 }
\DoxyCodeLine{2076 }
\DoxyCodeLine{2083 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM2EN)    != 0U)}}
\DoxyCodeLine{2084 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM3EN)    != 0U)}}
\DoxyCodeLine{2085 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM4EN)    != 0U)}}
\DoxyCodeLine{2086 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM5EN)    != 0U)}}
\DoxyCodeLine{2087 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM6EN)    != 0U)}}
\DoxyCodeLine{2088 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM7EN)    != 0U)}}
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM12EN)   != 0U)}}
\DoxyCodeLine{2090 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM13EN)   != 0U)}}
\DoxyCodeLine{2091 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM14EN)   != 0U)}}
\DoxyCodeLine{2092 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_LPTIM1EN)  != 0U)}}
\DoxyCodeLine{2093 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{2094 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG2\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_WWDG2EN)   != 0U)}}
\DoxyCodeLine{2095 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2096 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_SPI2EN)    != 0U)}}
\DoxyCodeLine{2097 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_SPI3EN)    != 0U)}}
\DoxyCodeLine{2098 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_ENABLED()         ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_SPDIFRXEN) != 0U)}}
\DoxyCodeLine{2099 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_USART2EN)  != 0U)}}
\DoxyCodeLine{2100 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_USART3EN)  != 0U)}}
\DoxyCodeLine{2101 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_UART4EN)   != 0U)}}
\DoxyCodeLine{2102 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_UART5EN)   != 0U)}}
\DoxyCodeLine{2103 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_I2C1EN)    != 0U)}}
\DoxyCodeLine{2104 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_I2C2EN)    != 0U)}}
\DoxyCodeLine{2105 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_I2C3EN)    != 0U)}}
\DoxyCodeLine{2106 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{2107 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C5\_IS\_CLK\_ENABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_I2C5EN)    != 0U)}}
\DoxyCodeLine{2108 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_IS\_CLK\_ENABLED()             ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_CECEN)     != 0U)}}
\DoxyCodeLine{2110 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC12\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_DAC12EN)   != 0U)}}
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_UART7EN)   != 0U)}}
\DoxyCodeLine{2112 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_UART8EN)   != 0U)}}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_ENABLED()             ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_CRSEN)     != 0U)}}
\DoxyCodeLine{2114 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_ENABLED()          ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_SWPMIEN)   != 0U)}}
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_OPAMPEN)   != 0U)}}
\DoxyCodeLine{2116 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIOS\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_MDIOSEN)   != 0U)}}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_FDCANEN)   != 0U)}}
\DoxyCodeLine{2118 \textcolor{preprocessor}{\#if defined(TIM23)}}
\DoxyCodeLine{2119 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM23\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_TIM23EN)   != 0U)}}
\DoxyCodeLine{2120 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM23 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2121 \textcolor{preprocessor}{\#if defined(TIM24)}}
\DoxyCodeLine{2122 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM24\_IS\_CLK\_ENABLED()           ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_TIM24EN)   != 0U) }}
\DoxyCodeLine{2123 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2124 }
\DoxyCodeLine{2125 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM2EN)    == 0U)}}
\DoxyCodeLine{2126 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM3EN)    == 0U)}}
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM4EN)    == 0U)}}
\DoxyCodeLine{2128 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM5EN)    == 0U)}}
\DoxyCodeLine{2129 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM6EN)    == 0U)}}
\DoxyCodeLine{2130 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM7EN)    == 0U)}}
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM12EN)   == 0U)}}
\DoxyCodeLine{2132 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM13EN)   == 0U)}}
\DoxyCodeLine{2133 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_TIM14EN)   == 0U)}}
\DoxyCodeLine{2134 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()         ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_LPTIM1EN)  == 0U)}}
\DoxyCodeLine{2135 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG2\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_WWDG2EN)   == 0U)}}
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2138 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_SPI2EN)    == 0U)}}
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_SPI3EN)    == 0U)}}
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_DISABLED()        ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_SPDIFRXEN) == 0U)}}
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED()         ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_USART2EN)  == 0U)}}
\DoxyCodeLine{2142 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()         ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_USART3EN)  == 0U)}}
\DoxyCodeLine{2143 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_UART4EN)   == 0U)}}
\DoxyCodeLine{2144 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_UART5EN)   == 0U)}}
\DoxyCodeLine{2145 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_I2C1EN)    == 0U)}}
\DoxyCodeLine{2146 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_I2C2EN)    == 0U)}}
\DoxyCodeLine{2147 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_I2C3EN)    == 0U)}}
\DoxyCodeLine{2148 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{2149 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C5\_IS\_CLK\_DISABLED()           ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_I2C5EN)    == 0U)}}
\DoxyCodeLine{2150 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2151 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_IS\_CLK\_DISABLED()            ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_CECEN)     == 0U)}}
\DoxyCodeLine{2152 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC12\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_DAC12EN)   == 0U)}}
\DoxyCodeLine{2153 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_UART7EN)   == 0U)}}
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1LENR \& RCC\_APB1LENR\_UART8EN)   == 0U)}}
\DoxyCodeLine{2155 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_DISABLED()            ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_CRSEN)     == 0U)}}
\DoxyCodeLine{2156 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_DISABLED()         ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_SWPMIEN)   == 0U)}}
\DoxyCodeLine{2157 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_OPAMPEN)   == 0U)}}
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIOS\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_MDIOSEN)   == 0U)}}
\DoxyCodeLine{2159 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_FDCANEN)   == 0U)}}
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#if defined(TIM23)}}
\DoxyCodeLine{2161 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM23\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_TIM23EN)   == 0U)}}
\DoxyCodeLine{2162 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM23 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2163 \textcolor{preprocessor}{\#if defined(TIM24)}}
\DoxyCodeLine{2164 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM24\_IS\_CLK\_DISABLED()          ((RCC-\/>APB1HENR \& RCC\_APB1HENR\_TIM24EN)   == 0U)}}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2166 }
\DoxyCodeLine{2167 }
\DoxyCodeLine{2174 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2175 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2176 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{2177 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2178 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{2179 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2180 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2181 }
\DoxyCodeLine{2182 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2183 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2184 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{2185 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2186 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{2187 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2188 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2189 }
\DoxyCodeLine{2190 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2191 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2192 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{2193 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2194 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{2195 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2196 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2197 }
\DoxyCodeLine{2198 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2199 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2200 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{2201 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2202 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{2203 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2204 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2205 }
\DoxyCodeLine{2206 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{2207 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2208 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2209 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_UART9EN);\(\backslash\)}}
\DoxyCodeLine{2210 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2211 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_UART9EN);\(\backslash\)}}
\DoxyCodeLine{2212 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2213 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2214 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2215 }
\DoxyCodeLine{2216 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{2217 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART10\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2218 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2219 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART10EN);\(\backslash\)}}
\DoxyCodeLine{2220 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2221 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART10EN);\(\backslash\)}}
\DoxyCodeLine{2222 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2223 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2224 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2225 }
\DoxyCodeLine{2226 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2227 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2228 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{2229 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2230 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{2231 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2232 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2233 }
\DoxyCodeLine{2234 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2235 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2236 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{2237 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2238 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{2239 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2240 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2241 }
\DoxyCodeLine{2242 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2243 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2244 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{2245 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2246 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{2247 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2248 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2249 }
\DoxyCodeLine{2250 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2251 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2252 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{2253 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2254 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{2255 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2256 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2257 }
\DoxyCodeLine{2258 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2259 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2260 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{2261 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2262 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{2263 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2264 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2265 }
\DoxyCodeLine{2266 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2267 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2268 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{2269 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2270 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{2271 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2272 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2273 }
\DoxyCodeLine{2274 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2275 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2276 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{2277 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2278 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{2279 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2280 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2281 }
\DoxyCodeLine{2282 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{2283 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2284 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2285 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{2286 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2287 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{2288 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2289 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2291 }
\DoxyCodeLine{2292 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{2293 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2294 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2295 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{2296 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2297 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{2298 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2299 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2300 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2301 }
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2303 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2304 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{2305 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2306 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{2307 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2308 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2309 }
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{2311 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2312 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2313 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{2314 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2315 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{2316 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2317 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2319 }
\DoxyCodeLine{2320 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()           (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM1EN)}}
\DoxyCodeLine{2321 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()           (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM8EN)}}
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_DISABLE()         (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_USART1EN)}}
\DoxyCodeLine{2323 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_CLK\_DISABLE()         (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_USART6EN)}}
\DoxyCodeLine{2324 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{2325 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_CLK\_DISABLE()          (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_UART9EN)}}
\DoxyCodeLine{2326 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2327 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{2328 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART10\_CLK\_DISABLE()        (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_USART10EN)}}
\DoxyCodeLine{2329 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2330 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()           (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SPI1EN)}}
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()           (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SPI4EN)}}
\DoxyCodeLine{2332 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_DISABLE()          (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM15EN)}}
\DoxyCodeLine{2333 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE()          (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM16EN)}}
\DoxyCodeLine{2334 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE()          (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM17EN)}}
\DoxyCodeLine{2335 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()           (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SPI5EN)}}
\DoxyCodeLine{2336 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()           (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SAI1EN)}}
\DoxyCodeLine{2337 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{2338 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_DISABLE()           (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SAI2EN)}}
\DoxyCodeLine{2339 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2340 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{2341 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI3\_CLK\_DISABLE()           (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SAI3EN)}}
\DoxyCodeLine{2342 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2343 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_DISABLE()         (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_DFSDM1EN)}}
\DoxyCodeLine{2344 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{2345 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_CLK\_DISABLE()         (RCC-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_HRTIMEN)}}
\DoxyCodeLine{2346 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*HRTIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2347 }
\DoxyCodeLine{2354 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()            ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_TIM1EN)   != 0U)}}
\DoxyCodeLine{2355 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()            ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_TIM8EN)   != 0U)}}
\DoxyCodeLine{2356 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()          ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_USART1EN) != 0U)}}
\DoxyCodeLine{2357 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED()          ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_USART6EN) != 0U)}}
\DoxyCodeLine{2358 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{2359 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_IS\_CLK\_ENABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_UART9EN) != 0U)}}
\DoxyCodeLine{2360 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2361 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{2362 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART10\_IS\_CLK\_ENABLED()         ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_USART10EN) != 0U)}}
\DoxyCodeLine{2363 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2364 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()            ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SPI1EN)   != 0U)}}
\DoxyCodeLine{2365 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()            ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SPI4EN)   != 0U)}}
\DoxyCodeLine{2366 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_ENABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_TIM15EN)  != 0U)}}
\DoxyCodeLine{2367 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_TIM16EN)  != 0U)}}
\DoxyCodeLine{2368 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_TIM17EN)  != 0U)}}
\DoxyCodeLine{2369 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()            ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SPI5EN)   != 0U)}}
\DoxyCodeLine{2370 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()            ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SAI1EN)   != 0U)}}
\DoxyCodeLine{2371 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{2372 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED()            ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SAI2EN)   != 0U)}}
\DoxyCodeLine{2373 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2374 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI3\_IS\_CLK\_ENABLED()            ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SAI3EN)   != 0U)}}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_ENABLED()          ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_DFSDM1EN) != 0U)}}
\DoxyCodeLine{2378 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{2379 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_ENABLED()          ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_HRTIMEN)  != 0U)}}
\DoxyCodeLine{2380 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2381 }
\DoxyCodeLine{2382 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_TIM1EN)   == 0U)}}
\DoxyCodeLine{2383 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_TIM8EN)   == 0U)}}
\DoxyCodeLine{2384 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED()         ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_USART1EN) == 0U)}}
\DoxyCodeLine{2385 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED()         ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_USART6EN) == 0U)}}
\DoxyCodeLine{2386 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{2387 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_IS\_CLK\_DISABLED()         ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_UART9EN) == 0U)}}
\DoxyCodeLine{2388 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2389 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{2390 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART10\_IS\_CLK\_DISABLED()         ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_USART10EN) == 0U)}}
\DoxyCodeLine{2391 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2392 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SPI1EN)   == 0U)}}
\DoxyCodeLine{2393 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SPI4EN)   == 0U)}}
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_DISABLED()          ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_TIM15EN)  == 0U)}}
\DoxyCodeLine{2395 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED()          ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_TIM16EN)  == 0U)}}
\DoxyCodeLine{2396 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED()          ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_TIM17EN)  == 0U)}}
\DoxyCodeLine{2397 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SPI5EN)   == 0U)}}
\DoxyCodeLine{2398 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SAI1EN)   == 0U)}}
\DoxyCodeLine{2399 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{2400 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SAI2EN)   == 0U)}}
\DoxyCodeLine{2401 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2402 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{2403 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI3\_IS\_CLK\_DISABLED()           ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_SAI3EN)   == 0U)}}
\DoxyCodeLine{2404 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2405 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_DISABLED()         ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_DFSDM1EN) == 0U)}}
\DoxyCodeLine{2406 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{2407 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_DISABLED()         ((RCC-\/>APB2ENR \& RCC\_APB2ENR\_HRTIMEN)  == 0U)}}
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2409 }
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2417 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2418 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{2419 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2420 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{2421 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2422 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2423 }
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2425 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2426 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{2427 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2428 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{2429 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2430 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2431 }
\DoxyCodeLine{2432 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2433 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2434 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{2435 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2436 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{2437 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2438 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2439 }
\DoxyCodeLine{2440 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2441 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2442 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{2443 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2444 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{2445 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2446 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2447 }
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2449 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2450 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{2451 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2452 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{2453 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2454 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2455 }
\DoxyCodeLine{2456 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2457 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2458 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{2459 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2460 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{2461 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2462 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2463 }
\DoxyCodeLine{2464 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{2465 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2466 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2467 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{2468 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2469 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{2470 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2471 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LPTIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2473 }
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2476 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2477 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{2478 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2479 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{2480 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2481 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LPTIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2483 }
\DoxyCodeLine{2484 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{2485 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2486 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2487 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_DAC2EN);\(\backslash\)}}
\DoxyCodeLine{2488 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2489 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_DAC2EN);\(\backslash\)}}
\DoxyCodeLine{2490 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2491 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  DAC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2493 }
\DoxyCodeLine{2494 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2495 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2496 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{2497 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2498 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{2499 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2500 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2501 }
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2503 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2504 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{2505 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2506 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{2507 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2508 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2509 }
\DoxyCodeLine{2510 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{2511 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2512 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2513 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{2514 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2515 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{2516 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2517 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2518 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2519 }
\DoxyCodeLine{2520 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2521 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2522 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{2523 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2524 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{2525 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2526 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2527 }
\DoxyCodeLine{2528 \textcolor{preprocessor}{\#if defined(DTS)}}
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2530 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2531 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_DTSEN);\(\backslash\)}}
\DoxyCodeLine{2532 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2533 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_DTSEN);\(\backslash\)}}
\DoxyCodeLine{2534 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2535 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2536 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2537 }
\DoxyCodeLine{2538 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{2539 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2540 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2541 \textcolor{preprocessor}{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_DFSDM2EN);\(\backslash\)}}
\DoxyCodeLine{2542 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2543 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_DFSDM2EN);\(\backslash\)}}
\DoxyCodeLine{2544 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2545 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2546 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2547 }
\DoxyCodeLine{2548 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE()           (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_SYSCFGEN)}}
\DoxyCodeLine{2549 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE()          (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPUART1EN)}}
\DoxyCodeLine{2550 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_DISABLE()             (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_SPI6EN)}}
\DoxyCodeLine{2551 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_DISABLE()             (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_I2C4EN)}}
\DoxyCodeLine{2552 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE()           (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM2EN)}}
\DoxyCodeLine{2553 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_CLK\_DISABLE()           (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM3EN)}}
\DoxyCodeLine{2554 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{2555 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_CLK\_DISABLE()           (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM4EN)}}
\DoxyCodeLine{2556 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2557 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_CLK\_DISABLE()           (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM5EN)}}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2560 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_CLK\_DISABLE()             (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_DAC2EN)}}
\DoxyCodeLine{2562 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2563 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_CLK\_DISABLE()           (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_COMP12EN)}}
\DoxyCodeLine{2564 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_CLK\_DISABLE()             (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_VREFEN)}}
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLK\_DISABLE()              (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_RTCAPBEN)}}
\DoxyCodeLine{2566 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{2567 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_CLK\_DISABLE()             (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_SAI4EN)}}
\DoxyCodeLine{2568 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#if defined(DTS)}}
\DoxyCodeLine{2570 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_CLK\_DISABLE()              (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_DTSEN)}}
\DoxyCodeLine{2571 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2572 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CLK\_DISABLE()           (RCC-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_DFSDM2EN)}}
\DoxyCodeLine{2574 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2575 }
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED()            ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_SYSCFGEN)  != 0U)}}
\DoxyCodeLine{2583 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED()           ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_LPUART1EN) != 0U)}}
\DoxyCodeLine{2584 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED()              ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_SPI6EN)    != 0U)}}
\DoxyCodeLine{2585 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_ENABLED()              ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_I2C4EN)    != 0U)}}
\DoxyCodeLine{2586 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED()            ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_LPTIM2EN)  != 0U)}}
\DoxyCodeLine{2587 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_ENABLED()            ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_LPTIM3EN)  != 0U)}}
\DoxyCodeLine{2588 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_IS\_CLK\_ENABLED()            ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_LPTIM4EN)  != 0U)}}
\DoxyCodeLine{2590 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2591 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{2592 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_IS\_CLK\_ENABLED()            ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_LPTIM5EN)  != 0U)}}
\DoxyCodeLine{2593 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2594 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{2595 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_IS\_CLK\_ENABLED()              ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_DAC2EN)  != 0U)}}
\DoxyCodeLine{2596 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2597 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_IS\_CLK\_ENABLED()            ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_COMP12EN)  != 0U)}}
\DoxyCodeLine{2598 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_IS\_CLK\_ENABLED()              ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_VREFEN)    != 0U)}}
\DoxyCodeLine{2599 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_IS\_CLK\_ENABLED()               ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_RTCAPBEN)  != 0U)}}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{2601 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_IS\_CLK\_ENABLED()              ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_SAI4EN)    != 0U)}}
\DoxyCodeLine{2602 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2603 \textcolor{preprocessor}{\#if defined(DTS)}}
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_IS\_CLK\_ENABLED()               ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_DTSEN)    != 0U)}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2606 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{2607 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_ENABLED()              ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_DFSDM2EN)    != 0U)}}
\DoxyCodeLine{2608 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2609 }
\DoxyCodeLine{2610 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED()           ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_SYSCFGEN)  == 0U)}}
\DoxyCodeLine{2611 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_DISABLED()          ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_LPUART1EN) == 0U)}}
\DoxyCodeLine{2612 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED()             ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_SPI6EN)    == 0U)}}
\DoxyCodeLine{2613 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_DISABLED()             ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_I2C4EN)    == 0U)}}
\DoxyCodeLine{2614 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_DISABLED()           ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_LPTIM2EN)  == 0U)}}
\DoxyCodeLine{2615 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_DISABLED()           ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_LPTIM3EN)  == 0U)}}
\DoxyCodeLine{2616 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{2617 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_IS\_CLK\_DISABLED()           ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_LPTIM4EN)  == 0U)}}
\DoxyCodeLine{2618 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2619 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{2620 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_IS\_CLK\_DISABLED()           ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_LPTIM5EN)  == 0U)}}
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2622 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{2623 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_IS\_CLK\_DISABLED()             ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_DAC2EN)  == 0U)}}
\DoxyCodeLine{2624 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2625 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_IS\_CLK\_DISABLED()           ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_COMP12EN)  == 0U)}}
\DoxyCodeLine{2626 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_IS\_CLK\_DISABLED()             ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_VREFEN)    == 0U)}}
\DoxyCodeLine{2627 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_IS\_CLK\_DISABLED()              ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_RTCAPBEN)  == 0U)}}
\DoxyCodeLine{2628 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{2629 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_IS\_CLK\_DISABLED()             ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_SAI4EN)    == 0U)}}
\DoxyCodeLine{2630 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2631 \textcolor{preprocessor}{\#if defined(DTS)}}
\DoxyCodeLine{2632 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_IS\_CLK\_DISABLED()              ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_DTSEN)    == 0U)}}
\DoxyCodeLine{2633 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2634 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{2635 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_DISABLED()          ((RCC-\/>APB4ENR \& RCC\_APB4ENR\_DFSDM2EN)    == 0U)}}
\DoxyCodeLine{2636 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2637 }
\DoxyCodeLine{2638 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{2639 }
\DoxyCodeLine{2640 \textcolor{comment}{/* Exported macros for RCC\_C1 -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{2641 }
\DoxyCodeLine{2648 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_MDMA\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2649 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2650 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{2651 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2652 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{2653 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2654 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2655 }
\DoxyCodeLine{2656 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA2D\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2657 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2658 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{2659 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2660 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{2661 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2662 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2663 }
\DoxyCodeLine{2664 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_JPGDECEN\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2665 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2666 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{2667 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2668 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{2669 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2670 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2671 }
\DoxyCodeLine{2672 }
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_FMC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2674 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2675 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{2676 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2677 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{2678 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2679 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2680 }
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_QSPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2682 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2683 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{2684 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2685 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{2686 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2687 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2688 }
\DoxyCodeLine{2689 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SDMMC1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2690 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2691 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{2692 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2693 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB3ENR, RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{2694 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2695 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2696 }
\DoxyCodeLine{2697 }
\DoxyCodeLine{2698 }
\DoxyCodeLine{2699 }
\DoxyCodeLine{2700 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_MDMA\_CLK\_DISABLE()            (RCC\_C1-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_MDMAEN))}}
\DoxyCodeLine{2701 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA2D\_CLK\_DISABLE()           (RCC\_C1-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_DMA2DEN))}}
\DoxyCodeLine{2702 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_JPGDECEN\_CLK\_DISABLE()        (RCC\_C1-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_JPGDECEN))}}
\DoxyCodeLine{2703 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_FMC\_CLK\_DISABLE()             (RCC\_C1-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{2704 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_QSPI\_CLK\_DISABLE()            (RCC\_C1-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{2705 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SDMMC1\_CLK\_DISABLE()          (RCC\_C1-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_SDMMC1EN))}}
\DoxyCodeLine{2706 }
\DoxyCodeLine{2707 }
\DoxyCodeLine{2708 }
\DoxyCodeLine{2709 }
\DoxyCodeLine{2716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2717 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2718 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{2719 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2720 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{2721 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2722 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2723 }
\DoxyCodeLine{2724 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2725 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2726 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{2727 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2728 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{2729 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2730 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2731 }
\DoxyCodeLine{2732 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ADC12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2733 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2734 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{2735 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2736 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{2737 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2738 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2739 }
\DoxyCodeLine{2740 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ART\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2741 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2742 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{2743 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2744 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{2745 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2746 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2747 }
\DoxyCodeLine{2748 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1MAC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2749 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2750 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{2751 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2752 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{2753 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2754 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2755 }
\DoxyCodeLine{2756 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1TX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2757 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2758 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{2759 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2760 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{2761 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2762 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2763 }
\DoxyCodeLine{2764 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1RX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2765 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2766 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{2767 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2768 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{2769 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2770 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2771 }
\DoxyCodeLine{2772 }
\DoxyCodeLine{2773 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2774 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2775 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{2776 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2777 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{2778 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2779 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2780 }
\DoxyCodeLine{2781 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2782 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2783 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{2784 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2785 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{2786 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2787 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2788 }
\DoxyCodeLine{2789 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2790 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2791 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{2792 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2793 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{2794 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2795 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2796 }
\DoxyCodeLine{2797 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_ULPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2798 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2799 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{2800 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2801 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{2802 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2803 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2804 }
\DoxyCodeLine{2805 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA1\_CLK\_DISABLE()             (RCC\_C1-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_DMA1EN))}}
\DoxyCodeLine{2806 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA2\_CLK\_DISABLE()             (RCC\_C1-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_DMA2EN))}}
\DoxyCodeLine{2807 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ADC12\_CLK\_DISABLE()            (RCC\_C1-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ADC12EN))}}
\DoxyCodeLine{2808 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ART\_CLK\_DISABLE()              (RCC\_C1-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ARTEN))}}
\DoxyCodeLine{2809 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1MAC\_CLK\_DISABLE()          (RCC\_C1-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ETH1MACEN))}}
\DoxyCodeLine{2810 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1TX\_CLK\_DISABLE()           (RCC\_C1-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ETH1TXEN))}}
\DoxyCodeLine{2811 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1RX\_CLK\_DISABLE()           (RCC\_C1-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ETH1RXEN))}}
\DoxyCodeLine{2812 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_CLK\_DISABLE()      (RCC\_C1-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB1OTGHSEN))}}
\DoxyCodeLine{2813 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_ULPI\_CLK\_DISABLE() (RCC\_C1-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB1OTGHSULPIEN))}}
\DoxyCodeLine{2814 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_CLK\_DISABLE()      (RCC\_C1-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB2OTGHSEN))}}
\DoxyCodeLine{2815 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_ULPI\_CLK\_DISABLE() (RCC\_C1-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB2OTGHSULPIEN))}}
\DoxyCodeLine{2816 }
\DoxyCodeLine{2823 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DCMI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2824 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2825 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{2826 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2827 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{2828 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2829 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2830 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{2831 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRYP\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2832 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2833 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{2834 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2835 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{2836 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2837 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2838 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2839 }
\DoxyCodeLine{2840 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{2841 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_HASH\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2842 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2843 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{2844 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2845 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{2846 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2847 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2848 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2849 }
\DoxyCodeLine{2850 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_RNG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2851 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2852 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{2853 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2854 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{2855 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2856 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2857 }
\DoxyCodeLine{2858 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SDMMC2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2859 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2860 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{2861 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2862 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{2863 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2864 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2865 }
\DoxyCodeLine{2866 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2867 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2868 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{2869 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2870 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{2871 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2872 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2873 }
\DoxyCodeLine{2874 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2875 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2876 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{2877 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2878 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{2879 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2880 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2881 }
\DoxyCodeLine{2882 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2883 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2884 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{2885 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2886 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{2887 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2888 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2889 }
\DoxyCodeLine{2890 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DCMI\_CLK\_DISABLE()             (RCC\_C1-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{2891 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRYP\_CLK\_DISABLE()             (RCC\_C1-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{2893 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2894 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{2895 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_HASH\_CLK\_DISABLE()             (RCC\_C1-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{2896 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2897 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_RNG\_CLK\_DISABLE()              (RCC\_C1-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{2898 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SDMMC2\_CLK\_DISABLE()           (RCC\_C1-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_SDMMC2EN))}}
\DoxyCodeLine{2899 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM1\_CLK\_DISABLE()          (RCC\_C1-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_D2SRAM1EN))}}
\DoxyCodeLine{2900 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM2\_CLK\_DISABLE()          (RCC\_C1-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_D2SRAM2EN))}}
\DoxyCodeLine{2901 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM3\_CLK\_DISABLE()          (RCC\_C1-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_D2SRAM3EN))}}
\DoxyCodeLine{2902 }
\DoxyCodeLine{2909 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOA\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2910 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2911 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{2912 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2913 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{2914 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2915 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2916 }
\DoxyCodeLine{2917 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOB\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2918 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2919 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{2920 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2921 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{2922 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2923 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2924 }
\DoxyCodeLine{2925 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2926 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2927 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{2928 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2929 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{2930 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2931 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2932 }
\DoxyCodeLine{2933 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOD\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2934 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2935 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{2936 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2937 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{2938 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2939 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2940 }
\DoxyCodeLine{2941 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOE\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2942 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2943 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{2944 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2945 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{2946 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2947 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2948 }
\DoxyCodeLine{2949 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOF\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2950 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2951 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{2952 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2953 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{2954 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2955 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2956 }
\DoxyCodeLine{2957 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2958 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2959 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{2960 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2961 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{2962 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2963 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2964 }
\DoxyCodeLine{2965 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOH\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2966 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2967 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{2968 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2969 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{2970 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2971 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2972 }
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2974 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2975 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{2976 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2977 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{2978 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2979 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2980 }
\DoxyCodeLine{2981 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOJ\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2982 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2983 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{2984 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2985 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{2986 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2987 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2988 }
\DoxyCodeLine{2989 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOK\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2990 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2991 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{2992 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{2993 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{2994 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{2995 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{2996 }
\DoxyCodeLine{2997 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{2998 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{2999 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{3000 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3001 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{3002 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3003 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3004 }
\DoxyCodeLine{3005 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_BDMA\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3006 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3007 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{3008 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3009 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{3010 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3011 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3012 }
\DoxyCodeLine{3013 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ADC3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3014 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3015 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{3016 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3017 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{3018 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3019 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3020 }
\DoxyCodeLine{3021 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_HSEM\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3022 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3023 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{3024 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3025 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{3026 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3027 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3028 }
\DoxyCodeLine{3029 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_BKPRAM\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3030 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3031 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{3032 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3033 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>AHB4ENR, RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{3034 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3035 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3036 }
\DoxyCodeLine{3037 }
\DoxyCodeLine{3038 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOA\_CLK\_DISABLE()           (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOAEN)}}
\DoxyCodeLine{3039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOB\_CLK\_DISABLE()           (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOBEN)}}
\DoxyCodeLine{3040 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOC\_CLK\_DISABLE()           (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOCEN)}}
\DoxyCodeLine{3041 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOD\_CLK\_DISABLE()           (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIODEN)}}
\DoxyCodeLine{3042 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOE\_CLK\_DISABLE()           (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOEEN)}}
\DoxyCodeLine{3043 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOF\_CLK\_DISABLE()           (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOFEN)}}
\DoxyCodeLine{3044 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOG\_CLK\_DISABLE()           (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOGEN)}}
\DoxyCodeLine{3045 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOH\_CLK\_DISABLE()           (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOHEN)}}
\DoxyCodeLine{3046 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOI\_CLK\_DISABLE()           (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOIEN)}}
\DoxyCodeLine{3047 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOJ\_CLK\_DISABLE()           (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOJEN)}}
\DoxyCodeLine{3048 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOK\_CLK\_DISABLE()           (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOKEN)}}
\DoxyCodeLine{3049 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRC\_CLK\_DISABLE()             (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{3050 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_BDMA\_CLK\_DISABLE()            (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_BDMAEN)}}
\DoxyCodeLine{3051 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ADC3\_CLK\_DISABLE()            (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_ADC3EN)}}
\DoxyCodeLine{3052 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_HSEM\_CLK\_DISABLE()            (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{3053 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_BKPRAM\_CLK\_DISABLE()          (RCC\_C1-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_BKPRAMEN)}}
\DoxyCodeLine{3054 }
\DoxyCodeLine{3055 }
\DoxyCodeLine{3062 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LTDC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3063 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3064 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB3ENR, RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{3065 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3066 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB3ENR, RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{3067 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3068 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3069 }
\DoxyCodeLine{3070 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DSI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3071 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3072 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB3ENR, RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{3073 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3074 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB3ENR, RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{3075 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3076 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3077 }
\DoxyCodeLine{3078 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_WWDG1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3079 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3080 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB3ENR, RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{3081 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3082 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB3ENR, RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{3083 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3084 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3085 }
\DoxyCodeLine{3086 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LTDC\_CLK\_DISABLE()           (RCC\_C1-\/>APB3ENR) \&= \string~ (RCC\_APB3ENR\_LTDCEN)}}
\DoxyCodeLine{3087 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DSI\_CLK\_DISABLE()            (RCC\_C1-\/>APB3ENR) \&= \string~ (RCC\_APB3ENR\_DSIEN)}}
\DoxyCodeLine{3088 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_WWDG1\_CLK\_DISABLE()          (RCC\_C1-\/>APB3ENR) \&= \string~ (RCC\_APB3ENR\_WWDG1EN)}}
\DoxyCodeLine{3089 }
\DoxyCodeLine{3096 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3097 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3098 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{3099 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3100 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{3101 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3102 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3103 }
\DoxyCodeLine{3104 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3105 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3106 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{3107 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3108 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{3109 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3110 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3111 }
\DoxyCodeLine{3112 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3113 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3114 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{3115 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3116 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{3117 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3118 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3119 }
\DoxyCodeLine{3120 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3121 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3122 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{3123 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3124 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{3125 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3126 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3127 }
\DoxyCodeLine{3128 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3129 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3130 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{3131 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3132 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{3133 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3134 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3135 }
\DoxyCodeLine{3136 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3137 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3138 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{3139 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3140 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{3141 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3142 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3143 }
\DoxyCodeLine{3144 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3145 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3146 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{3147 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3148 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{3149 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3150 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3151 }
\DoxyCodeLine{3152 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM13\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3153 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3154 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{3155 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3156 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{3157 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3158 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3159 }
\DoxyCodeLine{3160 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM14\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3161 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3162 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{3163 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3164 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{3165 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3166 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3167 }
\DoxyCodeLine{3168 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3169 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3170 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{3171 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3172 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{3173 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3174 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3175 }
\DoxyCodeLine{3176 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_WWDG2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3177 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3178 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{3179 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3180 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{3181 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3182 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3183 }
\DoxyCodeLine{3184 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3185 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3186 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{3187 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3188 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{3189 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3190 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3191 }
\DoxyCodeLine{3192 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3193 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3194 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{3195 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3196 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{3197 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3198 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3199 }
\DoxyCodeLine{3200 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPDIFRX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3201 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3202 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{3203 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3204 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{3205 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3206 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3207 }
\DoxyCodeLine{3208 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3209 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3210 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{3211 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3212 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{3213 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3214 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3215 }
\DoxyCodeLine{3216 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3217 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3218 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{3219 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3220 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{3221 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3222 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3223 }
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3225 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3226 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{3227 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3228 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{3229 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3230 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3231 }
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3233 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3234 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{3235 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3236 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{3237 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3238 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3239 }
\DoxyCodeLine{3240 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3241 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3242 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{3243 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3244 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{3245 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3246 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3247 }
\DoxyCodeLine{3248 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3249 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3250 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{3251 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3252 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{3253 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3254 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3255 }
\DoxyCodeLine{3256 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3257 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3258 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{3259 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3260 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{3261 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3262 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3263 }
\DoxyCodeLine{3264 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CEC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3265 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3266 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{3267 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3268 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{3269 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3270 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3271 }
\DoxyCodeLine{3272 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DAC12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3273 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3274 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{3275 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3276 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{3277 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3278 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3279 }
\DoxyCodeLine{3280 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3281 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3282 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{3283 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3284 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{3285 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3286 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3287 }
\DoxyCodeLine{3288 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3289 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3290 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{3291 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3292 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1LENR, RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{3293 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3294 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3295 }
\DoxyCodeLine{3296 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3297 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3298 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1HENR, RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{3299 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3300 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1HENR, RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{3301 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3302 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3303 }
\DoxyCodeLine{3304 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SWPMI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3305 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3306 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1HENR, RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{3307 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3308 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1HENR, RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{3309 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3310 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3311 }
\DoxyCodeLine{3312 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_OPAMP\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3313 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3314 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1HENR, RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{3315 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3316 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1HENR, RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{3317 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3318 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3319 }
\DoxyCodeLine{3320 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_MDIOS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3321 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3322 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1HENR, RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{3323 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3324 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1HENR, RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{3325 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3326 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3327 }
\DoxyCodeLine{3328 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_FDCAN\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3329 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3330 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB1HENR, RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{3331 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3332 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB1HENR, RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{3333 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3334 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3335 }
\DoxyCodeLine{3336 }
\DoxyCodeLine{3337 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM2\_CLK\_DISABLE()           (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM2EN)}}
\DoxyCodeLine{3338 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM3\_CLK\_DISABLE()           (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM3EN)}}
\DoxyCodeLine{3339 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM4\_CLK\_DISABLE()           (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM4EN)}}
\DoxyCodeLine{3340 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM5\_CLK\_DISABLE()           (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM5EN)}}
\DoxyCodeLine{3341 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM6\_CLK\_DISABLE()           (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM6EN)}}
\DoxyCodeLine{3342 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM7\_CLK\_DISABLE()           (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM7EN)}}
\DoxyCodeLine{3343 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM12\_CLK\_DISABLE()          (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM12EN)}}
\DoxyCodeLine{3344 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM13\_CLK\_DISABLE()          (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM13EN)}}
\DoxyCodeLine{3345 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM14\_CLK\_DISABLE()          (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM14EN)}}
\DoxyCodeLine{3346 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM1\_CLK\_DISABLE()         (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_LPTIM1EN)}}
\DoxyCodeLine{3347 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_WWDG2\_CLK\_DISABLE()          (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_WWDG2EN)}}
\DoxyCodeLine{3348 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI2\_CLK\_DISABLE()           (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_SPI2EN)}}
\DoxyCodeLine{3349 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI3\_CLK\_DISABLE()           (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_SPI3EN)}}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPDIFRX\_CLK\_DISABLE()        (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_SPDIFRXEN)}}
\DoxyCodeLine{3351 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART2\_CLK\_DISABLE()         (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_USART2EN)}}
\DoxyCodeLine{3352 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART3\_CLK\_DISABLE()         (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_USART3EN)}}
\DoxyCodeLine{3353 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART4\_CLK\_DISABLE()          (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART4EN)}}
\DoxyCodeLine{3354 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART5\_CLK\_DISABLE()          (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART5EN)}}
\DoxyCodeLine{3355 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C1\_CLK\_DISABLE()           (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_I2C1EN)}}
\DoxyCodeLine{3356 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C2\_CLK\_DISABLE()           (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_I2C2EN)}}
\DoxyCodeLine{3357 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C3\_CLK\_DISABLE()           (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_I2C3EN)}}
\DoxyCodeLine{3358 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CEC\_CLK\_DISABLE()            (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_CECEN)}}
\DoxyCodeLine{3359 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DAC12\_CLK\_DISABLE()          (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_DAC12EN)}}
\DoxyCodeLine{3360 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART7\_CLK\_DISABLE()         (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART7EN)}}
\DoxyCodeLine{3361 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART8\_CLK\_DISABLE()         (RCC\_C1-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART8EN)}}
\DoxyCodeLine{3362 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRS\_CLK\_DISABLE()            (RCC\_C1-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_CRSEN)}}
\DoxyCodeLine{3363 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SWPMI\_CLK\_DISABLE()          (RCC\_C1-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_SWPMIEN)}}
\DoxyCodeLine{3364 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_OPAMP\_CLK\_DISABLE()          (RCC\_C1-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_OPAMPEN)}}
\DoxyCodeLine{3365 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_MDIOS\_CLK\_DISABLE()          (RCC\_C1-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_MDIOSEN)}}
\DoxyCodeLine{3366 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_FDCAN\_CLK\_DISABLE()          (RCC\_C1-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_FDCANEN)}}
\DoxyCodeLine{3367 }
\DoxyCodeLine{3374 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3375 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3376 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{3377 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3378 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{3379 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3380 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3381 }
\DoxyCodeLine{3382 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3383 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3384 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{3385 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3386 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{3387 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3388 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3389 }
\DoxyCodeLine{3390 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3391 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3392 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{3393 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3394 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{3395 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3396 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3397 }
\DoxyCodeLine{3398 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3399 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3400 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{3401 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3402 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{3403 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3404 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3405 }
\DoxyCodeLine{3406 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3407 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3408 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{3409 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3410 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{3411 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3412 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3413 }
\DoxyCodeLine{3414 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3415 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3416 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{3417 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3418 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{3419 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3420 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3421 }
\DoxyCodeLine{3422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM15\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3423 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3424 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{3425 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3426 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{3427 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3428 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3429 }
\DoxyCodeLine{3430 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM16\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3431 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3432 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{3433 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3434 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{3435 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3436 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3437 }
\DoxyCodeLine{3438 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM17\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3439 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3440 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{3441 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3442 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{3443 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3444 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3445 }
\DoxyCodeLine{3446 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3447 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3448 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{3449 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3450 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{3451 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3452 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3453 }
\DoxyCodeLine{3454 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3455 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3456 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{3457 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3458 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{3459 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3460 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3461 }
\DoxyCodeLine{3462 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3463 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3464 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{3465 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3466 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{3467 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3468 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3469 }
\DoxyCodeLine{3470 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3471 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3472 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{3473 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3474 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{3475 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3476 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3477 }
\DoxyCodeLine{3478 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DFSDM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3479 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3480 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{3481 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3482 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{3483 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3484 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3485 }
\DoxyCodeLine{3486 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_HRTIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3487 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3488 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{3489 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3490 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB2ENR, RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{3491 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3492 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3493 }
\DoxyCodeLine{3494 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM1\_CLK\_DISABLE()           (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM1EN)}}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM8\_CLK\_DISABLE()           (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM8EN)}}
\DoxyCodeLine{3496 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART1\_CLK\_DISABLE()         (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_USART1EN)}}
\DoxyCodeLine{3497 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART6\_CLK\_DISABLE()         (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_USART6EN)}}
\DoxyCodeLine{3498 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI1\_CLK\_DISABLE()           (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SPI1EN)}}
\DoxyCodeLine{3499 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI4\_CLK\_DISABLE()           (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SPI4EN)}}
\DoxyCodeLine{3500 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM15\_CLK\_DISABLE()          (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM15EN)}}
\DoxyCodeLine{3501 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM16\_CLK\_DISABLE()          (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM16EN)}}
\DoxyCodeLine{3502 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM17\_CLK\_DISABLE()          (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM17EN)}}
\DoxyCodeLine{3503 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI5\_CLK\_DISABLE()           (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SPI5EN)}}
\DoxyCodeLine{3504 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI1\_CLK\_DISABLE()           (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SAI1EN)}}
\DoxyCodeLine{3505 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI2\_CLK\_DISABLE()           (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SAI2EN)}}
\DoxyCodeLine{3506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI3\_CLK\_DISABLE()           (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SAI3EN)}}
\DoxyCodeLine{3507 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DFSDM1\_CLK\_DISABLE()         (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_DFSDM1EN)}}
\DoxyCodeLine{3508 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_HRTIM1\_CLK\_DISABLE()         (RCC\_C1-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_HRTIMEN)}}
\DoxyCodeLine{3509 }
\DoxyCodeLine{3516 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SYSCFG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3517 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3518 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{3519 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3520 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{3521 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3522 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3523 }
\DoxyCodeLine{3524 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPUART1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3525 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3526 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{3527 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3528 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{3529 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3530 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3531 }
\DoxyCodeLine{3532 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3533 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3534 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{3535 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3536 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{3537 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3538 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3539 }
\DoxyCodeLine{3540 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3541 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3542 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{3543 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3544 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{3545 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3546 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3547 }
\DoxyCodeLine{3548 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3549 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3550 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{3551 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3552 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{3553 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3554 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3555 }
\DoxyCodeLine{3556 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3557 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3558 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{3559 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3560 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{3561 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3562 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3563 }
\DoxyCodeLine{3564 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3565 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3566 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{3567 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3568 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{3569 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3570 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3571 }
\DoxyCodeLine{3572 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3573 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3574 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{3575 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3576 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{3577 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3578 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3579 }
\DoxyCodeLine{3580 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_COMP12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3581 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3582 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{3583 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3584 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{3585 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3586 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3587 }
\DoxyCodeLine{3588 }
\DoxyCodeLine{3589 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_VREF\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3590 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3591 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{3592 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3593 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{3594 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3595 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3596 }
\DoxyCodeLine{3597 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_RTC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3598 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3599 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{3600 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3601 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{3602 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3603 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3604 }
\DoxyCodeLine{3605 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3606 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3607 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{3608 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3609 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C1-\/>APB4ENR, RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{3610 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3611 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3612 }
\DoxyCodeLine{3613 }
\DoxyCodeLine{3614 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SYSCFG\_CLK\_DISABLE()           (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_SYSCFGEN)}}
\DoxyCodeLine{3615 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPUART1\_CLK\_DISABLE()          (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPUART1EN)}}
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI6\_CLK\_DISABLE()             (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_SPI6EN)}}
\DoxyCodeLine{3617 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C4\_CLK\_DISABLE()             (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_I2C4EN)}}
\DoxyCodeLine{3618 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM2\_CLK\_DISABLE()           (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM2EN)}}
\DoxyCodeLine{3619 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM3\_CLK\_DISABLE()           (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM3EN)}}
\DoxyCodeLine{3620 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM4\_CLK\_DISABLE()           (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM4EN)}}
\DoxyCodeLine{3621 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM5\_CLK\_DISABLE()           (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM5EN)}}
\DoxyCodeLine{3622 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_COMP12\_CLK\_DISABLE()           (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_COMP12EN)}}
\DoxyCodeLine{3623 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_VREF\_CLK\_DISABLE()             (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_VREFEN)}}
\DoxyCodeLine{3624 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_RTC\_CLK\_DISABLE()              (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_RTCAPBEN)}}
\DoxyCodeLine{3625 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI4\_CLK\_DISABLE()             (RCC\_C1-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_SAI4EN)}}
\DoxyCodeLine{3626 }
\DoxyCodeLine{3627 \textcolor{comment}{/* Exported macros for RCC\_C2 -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{3628 }
\DoxyCodeLine{3636 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_MDMA\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3637 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3638 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{3639 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3640 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{3641 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3642 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3643 }
\DoxyCodeLine{3644 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA2D\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3645 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3646 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{3647 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3648 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{3649 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3650 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3651 }
\DoxyCodeLine{3652 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_JPGDECEN\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3653 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3654 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{3655 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3656 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{3657 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3658 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3659 }
\DoxyCodeLine{3660 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_C2\_ALLOCATE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3661 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3662 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_FLASHEN);\(\backslash\)}}
\DoxyCodeLine{3663 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3664 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_FLASHEN);\(\backslash\)}}
\DoxyCodeLine{3665 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3666 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3667 }
\DoxyCodeLine{3668 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM1\_C2\_ALLOCATE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3669 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3670 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_DTCM1EN);\(\backslash\)}}
\DoxyCodeLine{3671 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3672 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_DTCM1EN);\(\backslash\)}}
\DoxyCodeLine{3673 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3674 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3675 }
\DoxyCodeLine{3676 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM2\_C2\_ALLOCATE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3677 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3678 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_DTCM2EN);\(\backslash\)}}
\DoxyCodeLine{3679 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3680 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_DTCM2EN);\(\backslash\)}}
\DoxyCodeLine{3681 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3682 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3683 }
\DoxyCodeLine{3684 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ITCM\_C2\_ALLOCATE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3685 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3686 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_ITCMEN);\(\backslash\)}}
\DoxyCodeLine{3687 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3688 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_ITCMEN);\(\backslash\)}}
\DoxyCodeLine{3689 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3690 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3691 }
\DoxyCodeLine{3692 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D1SRAM1\_C2\_ALLOCATE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3693 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3694 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_AXISRAMEN);\(\backslash\)}}
\DoxyCodeLine{3695 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3696 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_AXISRAMEN);\(\backslash\)}}
\DoxyCodeLine{3697 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3698 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3699 }
\DoxyCodeLine{3700 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_FMC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3701 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3702 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{3703 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3704 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{3705 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3706 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3707 }
\DoxyCodeLine{3708 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_QSPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3709 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3710 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{3711 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3712 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{3713 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3714 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3715 }
\DoxyCodeLine{3716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SDMMC1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3717 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3718 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{3719 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3720 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB3ENR, RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{3721 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3722 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3723 }
\DoxyCodeLine{3724 }
\DoxyCodeLine{3725 }
\DoxyCodeLine{3726 }
\DoxyCodeLine{3727 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_MDMA\_CLK\_DISABLE()            (RCC\_C2-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_MDMAEN))}}
\DoxyCodeLine{3728 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA2D\_CLK\_DISABLE()           (RCC\_C2-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_DMA2DEN))}}
\DoxyCodeLine{3729 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_JPGDECEN\_CLK\_DISABLE()        (RCC\_C2-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_JPGDECEN))}}
\DoxyCodeLine{3730 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_FMC\_CLK\_DISABLE()             (RCC\_C2-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{3731 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_QSPI\_CLK\_DISABLE()            (RCC\_C2-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{3732 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SDMMC1\_CLK\_DISABLE()          (RCC\_C2-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_SDMMC1EN))}}
\DoxyCodeLine{3733 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_C2\_DEALLOCATE()            (RCC\_C2-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_FLASHEN))}}
\DoxyCodeLine{3734 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM1\_C2\_DEALLOCATE()            (RCC\_C2-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_DTCM1EN))}}
\DoxyCodeLine{3735 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM2\_C2\_DEALLOCATE()            (RCC\_C2-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_DTCM2EN))}}
\DoxyCodeLine{3736 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ITCM\_C2\_DEALLOCATE()             (RCC\_C2-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_ITCMEN))}}
\DoxyCodeLine{3737 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D1SRAM1\_C2\_DEALLOCATE()          (RCC\_C2-\/>AHB3ENR \&= \string~ (RCC\_AHB3ENR\_AXISRAMEN))}}
\DoxyCodeLine{3738 }
\DoxyCodeLine{3745 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3746 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3747 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{3748 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3749 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{3750 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3751 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3752 }
\DoxyCodeLine{3753 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3754 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3755 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{3756 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3757 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{3758 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3759 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3760 }
\DoxyCodeLine{3761 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ADC12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3762 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3763 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{3764 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3765 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{3766 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3767 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3768 }
\DoxyCodeLine{3769 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ART\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3770 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3771 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{3772 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3773 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{3774 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3775 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3776 }
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1MAC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3778 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3779 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{3780 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3781 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{3782 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3783 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3784 }
\DoxyCodeLine{3785 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1TX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3786 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3787 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{3788 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3789 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{3790 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3791 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3792 }
\DoxyCodeLine{3793 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1RX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3794 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3795 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{3796 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3797 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{3798 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3799 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3800 }
\DoxyCodeLine{3801 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3802 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3803 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{3804 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3805 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{3806 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3807 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3808 }
\DoxyCodeLine{3809 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3810 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3811 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{3812 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3813 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{3814 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3815 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3816 }
\DoxyCodeLine{3817 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3818 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3819 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{3820 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3821 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{3822 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3823 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3824 }
\DoxyCodeLine{3825 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_ULPI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3826 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3827 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{3828 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3829 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB1ENR, RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{3830 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3831 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3832 }
\DoxyCodeLine{3833 }
\DoxyCodeLine{3834 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA1\_CLK\_DISABLE()             (RCC\_C2-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_DMA1EN))}}
\DoxyCodeLine{3835 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA2\_CLK\_DISABLE()             (RCC\_C2-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_DMA2EN))}}
\DoxyCodeLine{3836 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ADC12\_CLK\_DISABLE()            (RCC\_C2-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ADC12EN))}}
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ART\_CLK\_DISABLE()              (RCC\_C2-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ARTEN))}}
\DoxyCodeLine{3838 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1MAC\_CLK\_DISABLE()          (RCC\_C2-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ETH1MACEN))}}
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1TX\_CLK\_DISABLE()           (RCC\_C2-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ETH1TXEN))}}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1RX\_CLK\_DISABLE()           (RCC\_C2-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_ETH1RXEN))}}
\DoxyCodeLine{3841 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_CLK\_DISABLE()      (RCC\_C2-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB1OTGHSEN))}}
\DoxyCodeLine{3842 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_ULPI\_CLK\_DISABLE() (RCC\_C2-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB1OTGHSULPIEN))}}
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_CLK\_DISABLE()      (RCC\_C2-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB2OTGHSEN))}}
\DoxyCodeLine{3844 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_ULPI\_CLK\_DISABLE() (RCC\_C2-\/>AHB1ENR \&= \string~ (RCC\_AHB1ENR\_USB2OTGHSULPIEN))}}
\DoxyCodeLine{3845 }
\DoxyCodeLine{3852 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DCMI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3853 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3854 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{3855 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3856 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{3857 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3858 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3859 }
\DoxyCodeLine{3860 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{3861 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRYP\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3862 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3863 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{3864 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3865 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{3866 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3867 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3868 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3869 }
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{3871 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_HASH\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3872 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3873 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{3874 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3875 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{3876 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3877 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3878 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3879 }
\DoxyCodeLine{3880 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_RNG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3881 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3882 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{3883 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3884 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{3885 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3886 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3887 }
\DoxyCodeLine{3888 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SDMMC2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3889 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3890 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{3891 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3892 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{3893 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3894 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3895 }
\DoxyCodeLine{3896 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3897 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3898 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{3899 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3900 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{3901 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3902 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3903 }
\DoxyCodeLine{3904 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3905 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3906 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{3907 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3908 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{3909 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3910 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3911 }
\DoxyCodeLine{3912 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3913 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3914 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{3915 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3916 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB2ENR, RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{3917 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3918 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3919 }
\DoxyCodeLine{3920 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DCMI\_CLK\_DISABLE()             (RCC\_C2-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{3921 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{3922 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRYP\_CLK\_DISABLE()             (RCC\_C2-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{3923 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3924 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{3925 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_HASH\_CLK\_DISABLE()             (RCC\_C2-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{3926 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3927 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_RNG\_CLK\_DISABLE()              (RCC\_C2-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{3928 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SDMMC2\_CLK\_DISABLE()           (RCC\_C2-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_SDMMC2EN))}}
\DoxyCodeLine{3929 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM1\_CLK\_DISABLE()          (RCC\_C2-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_D2SRAM1EN))}}
\DoxyCodeLine{3930 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM2\_CLK\_DISABLE()          (RCC\_C2-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_D2SRAM2EN))}}
\DoxyCodeLine{3931 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM3\_CLK\_DISABLE()          (RCC\_C2-\/>AHB2ENR \&= \string~ (RCC\_AHB2ENR\_D2SRAM3EN))}}
\DoxyCodeLine{3932 }
\DoxyCodeLine{3939 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOA\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3940 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3941 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{3942 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3943 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{3944 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3945 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3946 }
\DoxyCodeLine{3947 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOB\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3948 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3949 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{3950 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3951 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{3952 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3953 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3954 }
\DoxyCodeLine{3955 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3956 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3957 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{3958 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3959 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{3960 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3961 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3962 }
\DoxyCodeLine{3963 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOD\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3964 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3965 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{3966 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3967 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{3968 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3969 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3970 }
\DoxyCodeLine{3971 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOE\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3972 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3973 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{3974 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3975 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{3976 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3977 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3978 }
\DoxyCodeLine{3979 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOF\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3980 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3981 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{3982 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3983 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{3984 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3985 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3986 }
\DoxyCodeLine{3987 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3988 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3989 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{3990 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3991 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{3992 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{3993 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{3994 }
\DoxyCodeLine{3995 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOH\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{3996 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{3997 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{3998 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{3999 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{4000 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4001 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4002 }
\DoxyCodeLine{4003 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4004 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4005 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{4006 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4007 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{4008 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4009 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4010 }
\DoxyCodeLine{4011 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOJ\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4012 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4013 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{4014 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4015 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{4016 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4017 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4018 }
\DoxyCodeLine{4019 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOK\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4020 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4021 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{4022 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4023 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{4024 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4025 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4026 }
\DoxyCodeLine{4027 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4028 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4029 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{4030 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4031 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{4032 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4033 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4034 }
\DoxyCodeLine{4035 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_BDMA\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4036 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4037 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{4038 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4039 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{4040 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4041 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4042 }
\DoxyCodeLine{4043 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ADC3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4044 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4045 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{4046 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4047 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{4048 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4049 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4050 }
\DoxyCodeLine{4051 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_HSEM\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4052 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4053 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{4054 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4055 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{4056 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4057 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4058 }
\DoxyCodeLine{4059 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_BKPRAM\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4060 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4061 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{4062 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4063 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>AHB4ENR, RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{4064 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4065 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4066 }
\DoxyCodeLine{4067 }
\DoxyCodeLine{4068 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOA\_CLK\_DISABLE()           (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOAEN)}}
\DoxyCodeLine{4069 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOB\_CLK\_DISABLE()           (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOBEN)}}
\DoxyCodeLine{4070 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOC\_CLK\_DISABLE()           (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOCEN)}}
\DoxyCodeLine{4071 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOD\_CLK\_DISABLE()           (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIODEN)}}
\DoxyCodeLine{4072 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOE\_CLK\_DISABLE()           (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOEEN)}}
\DoxyCodeLine{4073 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOF\_CLK\_DISABLE()           (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOFEN)}}
\DoxyCodeLine{4074 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOG\_CLK\_DISABLE()           (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOGEN)}}
\DoxyCodeLine{4075 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOH\_CLK\_DISABLE()           (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOHEN)}}
\DoxyCodeLine{4076 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOI\_CLK\_DISABLE()           (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOIEN)}}
\DoxyCodeLine{4077 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOJ\_CLK\_DISABLE()           (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOJEN)}}
\DoxyCodeLine{4078 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOK\_CLK\_DISABLE()           (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_GPIOKEN)}}
\DoxyCodeLine{4079 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRC\_CLK\_DISABLE()             (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{4080 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_BDMA\_CLK\_DISABLE()            (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_BDMAEN)}}
\DoxyCodeLine{4081 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ADC3\_CLK\_DISABLE()            (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_ADC3EN)}}
\DoxyCodeLine{4082 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_HSEM\_CLK\_DISABLE()            (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{4083 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_BKPRAM\_CLK\_DISABLE()          (RCC\_C2-\/>AHB4ENR) \&= \string~ (RCC\_AHB4ENR\_BKPRAMEN)}}
\DoxyCodeLine{4084 }
\DoxyCodeLine{4085 }
\DoxyCodeLine{4092 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LTDC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4093 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4094 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB3ENR, RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{4095 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4096 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB3ENR, RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{4097 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4098 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4099 }
\DoxyCodeLine{4100 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DSI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4101 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4102 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB3ENR, RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{4103 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4104 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB3ENR, RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{4105 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4106 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4107 }
\DoxyCodeLine{4108 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_WWDG1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4109 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4110 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB3ENR, RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{4111 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4112 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB3ENR, RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{4113 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4114 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4115 }
\DoxyCodeLine{4116 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LTDC\_CLK\_DISABLE()           (RCC\_C2-\/>APB3ENR) \&= \string~ (RCC\_APB3ENR\_LTDCEN)}}
\DoxyCodeLine{4117 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DSI\_CLK\_DISABLE()            (RCC\_C2-\/>APB3ENR) \&= \string~ (RCC\_APB3ENR\_DSIEN)}}
\DoxyCodeLine{4118 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_WWDG1\_CLK\_DISABLE()          (RCC\_C2-\/>APB3ENR) \&= \string~ (RCC\_APB3ENR\_WWDG1EN)}}
\DoxyCodeLine{4119 }
\DoxyCodeLine{4126 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4127 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4128 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{4129 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4130 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{4131 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4132 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4133 }
\DoxyCodeLine{4134 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4135 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4136 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{4137 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4138 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{4139 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4140 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4141 }
\DoxyCodeLine{4142 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4143 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4144 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{4145 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4146 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{4147 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4148 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4149 }
\DoxyCodeLine{4150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4151 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4152 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{4153 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4154 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{4155 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4156 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4157 }
\DoxyCodeLine{4158 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4159 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4160 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{4161 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4162 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{4163 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4164 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4165 }
\DoxyCodeLine{4166 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4167 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4168 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{4169 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4170 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{4171 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4172 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4173 }
\DoxyCodeLine{4174 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4175 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4176 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{4177 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4178 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{4179 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4180 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4181 }
\DoxyCodeLine{4182 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM13\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4183 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4184 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{4185 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4186 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{4187 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4188 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4189 }
\DoxyCodeLine{4190 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM14\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4191 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4192 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{4193 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4194 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{4195 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4196 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4197 }
\DoxyCodeLine{4198 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4199 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4200 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{4201 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4202 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{4203 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4204 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4205 }
\DoxyCodeLine{4206 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_WWDG2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4207 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4208 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{4209 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4210 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{4211 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4212 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4213 }
\DoxyCodeLine{4214 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4215 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4216 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{4217 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4218 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{4219 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4220 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4221 }
\DoxyCodeLine{4222 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4223 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4224 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{4225 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4226 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{4227 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4228 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4229 }
\DoxyCodeLine{4230 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPDIFRX\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4231 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4232 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{4233 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4234 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{4235 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4236 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4237 }
\DoxyCodeLine{4238 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4239 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4240 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{4241 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4242 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{4243 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4244 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4245 }
\DoxyCodeLine{4246 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4247 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4248 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{4249 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4250 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{4251 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4252 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4253 }
\DoxyCodeLine{4254 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4255 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4256 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{4257 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4258 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{4259 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4260 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4261 }
\DoxyCodeLine{4262 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4263 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4264 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{4265 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4266 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{4267 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4268 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4269 }
\DoxyCodeLine{4270 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4271 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4272 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{4273 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4274 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{4275 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4276 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4277 }
\DoxyCodeLine{4278 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4279 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4280 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{4281 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4282 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{4283 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4284 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4285 }
\DoxyCodeLine{4286 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4287 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4288 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{4289 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4290 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{4291 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4292 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4293 }
\DoxyCodeLine{4294 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CEC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4295 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4296 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{4297 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4298 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{4299 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4300 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4301 }
\DoxyCodeLine{4302 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DAC12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4303 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4304 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{4305 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4306 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{4307 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4308 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4309 }
\DoxyCodeLine{4310 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART7\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4311 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4312 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{4313 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4314 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{4315 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4316 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4317 }
\DoxyCodeLine{4318 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4319 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4320 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{4321 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4322 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1LENR, RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{4323 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4324 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4325 }
\DoxyCodeLine{4326 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4327 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4328 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1HENR, RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{4329 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4330 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1HENR, RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{4331 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4332 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4333 }
\DoxyCodeLine{4334 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SWPMI\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4335 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4336 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1HENR, RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{4337 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4338 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1HENR, RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{4339 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4340 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4341 }
\DoxyCodeLine{4342 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_OPAMP\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4343 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4344 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1HENR, RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{4345 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4346 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1HENR, RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{4347 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4348 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4349 }
\DoxyCodeLine{4350 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_MDIOS\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4351 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4352 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1HENR, RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{4353 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4354 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1HENR, RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{4355 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4356 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4357 }
\DoxyCodeLine{4358 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_FDCAN\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4359 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4360 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB1HENR, RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{4361 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4362 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB1HENR, RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{4363 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4364 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4365 }
\DoxyCodeLine{4366 }
\DoxyCodeLine{4367 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM2\_CLK\_DISABLE()           (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM2EN)}}
\DoxyCodeLine{4368 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM3\_CLK\_DISABLE()           (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM3EN)}}
\DoxyCodeLine{4369 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM4\_CLK\_DISABLE()           (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM4EN)}}
\DoxyCodeLine{4370 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM5\_CLK\_DISABLE()           (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM5EN)}}
\DoxyCodeLine{4371 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM6\_CLK\_DISABLE()           (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM6EN)}}
\DoxyCodeLine{4372 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM7\_CLK\_DISABLE()           (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM7EN)}}
\DoxyCodeLine{4373 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM12\_CLK\_DISABLE()          (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM12EN)}}
\DoxyCodeLine{4374 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM13\_CLK\_DISABLE()          (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM13EN)}}
\DoxyCodeLine{4375 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM14\_CLK\_DISABLE()          (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_TIM14EN)}}
\DoxyCodeLine{4376 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM1\_CLK\_DISABLE()         (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_LPTIM1EN)}}
\DoxyCodeLine{4377 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_WWDG2\_CLK\_DISABLE()          (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_WWDG2EN)}}
\DoxyCodeLine{4378 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI2\_CLK\_DISABLE()           (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_SPI2EN)}}
\DoxyCodeLine{4379 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI3\_CLK\_DISABLE()           (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_SPI3EN)}}
\DoxyCodeLine{4380 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPDIFRX\_CLK\_DISABLE()        (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_SPDIFRXEN)}}
\DoxyCodeLine{4381 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART2\_CLK\_DISABLE()         (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_USART2EN)}}
\DoxyCodeLine{4382 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART3\_CLK\_DISABLE()         (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_USART3EN)}}
\DoxyCodeLine{4383 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART4\_CLK\_DISABLE()          (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART4EN)}}
\DoxyCodeLine{4384 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART5\_CLK\_DISABLE()          (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART5EN)}}
\DoxyCodeLine{4385 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C1\_CLK\_DISABLE()           (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_I2C1EN)}}
\DoxyCodeLine{4386 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C2\_CLK\_DISABLE()           (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_I2C2EN)}}
\DoxyCodeLine{4387 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C3\_CLK\_DISABLE()           (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_I2C3EN)}}
\DoxyCodeLine{4388 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CEC\_CLK\_DISABLE()            (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_CECEN)}}
\DoxyCodeLine{4389 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DAC12\_CLK\_DISABLE()          (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_DAC12EN)}}
\DoxyCodeLine{4390 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART7\_CLK\_DISABLE()         (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART7EN)}}
\DoxyCodeLine{4391 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART8\_CLK\_DISABLE()         (RCC\_C2-\/>APB1LENR) \&= \string~ (RCC\_APB1LENR\_UART8EN)}}
\DoxyCodeLine{4392 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRS\_CLK\_DISABLE()            (RCC\_C2-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_CRSEN)}}
\DoxyCodeLine{4393 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SWPMI\_CLK\_DISABLE()          (RCC\_C2-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_SWPMIEN)}}
\DoxyCodeLine{4394 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_OPAMP\_CLK\_DISABLE()          (RCC\_C2-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_OPAMPEN)}}
\DoxyCodeLine{4395 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_MDIOS\_CLK\_DISABLE()          (RCC\_C2-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_MDIOSEN)}}
\DoxyCodeLine{4396 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_FDCAN\_CLK\_DISABLE()          (RCC\_C2-\/>APB1HENR) \&= \string~ (RCC\_APB1HENR\_FDCANEN)}}
\DoxyCodeLine{4397 }
\DoxyCodeLine{4404 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4405 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4406 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{4407 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4408 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{4409 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4410 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4411 }
\DoxyCodeLine{4412 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM8\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4413 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4414 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{4415 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4416 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{4417 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4418 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4419 }
\DoxyCodeLine{4420 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4421 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4422 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{4423 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4424 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{4425 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4426 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4427 }
\DoxyCodeLine{4428 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4429 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4430 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{4431 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4432 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{4433 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4434 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4435 }
\DoxyCodeLine{4436 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4437 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4438 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{4439 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4440 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{4441 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4442 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4443 }
\DoxyCodeLine{4444 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4445 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4446 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{4447 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4448 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{4449 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4450 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4451 }
\DoxyCodeLine{4452 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM15\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4453 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4454 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{4455 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4456 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{4457 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4458 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4459 }
\DoxyCodeLine{4460 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM16\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4461 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4462 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{4463 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4464 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{4465 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4466 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4467 }
\DoxyCodeLine{4468 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM17\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4469 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4470 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{4471 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4472 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{4473 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4474 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4475 }
\DoxyCodeLine{4476 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4477 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4478 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{4479 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4480 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{4481 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4482 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4483 }
\DoxyCodeLine{4484 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4485 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4486 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{4487 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4488 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{4489 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4490 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4491 }
\DoxyCodeLine{4492 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4493 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4494 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{4495 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4496 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{4497 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4498 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4499 }
\DoxyCodeLine{4500 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4501 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4502 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{4503 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4504 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{4505 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4506 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4507 }
\DoxyCodeLine{4508 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DFSDM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4509 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4510 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{4511 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4512 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{4513 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4514 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4515 }
\DoxyCodeLine{4516 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_HRTIM1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4517 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4518 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{4519 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4520 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB2ENR, RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{4521 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4522 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4523 }
\DoxyCodeLine{4524 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM1\_CLK\_DISABLE()           (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM1EN)}}
\DoxyCodeLine{4525 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM8\_CLK\_DISABLE()           (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM8EN)}}
\DoxyCodeLine{4526 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART1\_CLK\_DISABLE()         (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_USART1EN)}}
\DoxyCodeLine{4527 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART6\_CLK\_DISABLE()         (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_USART6EN)}}
\DoxyCodeLine{4528 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI1\_CLK\_DISABLE()           (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SPI1EN)}}
\DoxyCodeLine{4529 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI4\_CLK\_DISABLE()           (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SPI4EN)}}
\DoxyCodeLine{4530 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM15\_CLK\_DISABLE()          (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM15EN)}}
\DoxyCodeLine{4531 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM16\_CLK\_DISABLE()          (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM16EN)}}
\DoxyCodeLine{4532 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM17\_CLK\_DISABLE()          (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_TIM17EN)}}
\DoxyCodeLine{4533 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI5\_CLK\_DISABLE()           (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SPI5EN)}}
\DoxyCodeLine{4534 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI1\_CLK\_DISABLE()           (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SAI1EN)}}
\DoxyCodeLine{4535 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI2\_CLK\_DISABLE()           (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SAI2EN)}}
\DoxyCodeLine{4536 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI3\_CLK\_DISABLE()           (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_SAI3EN)}}
\DoxyCodeLine{4537 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DFSDM1\_CLK\_DISABLE()         (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_DFSDM1EN)}}
\DoxyCodeLine{4538 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_HRTIM1\_CLK\_DISABLE()         (RCC\_C2-\/>APB2ENR) \&= \string~ (RCC\_APB2ENR\_HRTIMEN)}}
\DoxyCodeLine{4539 }
\DoxyCodeLine{4546 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SYSCFG\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4547 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4548 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{4549 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4550 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{4551 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4552 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4553 }
\DoxyCodeLine{4554 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPUART1\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4555 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4556 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{4557 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4558 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{4559 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4560 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4561 }
\DoxyCodeLine{4562 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI6\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4563 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4564 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{4565 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4566 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{4567 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4568 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4569 }
\DoxyCodeLine{4570 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4571 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4572 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{4573 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4574 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{4575 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4576 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4577 }
\DoxyCodeLine{4578 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM2\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4579 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4580 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{4581 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4582 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{4583 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4584 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4585 }
\DoxyCodeLine{4586 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM3\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4587 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4588 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{4589 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4590 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{4591 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4592 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4593 }
\DoxyCodeLine{4594 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4595 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4596 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{4597 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4598 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{4599 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4600 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4601 }
\DoxyCodeLine{4602 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM5\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4603 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4604 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{4605 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4606 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{4607 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4608 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4609 }
\DoxyCodeLine{4610 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_COMP12\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4611 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4612 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{4613 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4614 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{4615 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4616 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4617 }
\DoxyCodeLine{4618 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_VREF\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4619 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4620 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{4621 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4622 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{4623 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4624 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4625 }
\DoxyCodeLine{4626 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_RTC\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4627 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4628 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{4629 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4630 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{4631 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4632 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4633 }
\DoxyCodeLine{4634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI4\_CLK\_ENABLE()   do \{ \(\backslash\)}}
\DoxyCodeLine{4635 \textcolor{preprocessor}{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}}
\DoxyCodeLine{4636 \textcolor{preprocessor}{                                        SET\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{4637 \textcolor{preprocessor}{                                        }\textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\textcolor{preprocessor}{ \(\backslash\)}}
\DoxyCodeLine{4638 \textcolor{preprocessor}{                                        tmpreg = READ\_BIT(RCC\_C2-\/>APB4ENR, RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{4639 \textcolor{preprocessor}{                                        UNUSED(tmpreg); \(\backslash\)}}
\DoxyCodeLine{4640 \textcolor{preprocessor}{                                       \} while(0)}}
\DoxyCodeLine{4641 }
\DoxyCodeLine{4642 }
\DoxyCodeLine{4643 }
\DoxyCodeLine{4644 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SYSCFG\_CLK\_DISABLE()           (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_SYSCFGEN)}}
\DoxyCodeLine{4645 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPUART1\_CLK\_DISABLE()          (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPUART1EN)}}
\DoxyCodeLine{4646 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI6\_CLK\_DISABLE()             (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_SPI6EN)}}
\DoxyCodeLine{4647 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C4\_CLK\_DISABLE()             (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_I2C4EN)}}
\DoxyCodeLine{4648 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM2\_CLK\_DISABLE()           (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM2EN)}}
\DoxyCodeLine{4649 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM3\_CLK\_DISABLE()           (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM3EN)}}
\DoxyCodeLine{4650 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM4\_CLK\_DISABLE()           (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM4EN)}}
\DoxyCodeLine{4651 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM5\_CLK\_DISABLE()           (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_LPTIM5EN)}}
\DoxyCodeLine{4652 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_COMP12\_CLK\_DISABLE()           (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_COMP12EN)}}
\DoxyCodeLine{4653 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_VREF\_CLK\_DISABLE()             (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_VREFEN)}}
\DoxyCodeLine{4654 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_RTC\_CLK\_DISABLE()              (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_RTCAPBEN)}}
\DoxyCodeLine{4655 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI4\_CLK\_DISABLE()             (RCC\_C2-\/>APB4ENR) \&= \string~ (RCC\_APB4ENR\_SAI4EN)}}
\DoxyCodeLine{4656 }
\DoxyCodeLine{4657 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4658 }
\DoxyCodeLine{4662 \textcolor{preprocessor}{\#if (STM32H7\_DEV\_ID == 0x450UL)}}
\DoxyCodeLine{4663 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()          (RCC-\/>AHB3RSTR = 0x00015031U)  }\textcolor{comment}{/* Resets MDMA, DMA2D, JPEG, FMC, QSPI and SDMMC1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4664 \textcolor{preprocessor}{\#elif  (STM32H7\_DEV\_ID == 0x480UL)}}
\DoxyCodeLine{4665 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()          (RCC-\/>AHB3RSTR = 0x01E95031U)  }\textcolor{comment}{/* Resets MDMA, DMA2D, JPEG, FMC, OSPI1, SDMMC1, OSPI2, IOMNGR, OTFD1, OTFD2 and GFXMMU */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4666 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4667 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()          (RCC-\/>AHB3RSTR = 0x00E95011U)  }\textcolor{comment}{/* Resets MDMA, DMA2D, FMC, OSPI1, SDMMC1, OSPI2, IOMNGR, OTFD1, OTFD2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4668 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7\_DEV\_ID == 0x450UL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4669 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_FORCE\_RESET()          (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_MDMARST))}}
\DoxyCodeLine{4670 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_FORCE\_RESET()         (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_DMA2DRST))}}
\DoxyCodeLine{4671 \textcolor{preprocessor}{\#if defined(JPEG)}}
\DoxyCodeLine{4672 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPGDECRST\_FORCE\_RESET()     (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_JPGDECRST))}}
\DoxyCodeLine{4673 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* JPEG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4674 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_FORCE\_RESET()           (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{4675 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{4676 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()          (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{4677 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4678 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{4679 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_FORCE\_RESET()         (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_OSPI1RST))}}
\DoxyCodeLine{4680 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4681 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_FORCE\_RESET()        (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_SDMMC1RST))}}
\DoxyCodeLine{4682 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{4683 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_FORCE\_RESET()         (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_OSPI2RST))}}
\DoxyCodeLine{4684 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4685 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{4686 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_IOMNGR\_FORCE\_RESET()      (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_IOMNGRRST))}}
\DoxyCodeLine{4687 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4688 \textcolor{preprocessor}{\#if defined(OTFDEC1)}}
\DoxyCodeLine{4689 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC1\_FORCE\_RESET()         (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_OTFDEC1RST))}}
\DoxyCodeLine{4690 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4691 \textcolor{preprocessor}{\#if defined(OTFDEC2)}}
\DoxyCodeLine{4692 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC2\_FORCE\_RESET()         (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_OTFDEC2RST))}}
\DoxyCodeLine{4693 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4694 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{4695 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_FORCE\_RESET()        (RCC-\/>AHB3RSTR |= (RCC\_AHB3RSTR\_GFXMMURST))}}
\DoxyCodeLine{4696 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4697 }
\DoxyCodeLine{4698 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()        (RCC-\/>AHB3RSTR = 0x00)}}
\DoxyCodeLine{4699 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_RELEASE\_RESET()        (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_MDMARST))}}
\DoxyCodeLine{4700 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_RELEASE\_RESET()       (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_DMA2DRST))}}
\DoxyCodeLine{4701 \textcolor{preprocessor}{\#if defined(JPEG)}}
\DoxyCodeLine{4702 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPGDECRST\_RELEASE\_RESET()   (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_JPGDECRST))}}
\DoxyCodeLine{4703 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* JPEG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4704 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()         (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{4705 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{4706 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()        (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{4707 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4708 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{4709 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_RELEASE\_RESET()       (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_OSPI1RST))}}
\DoxyCodeLine{4710 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4711 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_RELEASE\_RESET()      (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_SDMMC1RST))}}
\DoxyCodeLine{4712 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{4713 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_RELEASE\_RESET()       (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_OSPI2RST))}}
\DoxyCodeLine{4714 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4715 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{4716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_IOMNGR\_RELEASE\_RESET()      (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_IOMNGRRST))}}
\DoxyCodeLine{4717 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4718 \textcolor{preprocessor}{\#if defined(OTFDEC1)}}
\DoxyCodeLine{4719 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC1\_RELEASE\_RESET()       (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_OTFDEC1RST))}}
\DoxyCodeLine{4720 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4721 \textcolor{preprocessor}{\#if defined(OTFDEC2)}}
\DoxyCodeLine{4722 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC2\_RELEASE\_RESET()       (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_OTFDEC2RST))}}
\DoxyCodeLine{4723 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4724 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{4725 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_RELEASE\_RESET()      (RCC-\/>AHB3RSTR \&= \string~ (RCC\_AHB3RSTR\_GFXMMURST))}}
\DoxyCodeLine{4726 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4727 }
\DoxyCodeLine{4728 }
\DoxyCodeLine{4729 }
\DoxyCodeLine{4732 \textcolor{preprocessor}{\#if (STM32H7\_DEV\_ID == 0x450UL)}}
\DoxyCodeLine{4733 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()             (RCC-\/>AHB1RSTR = 0x0A00C023U)  }\textcolor{comment}{/* Resets DMA1, DMA2, ADC12, ART, ETHMAC, USB1OTG and USB2OTG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4734 \textcolor{preprocessor}{\#elif  (STM32H7\_DEV\_ID == 0x480UL)}}
\DoxyCodeLine{4735 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()             (RCC-\/>AHB1RSTR = 0x02000223U)  }\textcolor{comment}{/* Resets DMA1, DMA2, ADC12, CRC and USB1OTG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4736 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4737 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()             (RCC-\/>AHB1RSTR = 0x02008023U)  }\textcolor{comment}{/* Resets DMA1, DMA2, ADC12, ETHMAC and USB1OTG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4738 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7\_DEV\_ID == 0x450UL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4739 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_FORCE\_RESET()             (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_DMA1RST))}}
\DoxyCodeLine{4740 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_FORCE\_RESET()             (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_DMA2RST))}}
\DoxyCodeLine{4741 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_FORCE\_RESET()            (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_ADC12RST))}}
\DoxyCodeLine{4742 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{4743 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ART\_FORCE\_RESET()              (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_ARTRST))}}
\DoxyCodeLine{4744 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4745 \textcolor{preprocessor}{\#if defined(RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{4746 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()            (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{4747 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4748 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{4749 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1MAC\_FORCE\_RESET()          (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_ETH1MACRST))}}
\DoxyCodeLine{4750 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4751 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_FORCE\_RESET()      (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_USB1OTGHSRST))}}
\DoxyCodeLine{4752 \textcolor{preprocessor}{\#if defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{4753 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_FORCE\_RESET()      (RCC-\/>AHB1RSTR |= (RCC\_AHB1RSTR\_USB2OTGHSRST))}}
\DoxyCodeLine{4754 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USB2\_OTG\_FS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4755 }
\DoxyCodeLine{4756 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()           (RCC-\/>AHB1RSTR = 0x00U)}}
\DoxyCodeLine{4757 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET()             (RCC-\/>AHB1RSTR \&= \string~ (RCC\_AHB1RSTR\_DMA1RST))}}
\DoxyCodeLine{4758 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET()             (RCC-\/>AHB1RSTR \&= \string~ (RCC\_AHB1RSTR\_DMA2RST))}}
\DoxyCodeLine{4759 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_RELEASE\_RESET()            (RCC-\/>AHB1RSTR \&= \string~ (RCC\_AHB1RSTR\_ADC12RST))}}
\DoxyCodeLine{4760 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{4761 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ART\_RELEASE\_RESET()              (RCC-\/>AHB1RSTR \&= \string~ (RCC\_AHB1RSTR\_ARTRST))}}
\DoxyCodeLine{4762 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4763 \textcolor{preprocessor}{\#if defined(RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{4764 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()                (RCC-\/>AHB1RSTR \&= \string~ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{4765 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4766 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{4767 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1MAC\_RELEASE\_RESET()          (RCC-\/>AHB1RSTR \&= \string~ (RCC\_AHB1RSTR\_ETH1MACRST))}}
\DoxyCodeLine{4768 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4769 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_RELEASE\_RESET()      (RCC-\/>AHB1RSTR \&= \string~ (RCC\_AHB1RSTR\_USB1OTGHSRST))}}
\DoxyCodeLine{4770 \textcolor{preprocessor}{\#if defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{4771 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_RELEASE\_RESET()      (RCC-\/>AHB1RSTR \&= \string~ (RCC\_AHB1RSTR\_USB2OTGHSRST))}}
\DoxyCodeLine{4772 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USB2\_OTG\_FS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4773 }
\DoxyCodeLine{4776 \textcolor{preprocessor}{\#if (STM32H7\_DEV\_ID == 0x450UL)}}
\DoxyCodeLine{4777 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()             (RCC-\/>AHB2RSTR = 0x00000271U)  }\textcolor{comment}{/* Resets DCMI, CRYPT, HASH, RNG and SDMMC2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4778 \textcolor{preprocessor}{\#elif  (STM32H7\_DEV\_ID == 0x480UL)}}
\DoxyCodeLine{4779 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()             (RCC-\/>AHB2RSTR = 0x00000A75U)  }\textcolor{comment}{/* Resets DCMI\_PSSI, HSEM, CRYPT, HASH, RNG, SDMMC2 and BDMA1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4780 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4781 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()             (RCC-\/>AHB2RSTR = 0x00030271U)  }\textcolor{comment}{/* Resets DCMI\_PSSI, CRYPT, HASH, RNG, SDMMC2, FMAC and CORDIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4782 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7\_DEV\_ID == 0x450UL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4783 \textcolor{preprocessor}{\#if defined(DCMI) \&\& defined(PSSI)}}
\DoxyCodeLine{4784 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_PSSI\_FORCE\_RESET()        (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_DCMI\_PSSIRST))}}
\DoxyCodeLine{4785 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()             \_\_HAL\_RCC\_DCMI\_PSSI\_FORCE\_RESET()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4786 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4787 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()             (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{4788 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI \&\& PSSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4789 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{4790 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_FORCE\_RESET()             (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{4791 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4792 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{4793 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_FORCE\_RESET()             (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{4794 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4795 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_FORCE\_RESET()              (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{4796 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_FORCE\_RESET()           (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_SDMMC2RST))}}
\DoxyCodeLine{4797 \textcolor{preprocessor}{\#if defined(FMAC)}}
\DoxyCodeLine{4798 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_FORCE\_RESET()             (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_FMACRST))}}
\DoxyCodeLine{4799 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*FMAC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4800 \textcolor{preprocessor}{\#if defined(CORDIC)}}
\DoxyCodeLine{4801 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_FORCE\_RESET()           (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_CORDICRST))}}
\DoxyCodeLine{4802 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*CORDIC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4803 \textcolor{preprocessor}{\#if defined(RCC\_AHB2RSTR\_HSEMRST)}}
\DoxyCodeLine{4804 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_FORCE\_RESET()             (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_HSEMRST))}}
\DoxyCodeLine{4805 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4806 \textcolor{preprocessor}{\#if defined(BDMA1)}}
\DoxyCodeLine{4807 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA1\_FORCE\_RESET()           (RCC-\/>AHB2RSTR |= (RCC\_AHB2RSTR\_BDMA1RST))}}
\DoxyCodeLine{4808 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*BDMA1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4809 }
\DoxyCodeLine{4810 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()           (RCC-\/>AHB2RSTR = 0x00U)}}
\DoxyCodeLine{4811 \textcolor{preprocessor}{\#if defined(DCMI) \&\& defined(PSSI)}}
\DoxyCodeLine{4812 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_PSSI\_RELEASE\_RESET()        (RCC-\/>AHB2RSTR \&= \string~ (RCC\_AHB2RSTR\_DCMI\_PSSIRST))}}
\DoxyCodeLine{4813 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()             \_\_HAL\_RCC\_DCMI\_PSSI\_RELEASE\_RESET()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4814 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4815 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()             (RCC-\/>AHB2RSTR \&= \string~ (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{4816 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI \&\& PSSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4817 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{4818 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET()             (RCC-\/>AHB2RSTR \&= \string~ (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{4819 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4820 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{4821 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_RELEASE\_RESET()             (RCC-\/>AHB2RSTR \&= \string~ (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{4822 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4823 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()              (RCC-\/>AHB2RSTR \&= \string~ (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{4824 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_RELEASE\_RESET()           (RCC-\/>AHB2RSTR \&= \string~ (RCC\_AHB2RSTR\_SDMMC2RST))}}
\DoxyCodeLine{4825 \textcolor{preprocessor}{\#if defined(FMAC)}}
\DoxyCodeLine{4826 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_RELEASE\_RESET()             (RCC-\/>AHB2RSTR \&= \string~ (RCC\_AHB2RSTR\_FMACRST))}}
\DoxyCodeLine{4827 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*FMAC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4828 \textcolor{preprocessor}{\#if defined(CORDIC)}}
\DoxyCodeLine{4829 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_RELEASE\_RESET()           (RCC-\/>AHB2RSTR \&= \string~ (RCC\_AHB2RSTR\_CORDICRST))}}
\DoxyCodeLine{4830 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*CORDIC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4831 \textcolor{preprocessor}{\#if defined(RCC\_AHB2RSTR\_HSEMRST)}}
\DoxyCodeLine{4832 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_RELEASE\_RESET()             (RCC-\/>AHB2RSTR \&= \string~ (RCC\_AHB2RSTR\_HSEMRST))}}
\DoxyCodeLine{4833 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4834 \textcolor{preprocessor}{\#if defined(BDMA1)}}
\DoxyCodeLine{4835 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA1\_RELEASE\_RESET()           (RCC-\/>AHB2RSTR \&= \string~ (RCC\_AHB2RSTR\_BDMA1RST))}}
\DoxyCodeLine{4836 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*BDMA1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4837 }
\DoxyCodeLine{4838 }
\DoxyCodeLine{4842 \textcolor{preprocessor}{\#if (STM32H7\_DEV\_ID == 0x450UL)}}
\DoxyCodeLine{4843 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB4\_FORCE\_RESET()            (RCC-\/>AHB4RSTR = 0x032807FFU)  }\textcolor{comment}{/* Resets GPIOA..GPIOK, CRC, BDMA, ADC3 and HSEM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4844 \textcolor{preprocessor}{\#elif  (STM32H7\_DEV\_ID == 0x480UL)}}
\DoxyCodeLine{4845 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB4\_FORCE\_RESET()            (RCC-\/>AHB4RSTR = 0x002007FFU)  }\textcolor{comment}{/* Resets GPIOA..GPIOK and BDMA2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4846 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4847 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB4\_FORCE\_RESET()            (RCC-\/>AHB4RSTR = 0x032806FFU)  }\textcolor{comment}{/* Resets GPIOA..GPIOH, GPIOJ, GPIOK, CRC, BDMA, ADC3 and HSEM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4848 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7\_DEV\_ID == 0x450UL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4849 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_GPIOARST)}}
\DoxyCodeLine{4850 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_GPIOBRST)}}
\DoxyCodeLine{4851 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_GPIOCRST)}}
\DoxyCodeLine{4852 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_GPIODRST)}}
\DoxyCodeLine{4853 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_GPIOERST)}}
\DoxyCodeLine{4854 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_GPIOFRST)}}
\DoxyCodeLine{4855 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_GPIOGRST)}}
\DoxyCodeLine{4856 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_GPIOHRST)}}
\DoxyCodeLine{4857 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{4858 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_GPIOIRST)}}
\DoxyCodeLine{4859 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4860 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_GPIOJRST)}}
\DoxyCodeLine{4861 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_GPIOKRST)}}
\DoxyCodeLine{4862 \textcolor{preprocessor}{\#if defined(RCC\_AHB4RSTR\_CRCRST)}}
\DoxyCodeLine{4863 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_FORCE\_RESET()             (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_CRCRST)}}
\DoxyCodeLine{4864 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4865 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{4866 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_FORCE\_RESET()           (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_BDMA2RST)}}
\DoxyCodeLine{4867 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_FORCE\_RESET()            \_\_HAL\_RCC\_BDMA2\_FORCE\_RESET()         }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4868 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4869 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_FORCE\_RESET()            (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_BDMARST)}}
\DoxyCodeLine{4870 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*BDMA2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4871 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{4872 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_FORCE\_RESET()            (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_ADC3RST)}}
\DoxyCodeLine{4873 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*ADC3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4874 \textcolor{preprocessor}{\#if defined(RCC\_AHB4RSTR\_HSEMRST)}}
\DoxyCodeLine{4875 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_FORCE\_RESET()            (RCC-\/>AHB4RSTR) |= (RCC\_AHB4RSTR\_HSEMRST)}}
\DoxyCodeLine{4876 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4877 }
\DoxyCodeLine{4878 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB4\_RELEASE\_RESET()          (RCC-\/>AHB4RSTR = 0x00U)}}
\DoxyCodeLine{4879 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET()           (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_GPIOARST)}}
\DoxyCodeLine{4880 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET()           (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_GPIOBRST)}}
\DoxyCodeLine{4881 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET()           (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_GPIOCRST)}}
\DoxyCodeLine{4882 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()           (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_GPIODRST)}}
\DoxyCodeLine{4883 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()           (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_GPIOERST)}}
\DoxyCodeLine{4884 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()           (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_GPIOFRST)}}
\DoxyCodeLine{4885 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()           (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_GPIOGRST)}}
\DoxyCodeLine{4886 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET()           (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_GPIOHRST)}}
\DoxyCodeLine{4887 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{4888 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET()           (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_GPIOIRST)}}
\DoxyCodeLine{4889 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4890 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_RELEASE\_RESET()           (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_GPIOJRST)}}
\DoxyCodeLine{4891 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_RELEASE\_RESET()           (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_GPIOKRST)}}
\DoxyCodeLine{4892 \textcolor{preprocessor}{\#if defined(RCC\_AHB4RSTR\_CRCRST)}}
\DoxyCodeLine{4893 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()             (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_CRCRST)}}
\DoxyCodeLine{4894 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4895 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{4896 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_RELEASE\_RESET()            (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_BDMA2RST)}}
\DoxyCodeLine{4897 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_RELEASE\_RESET()   \_\_HAL\_RCC\_BDMA2\_RELEASE\_RESET()      }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4898 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4899 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_RELEASE\_RESET()            (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_BDMARST)}}
\DoxyCodeLine{4900 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*BDMA2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4901 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{4902 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_RELEASE\_RESET()            (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_ADC3RST)}}
\DoxyCodeLine{4903 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*ADC3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4904 \textcolor{preprocessor}{\#if defined(RCC\_AHB4RSTR\_HSEMRST)}}
\DoxyCodeLine{4905 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSEM\_RELEASE\_RESET()            (RCC-\/>AHB4RSTR) \&= \string~ (RCC\_AHB4RSTR\_HSEMRST)}}
\DoxyCodeLine{4906 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{4907 }
\DoxyCodeLine{4910 \textcolor{preprocessor}{\#if (STM32H7\_DEV\_ID == 0x450UL)}}
\DoxyCodeLine{4911 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB3\_FORCE\_RESET()           (RCC-\/>APB3RSTR = 0x00000018U) }\textcolor{comment}{/* Rests LTDC and DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4912 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4913 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB3\_FORCE\_RESET()           (RCC-\/>APB3RSTR = 0x00000008U) }\textcolor{comment}{/* Rests LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4914 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7\_DEV\_ID == 0x450UL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4915 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{4916 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_FORCE\_RESET()           (RCC-\/>APB3RSTR) |= (RCC\_APB3RSTR\_LTDCRST)}}
\DoxyCodeLine{4917 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4918 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{4919 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_FORCE\_RESET()            (RCC-\/>APB3RSTR) |= (RCC\_APB3RSTR\_DSIRST)}}
\DoxyCodeLine{4920 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4921 }
\DoxyCodeLine{4922 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB3\_RELEASE\_RESET()         (RCC-\/>APB3RSTR = 0x00U)}}
\DoxyCodeLine{4923 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{4924 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_RELEASE\_RESET()           (RCC-\/>APB3RSTR) \&= \string~ (RCC\_APB3RSTR\_LTDCRST)}}
\DoxyCodeLine{4925 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4926 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{4927 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_RELEASE\_RESET()            (RCC-\/>APB3RSTR) \&= \string~ (RCC\_APB3RSTR\_DSIRST)}}
\DoxyCodeLine{4928 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{4929 }
\DoxyCodeLine{4932 \textcolor{preprocessor}{\#if (STM32H7\_DEV\_ID == 0x450UL) || (STM32H7\_DEV\_ID == 0x480UL)}}
\DoxyCodeLine{4933 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1L\_FORCE\_RESET()          (RCC-\/>APB1LRSTR = 0xE8FFC3FFU) }\textcolor{comment}{/* Resets TIM2..TIM7, TIM12..TIM14, LPTIM1, SPI2, SPI3, SPDIFRX, USART2, USART3, UART4, UART5, I2C1..I2C3, CEC, DAC1(2), UART7 and UART8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4934 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4935 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1L\_FORCE\_RESET()          (RCC-\/>APB1LRSTR = 0xEAFFC3FFU) }\textcolor{comment}{/* Resets TIM2..TIM7, TIM12..TIM14, LPTIM1, SPI2, SPI3, SPDIFRX, USART2, USART3, UART4, UART5, I2C1..I2C3, I2C5, CEC, DAC12, UART7 and UART8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4936 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7\_DEV\_ID == 0x450UL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4937 \textcolor{preprocessor}{\#if (STM32H7\_DEV\_ID == 0x450UL) || (STM32H7\_DEV\_ID == 0x480UL)}}
\DoxyCodeLine{4938 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1H\_FORCE\_RESET()          (RCC-\/>APB1HRSTR = 0x00000136U) }\textcolor{comment}{/* Resets CRS, SWP, OPAMP, MDIOS and FDCAN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4939 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4940 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1H\_FORCE\_RESET()          (RCC-\/>APB1HRSTR = 0x03000136U) }\textcolor{comment}{/* Resets CRS, SWP, OPAMP, MDIOS, FDCAN, TIM23 and TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4941 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7\_DEV\_ID == 0x450UL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4942 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_TIM2RST)}}
\DoxyCodeLine{4943 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_TIM3RST)}}
\DoxyCodeLine{4944 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_TIM4RST)}}
\DoxyCodeLine{4945 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_TIM5RST)}}
\DoxyCodeLine{4946 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_TIM6RST)}}
\DoxyCodeLine{4947 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_TIM7RST)}}
\DoxyCodeLine{4948 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()          (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_TIM12RST)}}
\DoxyCodeLine{4949 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()          (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_TIM13RST)}}
\DoxyCodeLine{4950 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()          (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_TIM14RST)}}
\DoxyCodeLine{4951 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()         (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_LPTIM1RST)}}
\DoxyCodeLine{4952 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_SPI2RST)}}
\DoxyCodeLine{4953 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_SPI3RST)}}
\DoxyCodeLine{4954 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_FORCE\_RESET()        (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_SPDIFRXRST)}}
\DoxyCodeLine{4955 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_FORCE\_RESET()         (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_USART2RST)}}
\DoxyCodeLine{4956 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_FORCE\_RESET()         (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_USART3RST)}}
\DoxyCodeLine{4957 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_FORCE\_RESET()          (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_UART4RST)}}
\DoxyCodeLine{4958 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_FORCE\_RESET()          (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_UART5RST)}}
\DoxyCodeLine{4959 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_I2C1RST)}}
\DoxyCodeLine{4960 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_I2C2RST)}}
\DoxyCodeLine{4961 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_I2C3RST)}}
\DoxyCodeLine{4962 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{4963 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C5\_FORCE\_RESET()           (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_I2C5RST)}}
\DoxyCodeLine{4964 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4965 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_FORCE\_RESET()            (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_CECRST)}}
\DoxyCodeLine{4966 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC12\_FORCE\_RESET()          (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_DAC12RST)}}
\DoxyCodeLine{4967 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_FORCE\_RESET()          (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_UART7RST)}}
\DoxyCodeLine{4968 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_FORCE\_RESET()          (RCC-\/>APB1LRSTR) |= (RCC\_APB1LRSTR\_UART8RST)}}
\DoxyCodeLine{4969 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_FORCE\_RESET()            (RCC-\/>APB1HRSTR) |= (RCC\_APB1HRSTR\_CRSRST)}}
\DoxyCodeLine{4970 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_FORCE\_RESET()          (RCC-\/>APB1HRSTR) |= (RCC\_APB1HRSTR\_SWPMIRST)}}
\DoxyCodeLine{4971 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_FORCE\_RESET()          (RCC-\/>APB1HRSTR) |= (RCC\_APB1HRSTR\_OPAMPRST)}}
\DoxyCodeLine{4972 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIOS\_FORCE\_RESET()          (RCC-\/>APB1HRSTR) |= (RCC\_APB1HRSTR\_MDIOSRST)}}
\DoxyCodeLine{4973 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_FORCE\_RESET()          (RCC-\/>APB1HRSTR) |= (RCC\_APB1HRSTR\_FDCANRST)}}
\DoxyCodeLine{4974 \textcolor{preprocessor}{\#if defined(TIM23)}}
\DoxyCodeLine{4975 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM23\_FORCE\_RESET()          (RCC-\/>APB1HRSTR) |= (RCC\_APB1HRSTR\_TIM23RST)}}
\DoxyCodeLine{4976 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM23 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4977 \textcolor{preprocessor}{\#if defined(TIM24)}}
\DoxyCodeLine{4978 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM24\_FORCE\_RESET()          (RCC-\/>APB1HRSTR) |= (RCC\_APB1HRSTR\_TIM24RST)}}
\DoxyCodeLine{4979 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4980 }
\DoxyCodeLine{4981 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1L\_RELEASE\_RESET()       (RCC-\/>APB1LRSTR = 0x00U)}}
\DoxyCodeLine{4982 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB1H\_RELEASE\_RESET()       (RCC-\/>APB1HRSTR = 0x00U)}}
\DoxyCodeLine{4983 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_TIM2RST)}}
\DoxyCodeLine{4984 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_TIM3RST)}}
\DoxyCodeLine{4985 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_TIM4RST)}}
\DoxyCodeLine{4986 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_TIM5RST)}}
\DoxyCodeLine{4987 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_TIM6RST)}}
\DoxyCodeLine{4988 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_TIM7RST)}}
\DoxyCodeLine{4989 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()          (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_TIM12RST)}}
\DoxyCodeLine{4990 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()          (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_TIM13RST)}}
\DoxyCodeLine{4991 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()          (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_TIM14RST)}}
\DoxyCodeLine{4992 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()         (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_LPTIM1RST)}}
\DoxyCodeLine{4993 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_SPI2RST)}}
\DoxyCodeLine{4994 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_SPI3RST)}}
\DoxyCodeLine{4995 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_RELEASE\_RESET()        (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_SPDIFRXRST)}}
\DoxyCodeLine{4996 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_RELEASE\_RESET()         (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_USART2RST)}}
\DoxyCodeLine{4997 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()         (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_USART3RST)}}
\DoxyCodeLine{4998 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()          (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_UART4RST)}}
\DoxyCodeLine{4999 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()          (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_UART5RST)}}
\DoxyCodeLine{5000 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_I2C1RST)}}
\DoxyCodeLine{5001 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_I2C2RST)}}
\DoxyCodeLine{5002 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_I2C3RST)}}
\DoxyCodeLine{5003 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{5004 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C5\_RELEASE\_RESET()           (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_I2C5RST)}}
\DoxyCodeLine{5005 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5006 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_RELEASE\_RESET()            (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_CECRST)}}
\DoxyCodeLine{5007 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC12\_RELEASE\_RESET()          (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_DAC12RST)}}
\DoxyCodeLine{5008 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_RELEASE\_RESET()          (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_UART7RST)}}
\DoxyCodeLine{5009 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_RELEASE\_RESET()          (RCC-\/>APB1LRSTR) \&= \string~ (RCC\_APB1LRSTR\_UART8RST)}}
\DoxyCodeLine{5010 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_RELEASE\_RESET()            (RCC-\/>APB1HRSTR) \&= \string~ (RCC\_APB1HRSTR\_CRSRST)}}
\DoxyCodeLine{5011 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_RELEASE\_RESET()          (RCC-\/>APB1HRSTR) \&= \string~ (RCC\_APB1HRSTR\_SWPMIRST)}}
\DoxyCodeLine{5012 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_RELEASE\_RESET()          (RCC-\/>APB1HRSTR) \&= \string~ (RCC\_APB1HRSTR\_OPAMPRST)}}
\DoxyCodeLine{5013 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIOS\_RELEASE\_RESET()          (RCC-\/>APB1HRSTR) \&= \string~ (RCC\_APB1HRSTR\_MDIOSRST)}}
\DoxyCodeLine{5014 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_RELEASE\_RESET()          (RCC-\/>APB1HRSTR) \&= \string~ (RCC\_APB1HRSTR\_FDCANRST)}}
\DoxyCodeLine{5015 \textcolor{preprocessor}{\#if defined(TIM23)}}
\DoxyCodeLine{5016 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM23\_RELEASE\_RESET()          (RCC-\/>APB1HRSTR) \&= \string~ (RCC\_APB1HRSTR\_TIM23RST)}}
\DoxyCodeLine{5017 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM23 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5018 \textcolor{preprocessor}{\#if defined(TIM24)}}
\DoxyCodeLine{5019 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM24\_RELEASE\_RESET()          (RCC-\/>APB1HRSTR) \&= \string~ (RCC\_APB1HRSTR\_TIM24RST)}}
\DoxyCodeLine{5020 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5021 }
\DoxyCodeLine{5024 \textcolor{preprocessor}{\#if (STM32H7\_DEV\_ID == 0x450UL)}}
\DoxyCodeLine{5025 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_FORCE\_RESET()            (RCC-\/>APB2RSTR = 0x31D73033U)  }\textcolor{comment}{/* Resets TIM1, TIM8, USART1, USART6, SPI1, SPI4, TIM15..TIM17, SPI5, SAI1..SAI3, DFSDM1 and HRTIM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5026 \textcolor{preprocessor}{\#elif  (STM32H7\_DEV\_ID == 0x480UL)}}
\DoxyCodeLine{5027 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_FORCE\_RESET()            (RCC-\/>APB2RSTR = 0x40D730F3U)  }\textcolor{comment}{/* Resets TIM1, TIM8, USART1, USART6, UART9, USART10, SPI1, SPI4, TIM15..TIM17, SPI5, SAI1, SAI2 and DFSDM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5028 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5029 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_FORCE\_RESET()            (RCC-\/>APB2RSTR = 0x405730F3U)  }\textcolor{comment}{/* Resets TIM1, TIM8, USART1, USART6, UART9, USART10, SPI1, SPI4, TIM15..TIM17, SPI5, SAI1 and DFSDM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5030 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7\_DEV\_ID == 0x450UL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5031 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_FORCE\_RESET()           (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{5032 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()           (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{5033 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_FORCE\_RESET()         (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{5034 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_FORCE\_RESET()         (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_USART6RST)}}
\DoxyCodeLine{5035 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{5036 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_FORCE\_RESET()         (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_UART9RST)}}
\DoxyCodeLine{5037 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5038 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{5039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART10\_FORCE\_RESET()         (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_USART10RST)}}
\DoxyCodeLine{5040 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5041 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_FORCE\_RESET()           (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{5042 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()           (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_SPI4RST)}}
\DoxyCodeLine{5043 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_FORCE\_RESET()          (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{5044 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_FORCE\_RESET()          (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{5045 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_FORCE\_RESET()          (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{5046 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()           (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_SPI5RST)}}
\DoxyCodeLine{5047 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()           (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{5048 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{5049 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_FORCE\_RESET()           (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_SAI2RST)}}
\DoxyCodeLine{5050 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5051 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{5052 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI3\_FORCE\_RESET()           (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_SAI3RST)}}
\DoxyCodeLine{5053 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5054 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_FORCE\_RESET()         (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_DFSDM1RST)}}
\DoxyCodeLine{5055 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{5056 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_FORCE\_RESET()         (RCC-\/>APB2RSTR) |= (RCC\_APB2RSTR\_HRTIMRST)}}
\DoxyCodeLine{5057 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5058 }
\DoxyCodeLine{5059 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()         (RCC-\/>APB2RSTR = 0x00U)}}
\DoxyCodeLine{5060 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET()           (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{5061 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()           (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{5062 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_RELEASE\_RESET()         (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{5063 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_RELEASE\_RESET()         (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_USART6RST)}}
\DoxyCodeLine{5064 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{5065 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_RELEASE\_RESET()         (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_UART9RST)}}
\DoxyCodeLine{5066 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5067 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{5068 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART10\_RELEASE\_RESET()         (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_USART10RST)}}
\DoxyCodeLine{5069 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5070 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET()           (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{5071 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()           (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_SPI4RST)}}
\DoxyCodeLine{5072 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_RELEASE\_RESET()          (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{5073 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_RELEASE\_RESET()          (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{5074 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_RELEASE\_RESET()          (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{5075 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()           (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_SPI5RST)}}
\DoxyCodeLine{5076 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()           (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{5077 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{5078 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_RELEASE\_RESET()           (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_SAI2RST)}}
\DoxyCodeLine{5079 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5080 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{5081 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI3\_RELEASE\_RESET()           (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_SAI3RST)}}
\DoxyCodeLine{5082 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5083 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_RELEASE\_RESET()         (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_DFSDM1RST)}}
\DoxyCodeLine{5084 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{5085 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_RELEASE\_RESET()         (RCC-\/>APB2RSTR) \&= \string~ (RCC\_APB2RSTR\_HRTIMRST)}}
\DoxyCodeLine{5086 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5087 }
\DoxyCodeLine{5091 \textcolor{preprocessor}{\#if (STM32H7\_DEV\_ID == 0x450UL)}}
\DoxyCodeLine{5092 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB4\_FORCE\_RESET()            (RCC-\/>APB4RSTR = 0x0020DEAAU)  }\textcolor{comment}{/* Resets SYSCFG, LPUART1, SPI6, I2C4, LPTIM2..LPTIM5, COMP12, VREF and SAI4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5093 \textcolor{preprocessor}{\#elif  (STM32H7\_DEV\_ID == 0x480UL)}}
\DoxyCodeLine{5094 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB4\_FORCE\_RESET()            (RCC-\/>APB4RSTR = 0x0C00E6AAU)  }\textcolor{comment}{/* Resets SYSCFG, LPUART1, SPI6, I2C4, LPTIM2, LPTIM3, DAC2, COMP12, VREF, DTS and DFSDM2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5095 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5096 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB4\_FORCE\_RESET()            (RCC-\/>APB4RSTR = 0x0420DEAAU)  }\textcolor{comment}{/* Resets SYSCFG, LPUART1, SPI6, I2C4, LPTIM2..LPTIM5, COMP12, VREF, SAI4 and DTS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5097 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7\_DEV\_ID == 0x450UL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5098 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET()           (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_SYSCFGRST)}}
\DoxyCodeLine{5099 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_FORCE\_RESET()          (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_LPUART1RST)}}
\DoxyCodeLine{5100 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_FORCE\_RESET()             (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_SPI6RST)}}
\DoxyCodeLine{5101 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_FORCE\_RESET()             (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_I2C4RST)}}
\DoxyCodeLine{5102 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_FORCE\_RESET()           (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_LPTIM2RST)}}
\DoxyCodeLine{5103 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_FORCE\_RESET()           (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_LPTIM3RST)}}
\DoxyCodeLine{5104 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{5105 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_FORCE\_RESET()           (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_LPTIM4RST)}}
\DoxyCodeLine{5106 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5107 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{5108 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_FORCE\_RESET()           (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_LPTIM5RST)}}
\DoxyCodeLine{5109 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5110 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{5111 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_FORCE\_RESET()             (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_DAC2RST)}}
\DoxyCodeLine{5112 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5113 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_FORCE\_RESET()           (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_COMP12RST)}}
\DoxyCodeLine{5114 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_FORCE\_RESET()             (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_VREFRST)}}
\DoxyCodeLine{5115 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{5116 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_FORCE\_RESET()             (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_SAI4RST)}}
\DoxyCodeLine{5117 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5118 \textcolor{preprocessor}{\#if defined(DTS)}}
\DoxyCodeLine{5119 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_FORCE\_RESET()              (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_DTSRST)}}
\DoxyCodeLine{5120 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5121 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{5122 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_FORCE\_RESET()           (RCC-\/>APB4RSTR) |= (RCC\_APB4RSTR\_DFSDM2RST)}}
\DoxyCodeLine{5123 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5124 }
\DoxyCodeLine{5125 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_APB4\_RELEASE\_RESET()           (RCC-\/>APB4RSTR = 0x00U)}}
\DoxyCodeLine{5126 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET()           (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_SYSCFGRST)}}
\DoxyCodeLine{5127 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_RELEASE\_RESET()          (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_LPUART1RST)}}
\DoxyCodeLine{5128 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_RELEASE\_RESET()             (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_SPI6RST)}}
\DoxyCodeLine{5129 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_RELEASE\_RESET()             (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_I2C4RST)}}
\DoxyCodeLine{5130 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_RELEASE\_RESET()           (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_LPTIM2RST)}}
\DoxyCodeLine{5131 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_RELEASE\_RESET()           (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_LPTIM3RST)}}
\DoxyCodeLine{5132 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{5133 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_RELEASE\_RESET()           (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_LPTIM4RST)}}
\DoxyCodeLine{5134 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5135 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{5136 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_RELEASE\_RESET()           (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_LPTIM5RST)}}
\DoxyCodeLine{5137 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5138 \textcolor{preprocessor}{\#if defined(RCC\_APB4RSTR\_DAC2RST)}}
\DoxyCodeLine{5139 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_RELEASE\_RESET()             (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_DAC2RST)}}
\DoxyCodeLine{5140 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5141 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_RELEASE\_RESET()           (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_COMP12RST)}}
\DoxyCodeLine{5142 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_RELEASE\_RESET()             (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_VREFRST)}}
\DoxyCodeLine{5143 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{5144 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_RELEASE\_RESET()             (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_SAI4RST)}}
\DoxyCodeLine{5145 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5146 \textcolor{preprocessor}{\#if defined(DTS)}}
\DoxyCodeLine{5147 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_RELEASE\_RESET()              (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_DTSRST)}}
\DoxyCodeLine{5148 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5149 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{5150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_RELEASE\_RESET()           (RCC-\/>APB4RSTR) \&= \string~ (RCC\_APB4RSTR\_DFSDM2RST)}}
\DoxyCodeLine{5151 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5152 }
\DoxyCodeLine{5161 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_CLK\_SLEEP\_ENABLE()            (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{5162 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{5163 \textcolor{preprocessor}{\#if defined(JPEG)}}
\DoxyCodeLine{5164 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPGDEC\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{5165 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* JPEG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5166 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{5167 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()             (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{5168 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{5169 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()            (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{5170 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5171 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{5172 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{5173 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_OSPI1LPEN))}}
\DoxyCodeLine{5174 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5175 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{5176 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_OSPI2LPEN))}}
\DoxyCodeLine{5177 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5178 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{5179 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_IOMNGR\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_IOMNGRLPEN))}}
\DoxyCodeLine{5180 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5181 \textcolor{preprocessor}{\#if defined(OTFDEC1)}}
\DoxyCodeLine{5182 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC1\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_OTFDEC1LPEN))}}
\DoxyCodeLine{5183 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5184 \textcolor{preprocessor}{\#if defined(OTFDEC2)}}
\DoxyCodeLine{5185 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC2\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_OTFDEC2LPEN))}}
\DoxyCodeLine{5186 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5187 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{5188 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_GFXMMULPEN))}}
\DoxyCodeLine{5189 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5190 \textcolor{preprocessor}{\#if defined(CD\_AXISRAM2\_BASE)}}
\DoxyCodeLine{5191 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM2\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_AXISRAM2LPEN))}}
\DoxyCodeLine{5192 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5193 \textcolor{preprocessor}{\#if defined(CD\_AXISRAM3\_BASE)}}
\DoxyCodeLine{5194 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM3\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_AXISRAM3LPEN))}}
\DoxyCodeLine{5195 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5196 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM1\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{5197 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM2\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{5198 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ITCM\_CLK\_SLEEP\_ENABLE()            (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{5199 \textcolor{preprocessor}{\#if defined(RCC\_AHB3LPENR\_AXISRAMLPEN)}}
\DoxyCodeLine{5200 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_ENABLE()         (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{5201 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM\_CLK\_SLEEP\_ENABLE           \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{5202 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5203 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM1\_CLK\_SLEEP\_ENABLE()        (RCC-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_AXISRAM1LPEN))}}
\DoxyCodeLine{5204 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_ENABLE           \_\_HAL\_RCC\_AXISRAM1\_CLK\_SLEEP\_ENABLE  }\textcolor{comment}{/* For backward compatibility */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5205 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB3LPENR\_AXISRAMLPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5206 }
\DoxyCodeLine{5207 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_CLK\_SLEEP\_DISABLE()            (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{5208 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{5209 \textcolor{preprocessor}{\#if defined(JPEG)}}
\DoxyCodeLine{5210 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPGDEC\_CLK\_SLEEP\_DISABLE()          (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{5211 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* JPEG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5212 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{5213 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE()             (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{5214 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{5215 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()            (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{5216 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5217 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE()          (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{5218 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{5219 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_OSPI1LPEN))}}
\DoxyCodeLine{5220 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5221 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{5222 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_OSPI2LPEN))}}
\DoxyCodeLine{5223 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5224 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{5225 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_IOMNGR\_CLK\_SLEEP\_DISABLE()          (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_IOMNGRLPEN))}}
\DoxyCodeLine{5226 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5227 \textcolor{preprocessor}{\#if defined(OTFDEC1)}}
\DoxyCodeLine{5228 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC1\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_OTFDEC1LPEN))}}
\DoxyCodeLine{5229 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5230 \textcolor{preprocessor}{\#if defined(OTFDEC2)}}
\DoxyCodeLine{5231 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC2\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_OTFDEC2LPEN))}}
\DoxyCodeLine{5232 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5233 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{5234 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_GFXMMULPEN))}}
\DoxyCodeLine{5235 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5236 \textcolor{preprocessor}{\#if defined(CD\_AXISRAM2\_BASE)}}
\DoxyCodeLine{5237 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM2\_CLK\_SLEEP\_DISABLE()         (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_AXISRAM2LPEN))}}
\DoxyCodeLine{5238 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5239 \textcolor{preprocessor}{\#if defined(CD\_AXISRAM3\_BASE)}}
\DoxyCodeLine{5240 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM3\_CLK\_SLEEP\_DISABLE()         (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_AXISRAM3LPEN))}}
\DoxyCodeLine{5241 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5242 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM1\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{5243 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM2\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{5244 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ITCM\_CLK\_SLEEP\_DISABLE()            (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{5245 \textcolor{preprocessor}{\#if defined(RCC\_AHB3LPENR\_AXISRAMLPEN)}}
\DoxyCodeLine{5246 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_DISABLE()         (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{5247 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM\_CLK\_SLEEP\_DISABLE           \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{5248 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5249 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM1\_CLK\_SLEEP\_DISABLE()        (RCC-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_AXISRAM1LPEN))}}
\DoxyCodeLine{5250 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_DISABLE          \_\_HAL\_RCC\_AXISRAM1\_CLK\_SLEEP\_DISABLE      }\textcolor{comment}{/* For backward compatibility */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5251 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* RCC\_AHB3LPENR\_AXISRAMLPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5252 }
\DoxyCodeLine{5260 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_IS\_CLK\_SLEEP\_ENABLED()             ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_MDMALPEN)    != 0U)}}
\DoxyCodeLine{5261 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_DMA2DLPEN)   != 0U)}}
\DoxyCodeLine{5262 \textcolor{preprocessor}{\#if defined(JPEG)}}
\DoxyCodeLine{5263 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPGDEC\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_JPGDECLPEN)  != 0U)}}
\DoxyCodeLine{5264 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* JPEG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5265 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_FLASHLPEN)   != 0U)}}
\DoxyCodeLine{5266 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_FMCLPEN)     != 0U)}}
\DoxyCodeLine{5267 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{5268 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED()             ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_QSPILPEN)    != 0U)}}
\DoxyCodeLine{5269 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5270 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_SDMMC1LPEN)  != 0U)}}
\DoxyCodeLine{5271 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{5272 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_OSPI1LPEN)    != 0U)}}
\DoxyCodeLine{5273 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5274 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{5275 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_OSPI2LPEN)    != 0U)}}
\DoxyCodeLine{5276 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5277 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{5278 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_IOMNGR\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_IOMNGRLPEN)   != 0U)}}
\DoxyCodeLine{5279 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5280 \textcolor{preprocessor}{\#if defined(OTFDEC1)}}
\DoxyCodeLine{5281 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC1\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_OTFDEC1LPEN) != 0U)}}
\DoxyCodeLine{5282 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5283 \textcolor{preprocessor}{\#if defined(OTFDEC2)}}
\DoxyCodeLine{5284 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC2\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_OTFDEC2LPEN) != 0U)}}
\DoxyCodeLine{5285 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5286 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{5287 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_GFXMMULPEN)    != 0U)}}
\DoxyCodeLine{5288 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5289 \textcolor{preprocessor}{\#if defined(CD\_AXISRAM2\_BASE)}}
\DoxyCodeLine{5290 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM2\_IS\_CLK\_SLEEP\_ENABLED()         ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_AXISRAM2LPEN)   != 0U)}}
\DoxyCodeLine{5291 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5292 \textcolor{preprocessor}{\#if defined(CD\_AXISRAM3\_BASE)}}
\DoxyCodeLine{5293 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM3\_IS\_CLK\_SLEEP\_ENABLED()         ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_AXISRAM3LPEN)   != 0U)}}
\DoxyCodeLine{5294 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5295 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM1\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_DTCM1LPEN)   != 0U)}}
\DoxyCodeLine{5296 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM2\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_DTCM2LPEN)   != 0U)}}
\DoxyCodeLine{5297 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ITCM\_IS\_CLK\_SLEEP\_ENABLED()             ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_ITCMLPEN)    != 0U)}}
\DoxyCodeLine{5298 \textcolor{preprocessor}{\#if defined(RCC\_AHB3LPENR\_AXISRAMLPEN)}}
\DoxyCodeLine{5299 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D1SRAM1\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_AXISRAMLPEN) != 0U)}}
\DoxyCodeLine{5300 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5301 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM1\_IS\_CLK\_SLEEP\_ENABLED()         ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_AXISRAM1LPEN) != 0U)}}
\DoxyCodeLine{5302 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5303 }
\DoxyCodeLine{5304 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_MDMALPEN)    == 0U)}}
\DoxyCodeLine{5305 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_DMA2DLPEN)   == 0U)}}
\DoxyCodeLine{5306 \textcolor{preprocessor}{\#if defined(JPEG)}}
\DoxyCodeLine{5307 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JPGDEC\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_JPGDECLPEN)  == 0U)}}
\DoxyCodeLine{5308 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* JPEG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5309 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_FLASHLPEN)   == 0U)}}
\DoxyCodeLine{5310 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_FMCLPEN)     == 0U)}}
\DoxyCodeLine{5311 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{5312 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_QSPILPEN)    == 0U)}}
\DoxyCodeLine{5313 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5314 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_SDMMC1LPEN)  == 0U)}}
\DoxyCodeLine{5315 \textcolor{preprocessor}{\#if defined(OCTOSPI1)}}
\DoxyCodeLine{5316 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_OSPI1LPEN)  == 0U)}}
\DoxyCodeLine{5317 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5318 \textcolor{preprocessor}{\#if defined(OCTOSPI2)}}
\DoxyCodeLine{5319 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_OSPI2LPEN)  == 0U)}}
\DoxyCodeLine{5320 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5321 \textcolor{preprocessor}{\#if defined(OCTOSPIM)}}
\DoxyCodeLine{5322 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_IOMNGR\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_IOMNGRLPEN) == 0U)}}
\DoxyCodeLine{5323 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5324 \textcolor{preprocessor}{\#if defined(OTFDEC1)}}
\DoxyCodeLine{5325 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC1\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_OTFDEC1LPEN)  == 0U)}}
\DoxyCodeLine{5326 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5327 \textcolor{preprocessor}{\#if defined(OTFDEC2)}}
\DoxyCodeLine{5328 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OTFDEC2\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_OTFDEC2LPEN)  == 0U)}}
\DoxyCodeLine{5329 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5330 \textcolor{preprocessor}{\#if defined(GFXMMU)}}
\DoxyCodeLine{5331 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_GFXMMULPEN)  == 0U)}}
\DoxyCodeLine{5332 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5333 \textcolor{preprocessor}{\#if defined(CD\_AXISRAM2\_BASE)}}
\DoxyCodeLine{5334 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM2\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_AXISRAM2LPEN)  == 0U)}}
\DoxyCodeLine{5335 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5336 \textcolor{preprocessor}{\#if defined(CD\_AXISRAM3\_BASE)}}
\DoxyCodeLine{5337 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM3\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_AXISRAM3LPEN)  == 0U)}}
\DoxyCodeLine{5338 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5339 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM1\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_DTCM1LPEN)   == 0U)}}
\DoxyCodeLine{5340 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTCM2\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_DTCM2LPEN)   == 0U)}}
\DoxyCodeLine{5341 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ITCM\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_ITCMLPEN)    == 0U)}}
\DoxyCodeLine{5342 \textcolor{preprocessor}{\#if defined(RCC\_AHB3LPENR\_AXISRAMLPEN)}}
\DoxyCodeLine{5343 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D1SRAM1\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_AXISRAMLPEN) == 0U)}}
\DoxyCodeLine{5344 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5345 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXISRAM1\_IS\_CLK\_SLEEP\_DISABLED()        ((RCC-\/>AHB3LPENR \& RCC\_AHB3LPENR\_AXISRAML1PEN) == 0U)}}
\DoxyCodeLine{5346 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB3LPENR\_AXISRAMLPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5347 }
\DoxyCodeLine{5355 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE()             (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{5356 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE()             (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{5357 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_CLK\_SLEEP\_ENABLE()            (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{5358 \textcolor{preprocessor}{\#if defined(RCC\_AHB1LPENR\_CRCLPEN)}}
\DoxyCodeLine{5359 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()              (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{5360 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5361 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{5362 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1MAC\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{5363 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5364 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5365 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ART\_CLK\_SLEEP\_ENABLE()              (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ARTLPEN))}}
\DoxyCodeLine{5366 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5367 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{5368 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1TX\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{5369 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1RX\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{5370 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5371 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{5372 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE() (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{5373 \textcolor{preprocessor}{\#if defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{5374 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_SLEEP\_ENABLE()      (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{5375 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_ENABLE() (RCC-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{5376 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB2\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5377 }
\DoxyCodeLine{5378 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE()             (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{5379 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE()             (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{5380 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_CLK\_SLEEP\_DISABLE()            (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{5381 \textcolor{preprocessor}{\#if defined(RCC\_AHB1LPENR\_CRCLPEN)}}
\DoxyCodeLine{5382 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()              (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{5383 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5384 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{5385 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1MAC\_CLK\_SLEEP\_DISABLE()          (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{5386 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5387 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5388 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ART\_CLK\_SLEEP\_DISABLE()              (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ARTLPEN))}}
\DoxyCodeLine{5389 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5390 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{5391 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1TX\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{5392 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1RX\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{5393 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5394 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_SLEEP\_DISABLE()      (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{5395 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{5396 \textcolor{preprocessor}{\#if defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{5397 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_SLEEP\_DISABLE()      (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{5398 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_DISABLE() (RCC-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{5399 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB2\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5400 }
\DoxyCodeLine{5408 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DMA1LPEN))          != 0U)}}
\DoxyCodeLine{5409 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DMA2LPEN))          != 0U)}}
\DoxyCodeLine{5410 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_IS\_CLK\_SLEEP\_ENABLED()             ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ADC12LPEN))         != 0U)}}
\DoxyCodeLine{5411 \textcolor{preprocessor}{\#if defined(RCC\_AHB1LPENR\_CRCLPEN)}}
\DoxyCodeLine{5412 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()                ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_CRCLPEN))         != 0U)}}
\DoxyCodeLine{5413 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5414 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{5415 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1MAC\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETH1MACLPEN))       != 0U)}}
\DoxyCodeLine{5416 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5417 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5418 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ART\_IS\_CLK\_SLEEP\_ENABLED()               ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ARTLPEN))       != 0U)}}
\DoxyCodeLine{5419 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5420 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{5421 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1TX\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETH1TXLPEN))        != 0U)}}
\DoxyCodeLine{5422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1RX\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETH1RXLPEN))        != 0U)}}
\DoxyCodeLine{5423 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5424 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_IS\_CLK\_SLEEP\_ENABLED()       ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_USB1OTGHSLPEN))     != 0U)}}
\DoxyCodeLine{5425 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN)) != 0U)}}
\DoxyCodeLine{5426 \textcolor{preprocessor}{\#if defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{5427 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_IS\_CLK\_SLEEP\_ENABLED()       ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_USB2OTGHSLPEN))     != 0U)}}
\DoxyCodeLine{5428 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED()  ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN)) != 0U)}}
\DoxyCodeLine{5429 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB2\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5430 }
\DoxyCodeLine{5431 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DMA1LPEN))          == 0U)}}
\DoxyCodeLine{5432 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_DMA2LPEN))          == 0U)}}
\DoxyCodeLine{5433 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC12\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ADC12LPEN))         == 0U)}}
\DoxyCodeLine{5434 \textcolor{preprocessor}{\#if defined(RCC\_AHB1LPENR\_CRCLPEN)}}
\DoxyCodeLine{5435 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_DISABLED()              ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_CRCLPEN))           == 0U)}}
\DoxyCodeLine{5436 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5437 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{5438 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1MAC\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETH1MACLPEN))       == 0U)}}
\DoxyCodeLine{5439 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ETH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5440 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5441 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ART\_IS\_CLK\_SLEEP\_DISABLED()              ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ARTLPEN))           == 0U)}}
\DoxyCodeLine{5442 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5443 \textcolor{preprocessor}{\#if defined(ETH)}}
\DoxyCodeLine{5444 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1TX\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETH1TXLPEN))        == 0U)}}
\DoxyCodeLine{5445 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ETH1RX\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_ETH1RXLPEN))        == 0U)}}
\DoxyCodeLine{5446 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ETH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5447 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_IS\_CLK\_SLEEP\_DISABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_USB1OTGHSLPEN))     == 0U)}}
\DoxyCodeLine{5448 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN)) == 0U)}}
\DoxyCodeLine{5449 \textcolor{preprocessor}{\#if defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{5450 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_IS\_CLK\_SLEEP\_DISABLED()      ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_USB2OTGHSLPEN))     == 0U)}}
\DoxyCodeLine{5451 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED() ((RCC-\/>AHB1LPENR \& (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN)) == 0U)}}
\DoxyCodeLine{5452 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USB2\_OTG\_FS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5453 }
\DoxyCodeLine{5454 }
\DoxyCodeLine{5462 \textcolor{preprocessor}{\#if defined(DCMI) \&\& defined(PSSI)}}
\DoxyCodeLine{5463 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_SLEEP\_ENABLE()        (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_DCMI\_PSSILPEN))}}
\DoxyCodeLine{5464 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()             \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_SLEEP\_ENABLE()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5465 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5466 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()             (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{5467 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI \&\& PSSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5468 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{5469 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE()             (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{5470 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5471 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{5472 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE()             (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{5473 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5474 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()              (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{5475 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{5476 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_DFSDMDMALPEN)}}
\DoxyCodeLine{5477 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDMDMA\_CLK\_SLEEP\_ENABLE()         (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_DFSDMDMALPEN))}}
\DoxyCodeLine{5478 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5479 \textcolor{preprocessor}{\#if defined(FMAC)}}
\DoxyCodeLine{5480 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_CLK\_SLEEP\_ENABLE()             (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_FMACLPEN))}}
\DoxyCodeLine{5481 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMAC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5482 \textcolor{preprocessor}{\#if defined(CORDIC)}}
\DoxyCodeLine{5483 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_CORDICLPEN))}}
\DoxyCodeLine{5484 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CORDIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5485 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM1LPEN)}}
\DoxyCodeLine{5486 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM1\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{5487 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5488 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM1\_CLK\_SLEEP\_ENABLE()         (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_AHBSRAM1LPEN))}}
\DoxyCodeLine{5489 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2LPENR\_D2SRAM1LPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5490 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM2LPEN)}}
\DoxyCodeLine{5491 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM2\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{5492 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5493 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM2\_CLK\_SLEEP\_ENABLE()         (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_AHBSRAM2LPEN))}}
\DoxyCodeLine{5494 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2LPENR\_D2SRAM2LPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5495 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM3LPEN)}}
\DoxyCodeLine{5496 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM3\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{5497 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5498 }
\DoxyCodeLine{5499 \textcolor{preprocessor}{\#if defined(DCMI) \&\& defined(PSSI)}}
\DoxyCodeLine{5500 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_SLEEP\_DISABLE()        (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_DCMI\_PSSILPEN))}}
\DoxyCodeLine{5501 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()             \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_SLEEP\_DISABLE()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5502 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5503 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()             (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{5504 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI \&\& PSSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5505 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{5506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE()             (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{5507 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5508 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{5509 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE()             (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{5510 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5511 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()              (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{5512 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{5513 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_DFSDMDMALPEN)}}
\DoxyCodeLine{5514 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDMDMA\_CLK\_SLEEP\_DISABLE()         (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_DFSDMDMALPEN))}}
\DoxyCodeLine{5515 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5516 \textcolor{preprocessor}{\#if defined(FMAC)}}
\DoxyCodeLine{5517 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_CLK\_SLEEP\_DISABLE()             (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_FMACLPEN))}}
\DoxyCodeLine{5518 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMAC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5519 \textcolor{preprocessor}{\#if defined(CORDIC)}}
\DoxyCodeLine{5520 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_CORDICLPEN))}}
\DoxyCodeLine{5521 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CORDIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5522 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM1LPEN)}}
\DoxyCodeLine{5523 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM1\_CLK\_SLEEP\_DISABLE()          (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{5524 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5525 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM1\_CLK\_SLEEP\_DISABLE()         (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_AHBSRAM1LPEN))}}
\DoxyCodeLine{5526 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2LPENR\_D2SRAM1LPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5527 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM2LPEN)}}
\DoxyCodeLine{5528 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM2\_CLK\_SLEEP\_DISABLE()          (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{5529 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5530 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM2\_CLK\_SLEEP\_DISABLE()          (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_AHBSRAM2LPEN))}}
\DoxyCodeLine{5531 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2LPENR\_D2SRAM2LPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5532 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM3LPEN)}}
\DoxyCodeLine{5533 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM3\_CLK\_SLEEP\_DISABLE()          (RCC-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{5534 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5535 }
\DoxyCodeLine{5543 \textcolor{preprocessor}{\#if defined(DCMI) \&\& defined(PSSI)}}
\DoxyCodeLine{5544 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_SLEEP\_ENABLED()         ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_DCMI\_PSSILPEN))    != 0U)}}
\DoxyCodeLine{5545 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED()              \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_SLEEP\_ENABLED()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5546 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5547 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_DCMILPEN))    != 0U)}}
\DoxyCodeLine{5548 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI \&\& PSSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5549 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{5550 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_CRYPLPEN))    != 0U)}}
\DoxyCodeLine{5551 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5552 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{5553 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_HASHLPEN))    != 0U)}}
\DoxyCodeLine{5554 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5555 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED()               ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_RNGLPEN))     != 0U)}}
\DoxyCodeLine{5556 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_SDMMC2LPEN))  != 0U)}}
\DoxyCodeLine{5557 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_DFSDMDMALPEN)}}
\DoxyCodeLine{5558 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDMDMA\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_DFSDMDMALPEN)) != 0U)}}
\DoxyCodeLine{5559 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5560 \textcolor{preprocessor}{\#if defined(FMAC)}}
\DoxyCodeLine{5561 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_FMACLPEN)) != 0U)}}
\DoxyCodeLine{5562 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMAC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5563 \textcolor{preprocessor}{\#if defined(CORDIC)}}
\DoxyCodeLine{5564 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_CORDICLPEN)) != 0U)}}
\DoxyCodeLine{5565 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CORDIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5566 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM1LPEN)}}
\DoxyCodeLine{5567 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM1\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_D2SRAM1LPEN)) != 0U)}}
\DoxyCodeLine{5568 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5569 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM1\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_AHBSRAM1LPEN)) != 0U)}}
\DoxyCodeLine{5570 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2LPENR\_D2SRAM1LPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5571 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM2LPEN)}}
\DoxyCodeLine{5572 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM2\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_D2SRAM2LPEN)) != 0U)}}
\DoxyCodeLine{5573 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5574 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM2\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_AHBSRAM2LPEN)) != 0U)}}
\DoxyCodeLine{5575 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2LPENR\_D2SRAM2LPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5576 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM3LPEN)}}
\DoxyCodeLine{5577 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM3\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_D2SRAM3LPEN)) != 0U)}}
\DoxyCodeLine{5578 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2LPENR\_D2SRAM3LPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5579 }
\DoxyCodeLine{5580 \textcolor{preprocessor}{\#if defined(DCMI) \&\& defined(PSSI)}}
\DoxyCodeLine{5581 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_SLEEP\_DISABLED()        ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_DCMI\_PSSILPEN))    == 0U)}}
\DoxyCodeLine{5582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_DISABLED()             \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_SLEEP\_DISABLED()  }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5583 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5584 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_DCMILPEN))    == 0U)}}
\DoxyCodeLine{5585 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DCMI \&\& PSSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5586 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{5587 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRYP\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_CRYPLPEN))    == 0U)}}
\DoxyCodeLine{5588 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5589 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{5590 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HASH\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_HASHLPEN))    == 0U)}}
\DoxyCodeLine{5591 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5592 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED()              ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_RNGLPEN))     == 0U)}}
\DoxyCodeLine{5593 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_DFSDMDMALPEN)}}
\DoxyCodeLine{5594 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDMDMA\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_DFSDMDMALPEN)) == 0U)}}
\DoxyCodeLine{5595 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_SDMMC2LPEN))  == 0U)}}
\DoxyCodeLine{5597 \textcolor{preprocessor}{\#if defined(FMAC)}}
\DoxyCodeLine{5598 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMAC\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_FMACLPEN))  == 0U)}}
\DoxyCodeLine{5599 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* FMAC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5600 \textcolor{preprocessor}{\#if defined(CORDIC)}}
\DoxyCodeLine{5601 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_CORDICLPEN))  == 0U)}}
\DoxyCodeLine{5602 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CORDIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5603 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM1LPEN)}}
\DoxyCodeLine{5604 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM1\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_D2SRAM1LPEN)) == 0U)}}
\DoxyCodeLine{5605 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5606 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM1\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_AHBSRAM1LPEN)) == 0U)}}
\DoxyCodeLine{5607 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2LPENR\_D2SRAM1LPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5608 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM2LPEN)}}
\DoxyCodeLine{5609 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM2\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_D2SRAM2LPEN)) == 0U)}}
\DoxyCodeLine{5610 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5611 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHBSRAM2\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_AHBSRAM2LPEN)) == 0U)}}
\DoxyCodeLine{5612 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2LPENR\_D2SRAM2LPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5613 \textcolor{preprocessor}{\#if defined(RCC\_AHB2LPENR\_D2SRAM3LPEN)}}
\DoxyCodeLine{5614 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D2SRAM3\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>AHB2LPENR \& (RCC\_AHB2LPENR\_D2SRAM3LPEN)) == 0U)}}
\DoxyCodeLine{5615 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB2LPENR\_D2SRAM1LPEN*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5616 }
\DoxyCodeLine{5617 }
\DoxyCodeLine{5625 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{5626 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{5627 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{5628 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{5629 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{5630 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{5631 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{5632 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{5633 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{5634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{5635 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5636 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{5637 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_ENABLE()           (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{5638 \textcolor{preprocessor}{\#if defined(RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{5639 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()             (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{5640 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5641 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{5642 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_CLK\_SLEEP\_ENABLE()            (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_BDMA2LPEN)}}
\DoxyCodeLine{5643 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_BDMA2\_CLK\_SLEEP\_ENABLE }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5644 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5645 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_CLK\_SLEEP\_ENABLE()            (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{5646 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* BDMA2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5647 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{5648 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE()            (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{5649 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5650 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_CLK\_SLEEP\_ENABLE()          (RCC-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{5651 \textcolor{preprocessor}{\#if defined(RCC\_AHB4LPENR\_SRDSRAMLPEN)}}
\DoxyCodeLine{5652 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRDSRAM\_CLK\_SLEEP\_ENABLE()         (RCC-\/>AHB4LPENR  |= (RCC\_AHB4LPENR\_SRDSRAMLPEN))}}
\DoxyCodeLine{5653 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D3SRAM1\_CLK\_SLEEP\_ENABLE  \_\_HAL\_RCC\_SRDSRAM\_CLK\_SLEEP\_ENABLE }\textcolor{comment}{/* for API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5654 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5655 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D3SRAM1\_CLK\_SLEEP\_ENABLE()         (RCC-\/>AHB4LPENR  |= (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{5656 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_AHB4LPENR\_SRDSRAMLPEN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5657 }
\DoxyCodeLine{5658 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{5659 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{5660 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{5661 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{5662 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{5663 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{5664 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{5665 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{5666 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{5667 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{5668 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5669 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{5670 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_DISABLE()           (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{5671 \textcolor{preprocessor}{\#if defined(RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{5672 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()             (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{5673 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5674 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{5675 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_CLK\_SLEEP\_DISABLE()            (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_BDMA2LPEN)}}
\DoxyCodeLine{5676 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_BDMA2\_CLK\_SLEEP\_DISABLE  }\textcolor{comment}{/* For API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5677 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5678 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_CLK\_SLEEP\_DISABLE()            (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{5679 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*BDMA2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5680 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{5681 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE()            (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{5682 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*ADC3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5683 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_CLK\_SLEEP\_DISABLE()          (RCC-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{5684 \textcolor{preprocessor}{\#if defined(RCC\_AHB4LPENR\_SRDSRAMLPEN)}}
\DoxyCodeLine{5685 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRDSRAM\_CLK\_SLEEP\_DISABLE()         (RCC-\/>AHB4LPENR  \&= \string~ (RCC\_AHB4LPENR\_SRDSRAMLPEN))}}
\DoxyCodeLine{5686 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D3SRAM1\_CLK\_SLEEP\_DISABLE  \_\_HAL\_RCC\_SRDSRAM\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{5687 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D3SRAM1\_CLK\_SLEEP\_DISABLE()         (RCC-\/>AHB4LPENR  \&= \string~ (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{5689 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5690 }
\DoxyCodeLine{5691 }
\DoxyCodeLine{5699 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOALPEN))   != 0U)}}
\DoxyCodeLine{5700 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOBLPEN))   != 0U)}}
\DoxyCodeLine{5701 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOCLPEN))   != 0U)}}
\DoxyCodeLine{5702 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIODLPEN))   != 0U)}}
\DoxyCodeLine{5703 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOELPEN))   != 0U)}}
\DoxyCodeLine{5704 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOFLPEN))   != 0U)}}
\DoxyCodeLine{5705 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOGLPEN))   != 0U)}}
\DoxyCodeLine{5706 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOHLPEN))   != 0U)}}
\DoxyCodeLine{5707 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{5708 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOILPEN))   != 0U)}}
\DoxyCodeLine{5709 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5710 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOJLPEN))   != 0U)}}
\DoxyCodeLine{5711 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOKLPEN))   != 0U)}}
\DoxyCodeLine{5712 \textcolor{preprocessor}{\#if defined(RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{5713 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_CRCLPEN))     != 0U)}}
\DoxyCodeLine{5714 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5715 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{5716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_BDMA2LPEN))    != 0U)}}
\DoxyCodeLine{5717 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_IS\_CLK\_SLEEP\_ENABLED \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_SLEEP\_ENABLED  }\textcolor{comment}{/* For API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5718 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5719 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_IS\_CLK\_SLEEP\_ENABLED()             ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_BDMALPEN))    != 0U)}}
\DoxyCodeLine{5720 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*BDMA2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5721 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{5722 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_ENABLED()             ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_ADC3LPEN))    != 0U)}}
\DoxyCodeLine{5723 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*ADC3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5724 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_BKPRAMLPEN))  != 0U)}}
\DoxyCodeLine{5725 \textcolor{preprocessor}{\#if defined(RCC\_AHB4LPENR\_SRDSRAMLPEN)}}
\DoxyCodeLine{5726 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_SRDSRAMLPEN)) != 0U)}}
\DoxyCodeLine{5727 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D3SRAM1\_IS\_CLK\_SLEEP\_ENABLED  \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_SLEEP\_ENABLED  }\textcolor{comment}{/* For API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5728 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5729 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D3SRAM1\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_D3SRAM1LPEN)) != 0U)}}
\DoxyCodeLine{5730 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5731 }
\DoxyCodeLine{5732 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOALPEN))   == 0U)}}
\DoxyCodeLine{5733 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOBLPEN))   == 0U)}}
\DoxyCodeLine{5734 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOCLPEN))   == 0U)}}
\DoxyCodeLine{5735 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIODLPEN))   == 0U)}}
\DoxyCodeLine{5736 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOELPEN))   == 0U)}}
\DoxyCodeLine{5737 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOFLPEN))   == 0U)}}
\DoxyCodeLine{5738 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOGLPEN))   == 0U)}}
\DoxyCodeLine{5739 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOHLPEN))   == 0U)}}
\DoxyCodeLine{5740 \textcolor{preprocessor}{\#if defined(GPIOI)}}
\DoxyCodeLine{5741 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOILPEN))   == 0U)}}
\DoxyCodeLine{5742 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* GPIOI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5743 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOJLPEN))   == 0U)}}
\DoxyCodeLine{5744 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_GPIOKLPEN))   == 0U)}}
\DoxyCodeLine{5745 \textcolor{preprocessor}{\#if defined(RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{5746 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_CRCLPEN))     == 0U)}}
\DoxyCodeLine{5747 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5748 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{5749 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_BDMA2LPEN))  == 0U)}}
\DoxyCodeLine{5750 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_IS\_CLK\_SLEEP\_DISABLED \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_SLEEP\_DISABLED  }\textcolor{comment}{/* For API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5751 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5752 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_BDMALPEN))    == 0U)}}
\DoxyCodeLine{5753 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*BDMA2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5754 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{5755 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_ADC3LPEN))    == 0U)}}
\DoxyCodeLine{5756 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*ADC3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5757 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_BKPRAMLPEN))  == 0U)}}
\DoxyCodeLine{5758 \textcolor{preprocessor}{\#if defined(RCC\_AHB4LPENR\_SRDSRAMLPEN)}}
\DoxyCodeLine{5759 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_SRDSRAMLPEN)) == 0U)}}
\DoxyCodeLine{5760 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D3SRAM1\_IS\_CLK\_SLEEP\_DISABLED  \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_SLEEP\_DISABLED  }\textcolor{comment}{/* For API backward compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5761 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5762 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D3SRAM1\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>AHB4LPENR \& (RCC\_AHB4LPENR\_D3SRAM1LPEN)) == 0U)}}
\DoxyCodeLine{5763 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{5764 }
\DoxyCodeLine{5765 }
\DoxyCodeLine{5773 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{5774 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB3LPENR) |= (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{5775 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5776 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{5777 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_ENABLE()            (RCC-\/>APB3LPENR) |= (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{5778 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5779 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB3LPENR) |= (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{5780 }
\DoxyCodeLine{5781 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{5782 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB3LPENR) \&= \string~ (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{5783 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5784 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{5785 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_DISABLE()            (RCC-\/>APB3LPENR) \&= \string~ (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{5786 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5787 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB3LPENR) \&= \string~ (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{5788 }
\DoxyCodeLine{5789 }
\DoxyCodeLine{5797 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{5798 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB3LPENR \& (RCC\_APB3LPENR\_LTDCLPEN))  != 0U)}}
\DoxyCodeLine{5799 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5800 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{5801 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_SLEEP\_ENABLED()             ((RCC-\/>APB3LPENR \& (RCC\_APB3LPENR\_DSILPEN))   != 0U)}}
\DoxyCodeLine{5802 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5803 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB3LPENR \& (RCC\_APB3LPENR\_WWDG1LPEN)) != 0U)}}
\DoxyCodeLine{5804 }
\DoxyCodeLine{5805 \textcolor{preprocessor}{\#if defined(LTDC)}}
\DoxyCodeLine{5806 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB3LPENR \& (RCC\_APB3LPENR\_LTDCLPEN))  == 0U)}}
\DoxyCodeLine{5807 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LTDC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5808 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{5809 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DSI\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>APB3LPENR \& (RCC\_APB3LPENR\_DSILPEN))   == 0U)}}
\DoxyCodeLine{5810 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5811 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB3LPENR \& (RCC\_APB3LPENR\_WWDG1LPEN)) == 0U)}}
\DoxyCodeLine{5812 }
\DoxyCodeLine{5813 }
\DoxyCodeLine{5821 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{5822 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{5823 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{5824 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{5825 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{5826 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{5827 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{5828 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{5829 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{5830 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()         (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{5831 }
\DoxyCodeLine{5832 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5833 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG2\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{5834 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5835 }
\DoxyCodeLine{5836 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{5837 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{5838 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_ENABLE()        (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{5839 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE()         (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{5840 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()         (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{5841 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{5842 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{5843 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{5844 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{5845 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{5846 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{5847 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C5\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_I2C5LPEN)}}
\DoxyCodeLine{5848 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5849 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_ENABLE()            (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{5850 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC12\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{5851 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{5852 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{5853 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_ENABLE()            (RCC-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{5854 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{5855 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{5856 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIOS\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{5857 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{5858 \textcolor{preprocessor}{\#if defined(TIM23)}}
\DoxyCodeLine{5859 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM23\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_TIM23LPEN)}}
\DoxyCodeLine{5860 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM23 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5861 \textcolor{preprocessor}{\#if defined(TIM24)}}
\DoxyCodeLine{5862 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM24\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_TIM24LPEN)}}
\DoxyCodeLine{5863 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5864 }
\DoxyCodeLine{5865 }
\DoxyCodeLine{5866 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{5867 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{5868 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{5869 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{5870 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{5871 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{5872 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{5873 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{5874 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{5875 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()         (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{5876 }
\DoxyCodeLine{5877 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5878 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG2\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{5879 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5880 }
\DoxyCodeLine{5881 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{5882 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{5883 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_DISABLE()        (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{5884 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE()         (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{5885 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()         (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{5886 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{5887 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{5888 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{5889 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{5890 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{5891 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{5892 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C5\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_I2C5LPEN)}}
\DoxyCodeLine{5893 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5894 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_DISABLE()            (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{5895 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC12\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{5896 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{5897 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{5898 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_DISABLE()            (RCC-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{5899 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{5900 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{5901 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIOS\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{5902 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{5903 \textcolor{preprocessor}{\#if defined(TIM23)}}
\DoxyCodeLine{5904 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM23\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_TIM23LPEN)}}
\DoxyCodeLine{5905 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM23 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5906 \textcolor{preprocessor}{\#if defined(TIM24)}}
\DoxyCodeLine{5907 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM24\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_TIM24LPEN)}}
\DoxyCodeLine{5908 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5909 }
\DoxyCodeLine{5910 }
\DoxyCodeLine{5918 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM2LPEN))    != 0U)}}
\DoxyCodeLine{5919 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM3LPEN))    != 0U)}}
\DoxyCodeLine{5920 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM4LPEN))    != 0U)}}
\DoxyCodeLine{5921 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM5LPEN))    != 0U)}}
\DoxyCodeLine{5922 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM6LPEN))    != 0U)}}
\DoxyCodeLine{5923 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM7LPEN))    != 0U)}}
\DoxyCodeLine{5924 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM12LPEN))   != 0U)}}
\DoxyCodeLine{5925 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM13LPEN))   != 0U)}}
\DoxyCodeLine{5926 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM14LPEN))   != 0U)}}
\DoxyCodeLine{5927 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_LPTIM1LPEN))  != 0U)}}
\DoxyCodeLine{5928 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5929 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG2\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_WWDG2LPEN))   != 0U)}}
\DoxyCodeLine{5930 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5931 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_SPI2LPEN))    != 0U)}}
\DoxyCodeLine{5932 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_SPI3LPEN))    != 0U)}}
\DoxyCodeLine{5933 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_SLEEP\_ENABLED()         ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_SPDIFRXLPEN)) != 0U)}}
\DoxyCodeLine{5934 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_USART2LPEN))  != 0U)}}
\DoxyCodeLine{5935 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_USART3LPEN))  != 0U)}}
\DoxyCodeLine{5936 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_UART4LPEN))   != 0U)}}
\DoxyCodeLine{5937 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_UART5LPEN))   != 0U)}}
\DoxyCodeLine{5938 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_I2C1LPEN))    != 0U)}}
\DoxyCodeLine{5939 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_I2C2LPEN))    != 0U)}}
\DoxyCodeLine{5940 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_I2C3LPEN))    != 0U)}}
\DoxyCodeLine{5941 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{5942 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C5\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_I2C5LPEN))    != 0U)}}
\DoxyCodeLine{5943 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5944 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_IS\_CLK\_SLEEP\_ENABLED()             ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_CECLPEN))     != 0U)}}
\DoxyCodeLine{5945 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC12\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_DAC12LPEN))   != 0U)}}
\DoxyCodeLine{5946 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_UART7LPEN))   != 0U)}}
\DoxyCodeLine{5947 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_UART8LPEN))   != 0U)}}
\DoxyCodeLine{5948 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_ENABLED()             ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_CRSLPEN))     != 0U)}}
\DoxyCodeLine{5949 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_SWPMILPEN))   != 0U)}}
\DoxyCodeLine{5950 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_OPAMPLPEN))   != 0U)}}
\DoxyCodeLine{5951 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIOS\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_MDIOSLPEN))   != 0U)}}
\DoxyCodeLine{5952 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_FDCANLPEN))   != 0U)}}
\DoxyCodeLine{5953 \textcolor{preprocessor}{\#if defined(TIM23)}}
\DoxyCodeLine{5954 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM23\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_TIM23LPEN))   != 0U)}}
\DoxyCodeLine{5955 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM23 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5956 \textcolor{preprocessor}{\#if defined(TIM24)}}
\DoxyCodeLine{5957 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM24\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_TIM24LPEN))   != 0U)}}
\DoxyCodeLine{5958 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5959 }
\DoxyCodeLine{5960 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM2LPEN))    == 0U)}}
\DoxyCodeLine{5961 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM3LPEN))    == 0U)}}
\DoxyCodeLine{5962 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM4LPEN))    == 0U)}}
\DoxyCodeLine{5963 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM5LPEN))    == 0U)}}
\DoxyCodeLine{5964 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM6LPEN))    == 0U)}}
\DoxyCodeLine{5965 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM7LPEN))    == 0U)}}
\DoxyCodeLine{5966 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM12LPEN))   == 0U)}}
\DoxyCodeLine{5967 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM13LPEN))   == 0U)}}
\DoxyCodeLine{5968 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_TIM14LPEN))   == 0U)}}
\DoxyCodeLine{5969 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_LPTIM1LPEN))  == 0U)}}
\DoxyCodeLine{5970 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5971 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WWDG2\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_WWDG2LPEN))   == 0U)}}
\DoxyCodeLine{5972 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5973 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_SPI2LPEN))    == 0U)}}
\DoxyCodeLine{5974 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_SPI3LPEN))    == 0U)}}
\DoxyCodeLine{5975 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_SLEEP\_DISABLED()        ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_SPDIFRXLPEN)) == 0U)}}
\DoxyCodeLine{5976 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_USART2LPEN))  == 0U)}}
\DoxyCodeLine{5977 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_USART3LPEN))  == 0U)}}
\DoxyCodeLine{5978 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_UART4LPEN))   == 0U)}}
\DoxyCodeLine{5979 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_UART5LPEN))   == 0U)}}
\DoxyCodeLine{5980 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_I2C1LPEN))    == 0U)}}
\DoxyCodeLine{5981 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_I2C2LPEN))    == 0U)}}
\DoxyCodeLine{5982 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_I2C3LPEN))    == 0U)}}
\DoxyCodeLine{5983 \textcolor{preprocessor}{\#if defined(I2C5)}}
\DoxyCodeLine{5984 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C5\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_I2C5LPEN))    == 0U)}}
\DoxyCodeLine{5985 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* I2C5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5986 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CEC\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_CECLPEN))     == 0U)}}
\DoxyCodeLine{5987 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC12\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_DAC12LPEN))   == 0U)}}
\DoxyCodeLine{5988 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_UART7LPEN))   == 0U)}}
\DoxyCodeLine{5989 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1LLPENR \& (RCC\_APB1LLPENR\_UART8LPEN))   == 0U)}}
\DoxyCodeLine{5990 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_DISABLED()            ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_CRSLPEN))     == 0U)}}
\DoxyCodeLine{5991 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_SWPMILPEN))   == 0U)}}
\DoxyCodeLine{5992 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_OPAMPLPEN))   == 0U)}}
\DoxyCodeLine{5993 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDIOS\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_MDIOSLPEN))   == 0U)}}
\DoxyCodeLine{5994 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_FDCANLPEN))   == 0U)}}
\DoxyCodeLine{5995 \textcolor{preprocessor}{\#if defined(TIM23)}}
\DoxyCodeLine{5996 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM23\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_TIM23LPEN))   == 0U)}}
\DoxyCodeLine{5997 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM23 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5998 \textcolor{preprocessor}{\#if defined(TIM24)}}
\DoxyCodeLine{5999 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM24\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB1HLPENR \& (RCC\_APB1HLPENR\_TIM24LPEN))   == 0U)}}
\DoxyCodeLine{6000 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM24 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6001 }
\DoxyCodeLine{6002 }
\DoxyCodeLine{6010 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{6011 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{6012 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE()         (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{6013 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE()         (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{6014 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{6015 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_UART9LPEN)}}
\DoxyCodeLine{6016 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6017 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{6018 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART10\_CLK\_SLEEP\_ENABLE()        (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_USART10LPEN)}}
\DoxyCodeLine{6019 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6020 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{6021 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{6022 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{6023 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{6024 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{6025 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{6026 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{6027 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{6028 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{6029 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6030 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{6031 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI3\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{6032 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6033 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_ENABLE()         (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{6034 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{6035 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_CLK\_SLEEP\_ENABLE()         (RCC-\/>APB2LPENR) |= (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{6036 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6037 }
\DoxyCodeLine{6038 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{6039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{6040 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE()         (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{6041 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE()         (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{6042 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{6043 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_UART9LPEN)}}
\DoxyCodeLine{6044 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6045 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{6046 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART10\_CLK\_SLEEP\_DISABLE()         (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_USART10LPEN)}}
\DoxyCodeLine{6047 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6048 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{6049 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{6050 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{6051 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{6052 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{6053 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{6054 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{6055 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{6056 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{6057 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6058 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{6059 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI3\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{6060 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6061 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_DISABLE()         (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{6062 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{6063 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_CLK\_SLEEP\_DISABLE()         (RCC-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{6064 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6065 }
\DoxyCodeLine{6066 }
\DoxyCodeLine{6074 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM1LPEN))   != 0U)}}
\DoxyCodeLine{6075 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM8LPEN))   != 0U)}}
\DoxyCodeLine{6076 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_USART1LPEN)) != 0U)}}
\DoxyCodeLine{6077 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_USART6LPEN)) != 0U)}}
\DoxyCodeLine{6078 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{6079 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_UART9\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_UART9LPEN)) != 0U)}}
\DoxyCodeLine{6080 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6081 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{6082 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART10\_IS\_CLK\_SLEEP\_ENABLED()         ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_USART10LPEN)) != 0U)}}
\DoxyCodeLine{6083 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6084 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI1LPEN))   != 0U)}}
\DoxyCodeLine{6085 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI4LPEN))   != 0U)}}
\DoxyCodeLine{6086 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM15LPEN))  != 0U)}}
\DoxyCodeLine{6087 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM16LPEN))  != 0U)}}
\DoxyCodeLine{6088 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM17LPEN))  != 0U)}}
\DoxyCodeLine{6089 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI5LPEN))   != 0U)}}
\DoxyCodeLine{6090 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SAI1LPEN))   != 0U)}}
\DoxyCodeLine{6091 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{6092 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SAI2LPEN))   != 0U)}}
\DoxyCodeLine{6093 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6094 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{6095 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI3\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SAI3LPEN))   != 0U)}}
\DoxyCodeLine{6096 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6097 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_DFSDM1LPEN)) != 0U)}}
\DoxyCodeLine{6098 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{6099 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_SLEEP\_ENABLED()          ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_HRTIMLPEN))  != 0U)}}
\DoxyCodeLine{6100 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6101 }
\DoxyCodeLine{6102 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM1LPEN))   == 0U)}}
\DoxyCodeLine{6103 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM8LPEN))   == 0U)}}
\DoxyCodeLine{6104 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_USART1LPEN)) == 0U)}}
\DoxyCodeLine{6105 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_USART6LPEN)) == 0U)}}
\DoxyCodeLine{6106 \textcolor{preprocessor}{\#if defined(UART9)}}
\DoxyCodeLine{6107 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART9\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_USART9LPEN)) == 0U)}}
\DoxyCodeLine{6108 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6109 \textcolor{preprocessor}{\#if defined(USART10)}}
\DoxyCodeLine{6110 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_USART10\_IS\_CLK\_SLEEP\_DISABLED()        ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_USART10LPEN)) == 0U)}}
\DoxyCodeLine{6111 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6112 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI1LPEN))   == 0U)}}
\DoxyCodeLine{6113 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI4LPEN))   == 0U)}}
\DoxyCodeLine{6114 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM15LPEN))  == 0U)}}
\DoxyCodeLine{6115 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM16LPEN))  == 0U)}}
\DoxyCodeLine{6116 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_TIM17LPEN))  == 0U)}}
\DoxyCodeLine{6117 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SPI5LPEN))   == 0U)}}
\DoxyCodeLine{6118 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SAI1LPEN))   == 0U)}}
\DoxyCodeLine{6119 \textcolor{preprocessor}{\#if defined(SAI2)}}
\DoxyCodeLine{6120 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SAI2LPEN))   == 0U)}}
\DoxyCodeLine{6121 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6122 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{6123 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI3\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_SAI3LPEN))   == 0U)}}
\DoxyCodeLine{6124 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6125 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_DFSDM1LPEN)) == 0U)}}
\DoxyCodeLine{6126 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{6127 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_SLEEP\_DISABLED()         ((RCC-\/>APB2LPENR \& (RCC\_APB2LPENR\_HRTIMLPEN))  == 0U)}}
\DoxyCodeLine{6128 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6129 }
\DoxyCodeLine{6137 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{6138 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE()          (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{6139 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_ENABLE()             (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{6140 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_ENABLE()             (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{6141 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{6142 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{6143 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{6144 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{6145 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6146 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{6147 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{6148 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6149 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{6150 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_DAC2LPEN)}}
\DoxyCodeLine{6151 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6152 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{6153 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_CLK\_SLEEP\_ENABLE()             (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{6154 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLK\_SLEEP\_ENABLE()              (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{6155 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{6156 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_CLK\_SLEEP\_ENABLE()             (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{6157 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6158 \textcolor{preprocessor}{\#if defined(DTS)}}
\DoxyCodeLine{6159 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_CLK\_SLEEP\_ENABLE()              (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_DTSLPEN)}}
\DoxyCodeLine{6160 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6161 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{6162 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CLK\_SLEEP\_ENABLE()           (RCC-\/>APB4LPENR) |= (RCC\_APB4LPENR\_DFSDM2LPEN)}}
\DoxyCodeLine{6163 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6164 }
\DoxyCodeLine{6165 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{6166 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{6167 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_DISABLE()             (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{6168 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_DISABLE()             (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{6169 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{6170 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{6171 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{6172 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{6173 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6174 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{6175 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{6176 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6177 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{6178 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_CLK\_SLEEP\_DISABLE()             (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_DAC2LPEN)}}
\DoxyCodeLine{6179 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6180 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_CLK\_SLEEP\_DISABLE()           (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{6181 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_CLK\_SLEEP\_DISABLE()             (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{6182 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLK\_SLEEP\_DISABLE()              (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{6183 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{6184 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_CLK\_SLEEP\_DISABLE()             (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{6185 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6186 \textcolor{preprocessor}{\#if defined(DTS)}}
\DoxyCodeLine{6187 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_CLK\_SLEEP\_DISABLE()              (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_DTSLPEN)}}
\DoxyCodeLine{6188 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6189 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{6190 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CLK\_SLEEP\_DISABLE()          (RCC-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_DFSDM2LPEN)}}
\DoxyCodeLine{6191 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6192 }
\DoxyCodeLine{6193 }
\DoxyCodeLine{6201 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_SYSCFGLPEN))  != 0U)}}
\DoxyCodeLine{6202 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED()           ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_LPUART1LPEN)) != 0U)}}
\DoxyCodeLine{6203 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_SPI6LPEN))    != 0U)}}
\DoxyCodeLine{6204 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_I2C4LPEN))    != 0U)}}
\DoxyCodeLine{6205 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_LPTIM2LPEN))  != 0U)}}
\DoxyCodeLine{6206 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_LPTIM3LPEN))  != 0U)}}
\DoxyCodeLine{6207 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{6208 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_LPTIM4LPEN))  != 0U)}}
\DoxyCodeLine{6209 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6210 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{6211 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_LPTIM5LPEN))  != 0U)}}
\DoxyCodeLine{6212 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6213 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{6214 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_DAC2LPEN))  != 0U)}}
\DoxyCodeLine{6215 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6216 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_COMP12LPEN))  != 0U)}}
\DoxyCodeLine{6217 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_VREFLPEN))    != 0U)}}
\DoxyCodeLine{6218 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_IS\_CLK\_SLEEP\_ENABLED()               ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_RTCAPBLPEN))  != 0U)}}
\DoxyCodeLine{6219 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{6220 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_IS\_CLK\_SLEEP\_ENABLED()              ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_SAI4LPEN))    != 0U)}}
\DoxyCodeLine{6221 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6222 \textcolor{preprocessor}{\#if defined(DTS)}}
\DoxyCodeLine{6223 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_IS\_CLK\_SLEEP\_ENABLED()               ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_DTSLPEN))    != 0U)}}
\DoxyCodeLine{6224 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6225 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{6226 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_SLEEP\_ENABLED()            ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_DFSDM2LPEN)) != 0U)}}
\DoxyCodeLine{6227 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6228 }
\DoxyCodeLine{6229 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_SYSCFGLPEN))  == 0U)}}
\DoxyCodeLine{6230 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_DISABLED()          ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_LPUART1LPEN)) == 0U)}}
\DoxyCodeLine{6231 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_SPI6LPEN))    == 0U)}}
\DoxyCodeLine{6232 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_I2C4LPEN))    == 0U)}}
\DoxyCodeLine{6233 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_LPTIM2LPEN))  == 0U)}}
\DoxyCodeLine{6234 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_LPTIM3LPEN))  == 0U)}}
\DoxyCodeLine{6235 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{6236 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_LPTIM4LPEN))  == 0U)}}
\DoxyCodeLine{6237 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6238 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{6239 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_LPTIM5LPEN))  == 0U)}}
\DoxyCodeLine{6240 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6241 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{6242 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_DAC2LPEN))  == 0U)}}
\DoxyCodeLine{6243 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6244 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_COMP12LPEN))  == 0U)}}
\DoxyCodeLine{6245 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_VREFLPEN))    == 0U)}}
\DoxyCodeLine{6246 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_IS\_CLK\_SLEEP\_DISABLED()              ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_RTCAPBLPEN))  == 0U)}}
\DoxyCodeLine{6247 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{6248 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_IS\_CLK\_SLEEP\_DISABLED()             ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_SAI4LPEN))    == 0U)}}
\DoxyCodeLine{6249 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6250 \textcolor{preprocessor}{\#if defined(DTS)}}
\DoxyCodeLine{6251 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_IS\_CLK\_SLEEP\_DISABLED()              ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_DTSLPEN))    == 0U)}}
\DoxyCodeLine{6252 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6253 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{6254 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_SLEEP\_DISABLED()           ((RCC-\/>APB4LPENR \& (RCC\_APB4LPENR\_DFSDM2LPEN)) == 0U)}}
\DoxyCodeLine{6255 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6256 }
\DoxyCodeLine{6257 }
\DoxyCodeLine{6258 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{6259 }
\DoxyCodeLine{6266 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_MDMA\_CLK\_SLEEP\_ENABLE()            (RCC\_C1-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{6267 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA2D\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{6268 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_JPGDEC\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{6269 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_FLASH\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{6270 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_FMC\_CLK\_SLEEP\_ENABLE()             (RCC\_C1-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{6271 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_QSPI\_CLK\_SLEEP\_ENABLE()            (RCC\_C1-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{6272 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SDMMC1\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{6273 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DTCM1\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{6274 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DTCM2\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{6275 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ITCM\_CLK\_SLEEP\_ENABLE()            (RCC\_C1-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{6276 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D1SRAM1\_CLK\_SLEEP\_ENABLE()         (RCC\_C1-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{6277 }
\DoxyCodeLine{6278 }
\DoxyCodeLine{6279 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_MDMA\_CLK\_SLEEP\_DISABLE()            (RCC\_C1-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{6280 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA2D\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{6281 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_JPGDEC\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{6282 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_FLASH\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{6283 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_FMC\_CLK\_SLEEP\_DISABLE()             (RCC\_C1-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{6284 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_QSPI\_CLK\_SLEEP\_DISABLE()            (RCC\_C1-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{6285 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SDMMC1\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{6286 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DTCM1\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{6287 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DTCM2\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{6288 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ITCM\_CLK\_SLEEP\_DISABLE()            (RCC\_C1-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{6289 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D1SRAM1\_CLK\_SLEEP\_DISABLE()         (RCC\_C1-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{6290 }
\DoxyCodeLine{6291 }
\DoxyCodeLine{6292 }
\DoxyCodeLine{6300 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA1\_CLK\_SLEEP\_ENABLE()             (RCC\_C1-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{6301 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA2\_CLK\_SLEEP\_ENABLE()             (RCC\_C1-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{6302 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ADC12\_CLK\_SLEEP\_ENABLE()            (RCC\_C1-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{6303 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1MAC\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{6304 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1TX\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{6305 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1RX\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{6306 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_CLK\_SLEEP\_ENABLE()      (RCC\_C1-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{6307 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE() (RCC\_C1-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{6308 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_CLK\_SLEEP\_ENABLE()      (RCC\_C1-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{6309 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_ENABLE() (RCC\_C1-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{6310 }
\DoxyCodeLine{6311 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA1\_CLK\_SLEEP\_DISABLE()             (RCC\_C1-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{6312 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DMA2\_CLK\_SLEEP\_DISABLE()             (RCC\_C1-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{6313 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ADC12\_CLK\_SLEEP\_DISABLE()            (RCC\_C1-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{6314 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1MAC\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{6315 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1TX\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{6316 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ETH1RX\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{6317 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_CLK\_SLEEP\_DISABLE()      (RCC\_C1-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{6318 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE() (RCC\_C1-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{6319 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_CLK\_SLEEP\_DISABLE()      (RCC\_C1-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{6320 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_DISABLE() (RCC\_C1-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{6321 }
\DoxyCodeLine{6329 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DCMI\_CLK\_SLEEP\_ENABLE()             (RCC\_C1-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{6330 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{6331 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRYP\_CLK\_SLEEP\_ENABLE()             (RCC\_C1-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{6332 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6333 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{6334 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_HASH\_CLK\_SLEEP\_ENABLE()             (RCC\_C1-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{6335 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6336 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_RNG\_CLK\_SLEEP\_ENABLE()              (RCC\_C1-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{6337 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SDMMC2\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{6338 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM1\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{6339 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM2\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{6340 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM3\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{6341 }
\DoxyCodeLine{6342 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DCMI\_CLK\_SLEEP\_DISABLE()             (RCC\_C1-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{6343 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{6344 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRYP\_CLK\_SLEEP\_DISABLE()             (RCC\_C1-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{6345 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6346 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{6347 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_HASH\_CLK\_SLEEP\_DISABLE()             (RCC\_C1-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{6348 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6349 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_RNG\_CLK\_SLEEP\_DISABLE()              (RCC\_C1-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{6350 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SDMMC2\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{6351 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM1\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{6352 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM2\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{6353 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D2SRAM3\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{6354 }
\DoxyCodeLine{6362 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOA\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{6363 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOB\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{6364 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOC\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{6365 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOD\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{6366 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOE\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{6367 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOF\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{6368 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOG\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{6369 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOH\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{6370 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOI\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{6371 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOJ\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{6372 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOK\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{6373 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRC\_CLK\_SLEEP\_ENABLE()             (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{6374 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_BDMA\_CLK\_SLEEP\_ENABLE()            (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{6375 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ADC3\_CLK\_SLEEP\_ENABLE()            (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{6376 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_BKPRAM\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{6377 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D3SRAM1\_CLK\_SLEEP\_ENABLE()         (RCC\_C1-\/>AHB4LPENR  |= (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{6378 }
\DoxyCodeLine{6379 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOA\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{6380 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOB\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{6381 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOC\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{6382 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOD\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{6383 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOE\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{6384 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOF\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{6385 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOG\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{6386 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOH\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{6387 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOI\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{6388 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOJ\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{6389 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GPIOK\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{6390 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRC\_CLK\_SLEEP\_DISABLE()             (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{6391 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_BDMA\_CLK\_SLEEP\_DISABLE()            (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{6392 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_ADC3\_CLK\_SLEEP\_DISABLE()            (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{6393 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_BKPRAM\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{6394 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_D3SRAM1\_CLK\_SLEEP\_DISABLE()         (RCC\_C1-\/>AHB4LPENR  \&= \string~ (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{6395 }
\DoxyCodeLine{6403 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LTDC\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB3LPENR) |= (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{6404 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DSI\_CLK\_SLEEP\_ENABLE()            (RCC\_C1-\/>APB3LPENR) |= (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{6405 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_WWDG1\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB3LPENR) |= (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{6406 }
\DoxyCodeLine{6407 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LTDC\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB3LPENR) \&= \string~ (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{6408 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DSI\_CLK\_SLEEP\_DISABLE()            (RCC\_C1-\/>APB3LPENR) \&= \string~ (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{6409 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_WWDG1\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB3LPENR) \&= \string~ (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{6410 }
\DoxyCodeLine{6418 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM2\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{6419 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM3\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{6420 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM4\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{6421 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM5\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{6422 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM6\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{6423 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM7\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{6424 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM12\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{6425 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM13\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{6426 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM14\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{6427 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM1\_CLK\_SLEEP\_ENABLE()         (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{6428 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_WWDG2\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{6429 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI2\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{6430 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI3\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{6431 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPDIFRX\_CLK\_SLEEP\_ENABLE()        (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{6432 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART2\_CLK\_SLEEP\_ENABLE()         (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{6433 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART3\_CLK\_SLEEP\_ENABLE()         (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{6434 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART4\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{6435 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART5\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{6436 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C1\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{6437 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C2\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{6438 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C3\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{6439 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CEC\_CLK\_SLEEP\_ENABLE()            (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{6440 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DAC12\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{6441 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART7\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{6442 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART8\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{6443 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRS\_CLK\_SLEEP\_ENABLE()            (RCC\_C1-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{6444 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SWPMI\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{6445 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_OPAMP\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{6446 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_MDIOS\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{6447 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_FDCAN\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{6448 }
\DoxyCodeLine{6449 }
\DoxyCodeLine{6450 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM2\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{6451 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM3\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{6452 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM4\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{6453 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM5\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{6454 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM6\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{6455 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM7\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{6456 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM12\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{6457 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM13\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{6458 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM14\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{6459 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM1\_CLK\_SLEEP\_DISABLE()         (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{6460 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_WWDG2\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{6461 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI2\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{6462 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI3\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{6463 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPDIFRX\_CLK\_SLEEP\_DISABLE()        (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{6464 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART2\_CLK\_SLEEP\_DISABLE()         (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{6465 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART3\_CLK\_SLEEP\_DISABLE()         (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{6466 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART4\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{6467 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART5\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{6468 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C1\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{6469 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C2\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{6470 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C3\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{6471 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CEC\_CLK\_SLEEP\_DISABLE()            (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{6472 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DAC12\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{6473 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART7\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{6474 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_UART8\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{6475 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CRS\_CLK\_SLEEP\_DISABLE()            (RCC\_C1-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{6476 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SWPMI\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{6477 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_OPAMP\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{6478 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_MDIOS\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{6479 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_FDCAN\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{6480 }
\DoxyCodeLine{6488 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM1\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{6489 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM8\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{6490 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART1\_CLK\_SLEEP\_ENABLE()         (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{6491 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART6\_CLK\_SLEEP\_ENABLE()         (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{6492 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI1\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{6493 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI4\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{6494 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM15\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{6495 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM16\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{6496 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM17\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{6497 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI5\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{6498 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI1\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{6499 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI2\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{6500 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI3\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{6501 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DFSDM1\_CLK\_SLEEP\_ENABLE()         (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{6502 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_HRTIM1\_CLK\_SLEEP\_ENABLE()         (RCC\_C1-\/>APB2LPENR) |= (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{6503 }
\DoxyCodeLine{6504 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM1\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{6505 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM8\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{6506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART1\_CLK\_SLEEP\_DISABLE()         (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{6507 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_USART6\_CLK\_SLEEP\_DISABLE()         (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{6508 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI1\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{6509 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI4\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{6510 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM15\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{6511 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM16\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{6512 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_TIM17\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{6513 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI5\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{6514 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI1\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{6515 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI2\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{6516 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI3\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{6517 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_DFSDM1\_CLK\_SLEEP\_DISABLE()         (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{6518 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_HRTIM1\_CLK\_SLEEP\_DISABLE()         (RCC\_C1-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{6519 }
\DoxyCodeLine{6527 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SYSCFG\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{6528 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPUART1\_CLK\_SLEEP\_ENABLE()          (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{6529 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI6\_CLK\_SLEEP\_ENABLE()             (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{6530 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C4\_CLK\_SLEEP\_ENABLE()             (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{6531 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM2\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{6532 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM3\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{6533 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM4\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{6534 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM5\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{6535 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_COMP12\_CLK\_SLEEP\_ENABLE()           (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{6536 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_VREF\_CLK\_SLEEP\_ENABLE()             (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{6537 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI4\_CLK\_SLEEP\_ENABLE()             (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{6538 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_RTC\_CLK\_SLEEP\_ENABLE()              (RCC\_C1-\/>APB4LPENR) |= (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{6539 }
\DoxyCodeLine{6540 }
\DoxyCodeLine{6541 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SYSCFG\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{6542 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPUART1\_CLK\_SLEEP\_DISABLE()          (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{6543 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SPI6\_CLK\_SLEEP\_DISABLE()             (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{6544 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_I2C4\_CLK\_SLEEP\_DISABLE()             (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{6545 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM2\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{6546 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM3\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{6547 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM4\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{6548 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_LPTIM5\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{6549 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_COMP12\_CLK\_SLEEP\_DISABLE()           (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{6550 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_VREF\_CLK\_SLEEP\_DISABLE()             (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{6551 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_SAI4\_CLK\_SLEEP\_DISABLE()             (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{6552 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_RTC\_CLK\_SLEEP\_DISABLE()              (RCC\_C1-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{6553 }
\DoxyCodeLine{6562 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_MDMA\_CLK\_SLEEP\_ENABLE()            (RCC\_C2-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{6563 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA2D\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{6564 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_JPGDEC\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{6565 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_FLASH\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{6566 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_FMC\_CLK\_SLEEP\_ENABLE()             (RCC\_C2-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{6567 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_QSPI\_CLK\_SLEEP\_ENABLE()            (RCC\_C2-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{6568 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SDMMC1\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{6569 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DTCM1\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{6570 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DTCM2\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{6571 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ITCM\_CLK\_SLEEP\_ENABLE()            (RCC\_C2-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{6572 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D1SRAM1\_CLK\_SLEEP\_ENABLE()         (RCC\_C2-\/>AHB3LPENR |= (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{6573 }
\DoxyCodeLine{6574 }
\DoxyCodeLine{6575 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_MDMA\_CLK\_SLEEP\_DISABLE()            (RCC\_C2-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{6576 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA2D\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{6577 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_JPGDEC\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{6578 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_FLASH\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{6579 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_FMC\_CLK\_SLEEP\_DISABLE()             (RCC\_C2-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{6580 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_QSPI\_CLK\_SLEEP\_DISABLE()            (RCC\_C2-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{6581 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SDMMC1\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{6582 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DTCM1\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{6583 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DTCM2\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{6584 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ITCM\_CLK\_SLEEP\_DISABLE()            (RCC\_C2-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{6585 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D1SRAM1\_CLK\_SLEEP\_DISABLE()         (RCC\_C2-\/>AHB3LPENR \&= \string~ (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{6586 }
\DoxyCodeLine{6587 }
\DoxyCodeLine{6588 }
\DoxyCodeLine{6596 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA1\_CLK\_SLEEP\_ENABLE()             (RCC\_C2-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{6597 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA2\_CLK\_SLEEP\_ENABLE()             (RCC\_C2-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{6598 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ADC12\_CLK\_SLEEP\_ENABLE()            (RCC\_C2-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{6599 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1MAC\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{6600 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1TX\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{6601 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1RX\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{6602 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_CLK\_SLEEP\_ENABLE()      (RCC\_C2-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{6603 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE() (RCC\_C2-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{6604 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_CLK\_SLEEP\_ENABLE()      (RCC\_C2-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{6605 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_ENABLE() (RCC\_C2-\/>AHB1LPENR |= (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{6606 }
\DoxyCodeLine{6607 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA1\_CLK\_SLEEP\_DISABLE()             (RCC\_C2-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{6608 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DMA2\_CLK\_SLEEP\_DISABLE()             (RCC\_C2-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{6609 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ADC12\_CLK\_SLEEP\_DISABLE()            (RCC\_C2-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{6610 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1MAC\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{6611 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1TX\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{6612 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ETH1RX\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{6613 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_CLK\_SLEEP\_DISABLE()      (RCC\_C2-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{6614 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE() (RCC\_C2-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{6615 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_CLK\_SLEEP\_DISABLE()      (RCC\_C2-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{6616 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_DISABLE() (RCC\_C2-\/>AHB1LPENR \&= \string~ (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{6617 }
\DoxyCodeLine{6625 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DCMI\_CLK\_SLEEP\_ENABLE()             (RCC\_C2-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{6626 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{6627 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRYP\_CLK\_SLEEP\_ENABLE()             (RCC\_C2-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{6628 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6629 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{6630 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_HASH\_CLK\_SLEEP\_ENABLE()             (RCC\_C2-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{6631 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6632 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_RNG\_CLK\_SLEEP\_ENABLE()              (RCC\_C2-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{6633 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SDMMC2\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{6634 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM1\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{6635 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM2\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{6636 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM3\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>AHB2LPENR |= (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{6637 }
\DoxyCodeLine{6638 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DCMI\_CLK\_SLEEP\_DISABLE()             (RCC\_C2-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{6639 \textcolor{preprocessor}{\#if defined(CRYP)}}
\DoxyCodeLine{6640 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRYP\_CLK\_SLEEP\_DISABLE()             (RCC\_C2-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{6641 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CRYP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6642 \textcolor{preprocessor}{\#if defined(HASH)}}
\DoxyCodeLine{6643 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_HASH\_CLK\_SLEEP\_DISABLE()             (RCC\_C2-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{6644 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HASH */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6645 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_RNG\_CLK\_SLEEP\_DISABLE()              (RCC\_C2-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{6646 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SDMMC2\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{6647 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM1\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{6648 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM2\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{6649 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D2SRAM3\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>AHB2LPENR \&= \string~ (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{6650 }
\DoxyCodeLine{6658 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOA\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{6659 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOB\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{6660 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOC\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{6661 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOD\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{6662 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOE\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{6663 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOF\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{6664 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOG\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{6665 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOH\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{6666 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOI\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{6667 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOJ\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{6668 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOK\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{6669 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRC\_CLK\_SLEEP\_ENABLE()             (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{6670 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_BDMA\_CLK\_SLEEP\_ENABLE()            (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{6671 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ADC3\_CLK\_SLEEP\_ENABLE()            (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{6672 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_BKPRAM\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>AHB4LPENR) |= (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{6673 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D3SRAM1\_CLK\_SLEEP\_ENABLE()         (RCC\_C2-\/>AHB4LPENR  |= (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{6674 }
\DoxyCodeLine{6675 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOA\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{6676 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOB\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{6677 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOC\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{6678 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOD\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{6679 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOE\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{6680 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOF\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{6681 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOG\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{6682 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOH\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{6683 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOI\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{6684 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOJ\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{6685 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GPIOK\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{6686 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRC\_CLK\_SLEEP\_DISABLE()             (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{6687 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_BDMA\_CLK\_SLEEP\_DISABLE()            (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{6688 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_ADC3\_CLK\_SLEEP\_DISABLE()            (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{6689 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_BKPRAM\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>AHB4LPENR) \&= \string~ (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{6690 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_D3SRAM1\_CLK\_SLEEP\_DISABLE()         (RCC\_C2-\/>AHB4LPENR  \&= \string~ (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{6691 }
\DoxyCodeLine{6699 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LTDC\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB3LPENR) |= (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{6700 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DSI\_CLK\_SLEEP\_ENABLE()            (RCC\_C2-\/>APB3LPENR) |= (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{6701 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_WWDG1\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB3LPENR) |= (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{6702 }
\DoxyCodeLine{6703 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LTDC\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB3LPENR) \&= \string~ (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{6704 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DSI\_CLK\_SLEEP\_DISABLE()            (RCC\_C2-\/>APB3LPENR) \&= \string~ (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{6705 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_WWDG1\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB3LPENR) \&= \string~ (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{6706 }
\DoxyCodeLine{6714 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM2\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{6715 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM3\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{6716 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM4\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{6717 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM5\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{6718 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM6\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{6719 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM7\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{6720 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM12\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{6721 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM13\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{6722 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM14\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{6723 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM1\_CLK\_SLEEP\_ENABLE()         (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{6724 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_WWDG2\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{6725 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI2\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{6726 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI3\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{6727 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPDIFRX\_CLK\_SLEEP\_ENABLE()        (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{6728 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART2\_CLK\_SLEEP\_ENABLE()         (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{6729 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART3\_CLK\_SLEEP\_ENABLE()         (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{6730 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART4\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{6731 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART5\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{6732 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C1\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{6733 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C2\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{6734 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C3\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{6735 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CEC\_CLK\_SLEEP\_ENABLE()            (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{6736 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DAC12\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{6737 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART7\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{6738 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART8\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1LLPENR) |= (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{6739 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRS\_CLK\_SLEEP\_ENABLE()            (RCC\_C2-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{6740 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SWPMI\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{6741 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_OPAMP\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{6742 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_MDIOS\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{6743 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_FDCAN\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB1HLPENR) |= (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{6744 }
\DoxyCodeLine{6745 }
\DoxyCodeLine{6746 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM2\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{6747 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM3\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{6748 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM4\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{6749 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM5\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{6750 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM6\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{6751 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM7\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{6752 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM12\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{6753 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM13\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{6754 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM14\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{6755 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM1\_CLK\_SLEEP\_DISABLE()         (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{6756 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_WWDG2\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{6757 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI2\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{6758 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI3\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{6759 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPDIFRX\_CLK\_SLEEP\_DISABLE()        (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{6760 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART2\_CLK\_SLEEP\_DISABLE()         (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{6761 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART3\_CLK\_SLEEP\_DISABLE()         (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{6762 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART4\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{6763 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART5\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{6764 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C1\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{6765 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C2\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{6766 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C3\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{6767 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CEC\_CLK\_SLEEP\_DISABLE()            (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{6768 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DAC12\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{6769 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART7\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{6770 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_UART8\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1LLPENR) \&= \string~ (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{6771 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CRS\_CLK\_SLEEP\_DISABLE()            (RCC\_C2-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{6772 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SWPMI\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{6773 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_OPAMP\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{6774 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_MDIOS\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{6775 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_FDCAN\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB1HLPENR) \&= \string~ (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{6776 }
\DoxyCodeLine{6784 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM1\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{6785 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM8\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{6786 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART1\_CLK\_SLEEP\_ENABLE()         (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{6787 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART6\_CLK\_SLEEP\_ENABLE()         (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{6788 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI1\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{6789 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI4\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{6790 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM15\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{6791 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM16\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{6792 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM17\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{6793 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI5\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{6794 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI1\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{6795 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI2\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{6796 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI3\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{6797 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DFSDM1\_CLK\_SLEEP\_ENABLE()         (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{6798 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_HRTIM1\_CLK\_SLEEP\_ENABLE()         (RCC\_C2-\/>APB2LPENR) |= (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{6799 }
\DoxyCodeLine{6800 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM1\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{6801 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM8\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{6802 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART1\_CLK\_SLEEP\_DISABLE()         (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{6803 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_USART6\_CLK\_SLEEP\_DISABLE()         (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{6804 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI1\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{6805 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI4\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{6806 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM15\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{6807 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM16\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{6808 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_TIM17\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{6809 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI5\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{6810 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI1\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{6811 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI2\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{6812 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI3\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{6813 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_DFSDM1\_CLK\_SLEEP\_DISABLE()         (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{6814 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_HRTIM1\_CLK\_SLEEP\_DISABLE()         (RCC\_C2-\/>APB2LPENR) \&= \string~ (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{6815 }
\DoxyCodeLine{6823 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SYSCFG\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{6824 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPUART1\_CLK\_SLEEP\_ENABLE()          (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{6825 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI6\_CLK\_SLEEP\_ENABLE()             (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{6826 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C4\_CLK\_SLEEP\_ENABLE()             (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{6827 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM2\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{6828 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM3\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{6829 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM4\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{6830 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM5\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{6831 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_COMP12\_CLK\_SLEEP\_ENABLE()           (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{6832 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_VREF\_CLK\_SLEEP\_ENABLE()             (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{6833 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI4\_CLK\_SLEEP\_ENABLE()             (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{6834 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_RTC\_CLK\_SLEEP\_ENABLE()              (RCC\_C2-\/>APB4LPENR) |= (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{6835 }
\DoxyCodeLine{6836 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SYSCFG\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{6837 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPUART1\_CLK\_SLEEP\_DISABLE()          (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{6838 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SPI6\_CLK\_SLEEP\_DISABLE()             (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{6839 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_I2C4\_CLK\_SLEEP\_DISABLE()             (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{6840 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM2\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{6841 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM3\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{6842 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM4\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{6843 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_LPTIM5\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{6844 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_COMP12\_CLK\_SLEEP\_DISABLE()           (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{6845 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_VREF\_CLK\_SLEEP\_DISABLE()             (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{6846 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_SAI4\_CLK\_SLEEP\_DISABLE()             (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{6847 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_RTC\_CLK\_SLEEP\_DISABLE()              (RCC\_C2-\/>APB4LPENR) \&= \string~ (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{6848 }
\DoxyCodeLine{6849 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6850 }
\DoxyCodeLine{6851 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{6855 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{6859 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6860 }
\DoxyCodeLine{6861 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_BDMAAMEN)}}
\DoxyCodeLine{6862 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_CLKAM\_ENABLE()             (RCC-\/>D3AMR) |= (RCC\_D3AMR\_BDMAAMEN)}}
\DoxyCodeLine{6863 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6864 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_LPUART1AMEN)}}
\DoxyCodeLine{6865 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLKAM\_ENABLE()          (RCC-\/>D3AMR) |= (RCC\_D3AMR\_LPUART1AMEN)}}
\DoxyCodeLine{6866 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6867 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_SPI6AMEN)}}
\DoxyCodeLine{6868 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLKAM\_ENABLE()             (RCC-\/>D3AMR) |= (RCC\_D3AMR\_SPI6AMEN)}}
\DoxyCodeLine{6869 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6870 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_I2C4AMEN)}}
\DoxyCodeLine{6871 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLKAM\_ENABLE()             (RCC-\/>D3AMR) |= (RCC\_D3AMR\_I2C4AMEN)}}
\DoxyCodeLine{6872 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6873 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_LPTIM2AMEN)}}
\DoxyCodeLine{6874 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLKAM\_ENABLE()           (RCC-\/>D3AMR) |= (RCC\_D3AMR\_LPTIM2AMEN)}}
\DoxyCodeLine{6875 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6876 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_LPTIM3AMEN)}}
\DoxyCodeLine{6877 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_CLKAM\_ENABLE()           (RCC-\/>D3AMR) |= (RCC\_D3AMR\_LPTIM3AMEN)}}
\DoxyCodeLine{6878 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6879 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{6880 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_CLKAM\_ENABLE()           (RCC-\/>D3AMR) |= (RCC\_D3AMR\_LPTIM4AMEN)}}
\DoxyCodeLine{6881 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6882 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{6883 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_CLKAM\_ENABLE()           (RCC-\/>D3AMR) |= (RCC\_D3AMR\_LPTIM5AMEN)}}
\DoxyCodeLine{6884 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6885 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_COMP12AMEN)}}
\DoxyCodeLine{6886 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_CLKAM\_ENABLE()           (RCC-\/>D3AMR) |= (RCC\_D3AMR\_COMP12AMEN)}}
\DoxyCodeLine{6887 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6888 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_VREFAMEN)}}
\DoxyCodeLine{6889 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_CLKAM\_ENABLE()             (RCC-\/>D3AMR) |= (RCC\_D3AMR\_VREFAMEN)}}
\DoxyCodeLine{6890 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6891 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_RTCAMEN)}}
\DoxyCodeLine{6892 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLKAM\_ENABLE()              (RCC-\/>D3AMR) |= (RCC\_D3AMR\_RTCAMEN)}}
\DoxyCodeLine{6893 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6894 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_CRCAMEN)}}
\DoxyCodeLine{6895 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLKAM\_ENABLE()              (RCC-\/>D3AMR) |= (RCC\_D3AMR\_CRCAMEN)}}
\DoxyCodeLine{6896 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6897 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{6898 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_CLKAM\_ENABLE()             (RCC-\/>D3AMR) |= (RCC\_D3AMR\_SAI4AMEN)}}
\DoxyCodeLine{6899 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6900 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{6901 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLKAM\_ENABLE()             (RCC-\/>D3AMR) |= (RCC\_D3AMR\_ADC3AMEN)}}
\DoxyCodeLine{6902 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6903 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_DTSAMEN)}}
\DoxyCodeLine{6904 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_CLKAM\_ENABLE()              (RCC-\/>D3AMR) |= (RCC\_D3AMR\_DTSAMEN)}}
\DoxyCodeLine{6905 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6906 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_BKPRAMAMEN)}}
\DoxyCodeLine{6907 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_CLKAM\_ENABLE()           (RCC-\/>D3AMR) |= (RCC\_D3AMR\_BKPRAMAMEN)}}
\DoxyCodeLine{6908 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6909 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_SRAM4AMEN)}}
\DoxyCodeLine{6910 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D3SRAM1\_CLKAM\_ENABLE()          (RCC-\/>D3AMR) |= (RCC\_D3AMR\_SRAM4AMEN)}}
\DoxyCodeLine{6911 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6912 }
\DoxyCodeLine{6913 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{6914 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_CLKAM\_ENABLE()            (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_BDMA2AMEN)}}
\DoxyCodeLine{6915 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6916 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_GPIOAMEN)}}
\DoxyCodeLine{6917 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIO\_CLKAM\_ENABLE()             (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_GPIOAMEN)}}
\DoxyCodeLine{6918 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6919 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_LPUART1AMEN)}}
\DoxyCodeLine{6920 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLKAM\_ENABLE()          (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_LPUART1AMEN)}}
\DoxyCodeLine{6921 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6922 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_SPI6AMEN)}}
\DoxyCodeLine{6923 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLKAM\_ENABLE()             (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_SPI6AMEN)}}
\DoxyCodeLine{6924 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6925 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_I2C4AMEN)}}
\DoxyCodeLine{6926 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLKAM\_ENABLE()             (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_I2C4AMEN)}}
\DoxyCodeLine{6927 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6928 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_LPTIM2AMEN)}}
\DoxyCodeLine{6929 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLKAM\_ENABLE()           (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_LPTIM2AMEN)}}
\DoxyCodeLine{6930 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6931 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_LPTIM3AMEN)}}
\DoxyCodeLine{6932 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_CLKAM\_ENABLE()           (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_LPTIM3AMEN)}}
\DoxyCodeLine{6933 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6934 \textcolor{preprocessor}{\#if defined(DAC2)}}
\DoxyCodeLine{6935 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_CLKAM\_ENABLE()             (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_DAC2AMEN)}}
\DoxyCodeLine{6936 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6937 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_COMP12AMEN)}}
\DoxyCodeLine{6938 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_CLKAM\_ENABLE()           (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_COMP12AMEN)}}
\DoxyCodeLine{6939 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6940 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_VREFAMEN)}}
\DoxyCodeLine{6941 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_CLKAM\_ENABLE()             (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_VREFAMEN)}}
\DoxyCodeLine{6942 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6943 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_RTCAMEN)}}
\DoxyCodeLine{6944 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLKAM\_ENABLE()              (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_RTCAMEN)}}
\DoxyCodeLine{6945 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6946 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_DTSAMEN)}}
\DoxyCodeLine{6947 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_CLKAM\_ENABLE()              (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_DTSAMEN)}}
\DoxyCodeLine{6948 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6949 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{6950 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CLKAM\_ENABLE()           (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_DFSDM2AMEN)}}
\DoxyCodeLine{6951 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6952 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_BKPRAMAMEN)}}
\DoxyCodeLine{6953 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_CLKAM\_ENABLE()           (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_BKPRAMAMEN)}}
\DoxyCodeLine{6954 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6955 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_SRDSRAMAMEN)}}
\DoxyCodeLine{6956 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRDSRAM\_CLKAM\_ENABLE()          (RCC-\/>SRDAMR) |= (RCC\_SRDAMR\_SRDSRAMAMEN)}}
\DoxyCodeLine{6957 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6958 }
\DoxyCodeLine{6959 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_BDMAAMEN)}}
\DoxyCodeLine{6960 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA\_CLKAM\_DISABLE()             (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_BDMAAMEN)}}
\DoxyCodeLine{6961 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6962 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_LPUART1AMEN)}}
\DoxyCodeLine{6963 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLKAM\_DISABLE()          (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_LPUART1AMEN)}}
\DoxyCodeLine{6964 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6965 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_SPI6AMEN)}}
\DoxyCodeLine{6966 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLKAM\_DISABLE()             (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_SPI6AMEN)}}
\DoxyCodeLine{6967 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6968 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_I2C4AMEN)}}
\DoxyCodeLine{6969 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLKAM\_DISABLE()             (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_I2C4AMEN)}}
\DoxyCodeLine{6970 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6971 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_LPTIM2AMEN)}}
\DoxyCodeLine{6972 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLKAM\_DISABLE()           (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_LPTIM2AMEN)}}
\DoxyCodeLine{6973 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6974 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_LPTIM3AMEN)}}
\DoxyCodeLine{6975 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_CLKAM\_DISABLE()           (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_LPTIM3AMEN)}}
\DoxyCodeLine{6976 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6977 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{6978 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM4\_CLKAM\_DISABLE()           (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_LPTIM4AMEN)}}
\DoxyCodeLine{6979 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6980 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{6981 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM5\_CLKAM\_DISABLE()           (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_LPTIM5AMEN)}}
\DoxyCodeLine{6982 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6983 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_COMP12AMEN)}}
\DoxyCodeLine{6984 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_CLKAM\_DISABLE()           (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_COMP12AMEN)}}
\DoxyCodeLine{6985 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6986 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_VREFAMEN)}}
\DoxyCodeLine{6987 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_CLKAM\_DISABLE()             (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_VREFAMEN)}}
\DoxyCodeLine{6988 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6989 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_RTCAMEN)}}
\DoxyCodeLine{6990 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLKAM\_DISABLE()              (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_RTCAMEN)}}
\DoxyCodeLine{6991 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6992 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_CRCAMEN)}}
\DoxyCodeLine{6993 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CRC\_CLKAM\_DISABLE()              (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_CRCAMEN)}}
\DoxyCodeLine{6994 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6995 \textcolor{preprocessor}{\#if defined(SAI4)}}
\DoxyCodeLine{6996 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SAI4\_CLKAM\_DISABLE()             (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_SAI4AMEN)}}
\DoxyCodeLine{6997 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6998 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{6999 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ADC3\_CLKAM\_DISABLE()             (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_ADC3AMEN)}}
\DoxyCodeLine{7000 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7001 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_DTSAMEN)}}
\DoxyCodeLine{7002 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_CLKAM\_DISABLE()              (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_DTSAMEN)}}
\DoxyCodeLine{7003 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7004 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_BKPRAMAMEN)}}
\DoxyCodeLine{7005 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_CLKAM\_DISABLE()           (RCC-\/>D3AMR) \&= \string~ (RCC\_D3AMR\_BKPRAMAMEN)}}
\DoxyCodeLine{7006 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7007 \textcolor{preprocessor}{\#if defined(RCC\_D3AMR\_SRAM4AMEN)}}
\DoxyCodeLine{7008 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_D3SRAM1\_CLKAM\_DISABLE()          (RCC-\/>D3AMR)\&= \string~ (RCC\_D3AMR\_SRAM4AMEN)}}
\DoxyCodeLine{7009 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7010 }
\DoxyCodeLine{7011 \textcolor{preprocessor}{\#if defined(BDMA2)}}
\DoxyCodeLine{7012 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BDMA2\_CLKAM\_DISABLE()            (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_BDMA2AMEN)}}
\DoxyCodeLine{7013 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7014 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_GPIOAMEN)}}
\DoxyCodeLine{7015 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GPIO\_CLKAM\_DISABLE()             (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_GPIOAMEN)}}
\DoxyCodeLine{7016 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7017 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_LPUART1AMEN)}}
\DoxyCodeLine{7018 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPUART1\_CLKAM\_DISABLE()          (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_LPUART1AMEN)}}
\DoxyCodeLine{7019 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7020 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_SPI6AMEN)}}
\DoxyCodeLine{7021 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SPI6\_CLKAM\_DISABLE()             (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_SPI6AMEN)}}
\DoxyCodeLine{7022 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7023 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_I2C4AMEN)}}
\DoxyCodeLine{7024 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_I2C4\_CLKAM\_DISABLE()             (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_I2C4AMEN)}}
\DoxyCodeLine{7025 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7026 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_LPTIM2AMEN)}}
\DoxyCodeLine{7027 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM2\_CLKAM\_DISABLE()           (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_LPTIM2AMEN)}}
\DoxyCodeLine{7028 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7029 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_LPTIM3AMEN)}}
\DoxyCodeLine{7030 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LPTIM3\_CLKAM\_DISABLE()           (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_LPTIM3AMEN)}}
\DoxyCodeLine{7031 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7032 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_DAC2AMEN)}}
\DoxyCodeLine{7033 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DAC2\_CLKAM\_DISABLE()             (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_DAC2AMEN)}}
\DoxyCodeLine{7034 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7035 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_COMP12AMEN)}}
\DoxyCodeLine{7036 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_COMP12\_CLKAM\_DISABLE()           (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_COMP12AMEN)}}
\DoxyCodeLine{7037 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7038 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_VREFAMEN)}}
\DoxyCodeLine{7039 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_VREF\_CLKAM\_DISABLE()             (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_VREFAMEN)}}
\DoxyCodeLine{7040 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7041 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_RTCAMEN)}}
\DoxyCodeLine{7042 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLKAM\_DISABLE()              (RCC-\/>SRDAMR) \&= \string~(RCC\_SRDAMR\_RTCAMEN)}}
\DoxyCodeLine{7043 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7044 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_DTSAMEN)}}
\DoxyCodeLine{7045 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DTS\_CLKAM\_DISABLE()              (RCC-\/>SRDAMR) \&= \string~(RCC\_SRDAMR\_DTSAMEN)}}
\DoxyCodeLine{7046 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7047 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{7048 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DFSDM2\_CLKAM\_DISABLE()           (RCC-\/>SRDAMR) \&= \string~(RCC\_SRDAMR\_DFSDM2AMEN)}}
\DoxyCodeLine{7049 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7050 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_BKPRAMAMEN)}}
\DoxyCodeLine{7051 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BKPRAM\_CLKAM\_DISABLE()           (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_BKPRAMAMEN)}}
\DoxyCodeLine{7052 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7053 \textcolor{preprocessor}{\#if defined(RCC\_SRDAMR\_SRDSRAMAMEN)}}
\DoxyCodeLine{7054 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SRDSRAM\_CLKAM\_DISABLE()          (RCC-\/>SRDAMR) \&= \string~ (RCC\_SRDAMR\_SRDSRAMAMEN)}}
\DoxyCodeLine{7055 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{7056 }
\DoxyCodeLine{7057 }
\DoxyCodeLine{7058 \textcolor{preprocessor}{\#if defined(RCC\_CKGAENR\_AXICKG)}}
\DoxyCodeLine{7062 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXI\_CLKGA\_ENABLE()             (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_AXICKG)}}
\DoxyCodeLine{7063 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB\_CLKGA\_ENABLE()             (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_AHBCKG)}}
\DoxyCodeLine{7064 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CPU\_CLKGA\_ENABLE()             (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_CPUCKG)}}
\DoxyCodeLine{7065 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC\_CLKGA\_ENABLE()           (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_SDMMCCKG)}}
\DoxyCodeLine{7066 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_CLKGA\_ENABLE()            (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_MDMACKG)}}
\DoxyCodeLine{7067 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLKGA\_ENABLE()           (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_DMA2DCKG)}}
\DoxyCodeLine{7068 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLKGA\_ENABLE()            (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_LTDCCKG)}}
\DoxyCodeLine{7069 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMUM\_CLKGA\_ENABLE()         (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_GFXMMUMCKG)}}
\DoxyCodeLine{7070 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB12\_CLKGA\_ENABLE()           (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_AHB12CKG)}}
\DoxyCodeLine{7071 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB34\_CLKGA\_ENABLE()           (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_AHB34CKG)}}
\DoxyCodeLine{7072 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLIFT\_CLKGA\_ENABLE()           (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_FLIFTCKG)}}
\DoxyCodeLine{7073 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OCTOSPI2\_CLKGA\_ENABLE()        (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_OCTOSPI2CKG)}}
\DoxyCodeLine{7074 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLKGA\_ENABLE()             (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_FMCCKG)}}
\DoxyCodeLine{7075 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OCTOSPI1\_CLKGA\_ENABLE()        (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_OCTOSPI1CKG)}}
\DoxyCodeLine{7076 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXIRAM1\_CLKGA\_ENABLE()         (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_AXIRAM1CKG)}}
\DoxyCodeLine{7077 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXIRAM2\_CLKGA\_ENABLE()         (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_AXIRAM2CKG)}}
\DoxyCodeLine{7078 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXIRAM3\_CLKGA\_ENABLE()         (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_AXIRAM3CKG)}}
\DoxyCodeLine{7079 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMUS\_CLKGA\_ENABLE()         (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_GFXMMUSCKG)}}
\DoxyCodeLine{7080 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ECCRAM\_CLKGA\_ENABLE()          (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_ECCRAMCKG)}}
\DoxyCodeLine{7081 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTI\_CLKGA\_ENABLE()            (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_EXTICKG)}}
\DoxyCodeLine{7082 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JTAG\_CLKGA\_ENABLE()            (RCC-\/>CKGAENR) |= (RCC\_CKGAENR\_JTAGCKG)}}
\DoxyCodeLine{7083 }
\DoxyCodeLine{7084 }
\DoxyCodeLine{7085 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXI\_CLKGA\_DISABLE()             (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_AXICKG)}}
\DoxyCodeLine{7086 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB\_CLKGA\_DISABLE()             (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_AHBCKG)}}
\DoxyCodeLine{7087 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CPU\_CLKGA\_DISABLE()             (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_CPUCKG)}}
\DoxyCodeLine{7088 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SDMMC\_CLKGA\_DISABLE()           (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_SDMMCCKG)}}
\DoxyCodeLine{7089 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MDMA\_CLKGA\_DISABLE()            (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_MDMACKG)}}
\DoxyCodeLine{7090 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DMA2D\_CLKGA\_DISABLE()           (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_DMA2DCKG)}}
\DoxyCodeLine{7091 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LTDC\_CLKGA\_DISABLE()            (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_LTDCCKG)}}
\DoxyCodeLine{7092 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMUM\_CLKGA\_DISABLE()         (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_GFXMMUMCKG)}}
\DoxyCodeLine{7093 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB12\_CLKGA\_DISABLE()           (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_AHB12CKG)}}
\DoxyCodeLine{7094 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AHB34\_CLKGA\_DISABLE()           (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_AHB34CKG)}}
\DoxyCodeLine{7095 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FLIFT\_CLKGA\_DISABLE()           (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_FLIFTCKG)}}
\DoxyCodeLine{7096 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OCTOSPI2\_CLKGA\_DISABLE()        (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_OCTOSPI2CKG)}}
\DoxyCodeLine{7097 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_FMC\_CLKGA\_DISABLE()             (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_FMCCKG)}}
\DoxyCodeLine{7098 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_OCTOSPI1\_CLKGA\_DISABLE()        (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_OCTOSPI1CKG)}}
\DoxyCodeLine{7099 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXIRAM1\_CLKGA\_DISABLE()         (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_AXIRAM1CKG)}}
\DoxyCodeLine{7100 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXIRAM2\_CLKGA\_DISABLE()         (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_AXIRAM2CKG)}}
\DoxyCodeLine{7101 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_AXIRAM3\_CLKGA\_DISABLE()         (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_AXIRAM3CKG)}}
\DoxyCodeLine{7102 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GFXMMUS\_CLKGA\_DISABLE()         (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_GFXMMUSCKG)}}
\DoxyCodeLine{7103 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ECCRAM\_CLKGA\_DISABLE()          (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_ECCRAMCKG)}}
\DoxyCodeLine{7104 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_EXTI\_CLKGA\_DISABLE()            (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_EXTICKG)}}
\DoxyCodeLine{7105 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_JTAG\_CLKGA\_DISABLE()            (RCC-\/>CKGAENR) \&= \string~ (RCC\_CKGAENR\_JTAGCKG)}}
\DoxyCodeLine{7106 }
\DoxyCodeLine{7107 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CKGAENR\_AXICKG */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7108 }
\DoxyCodeLine{7109 }
\DoxyCodeLine{7110 }
\DoxyCodeLine{7111 }
\DoxyCodeLine{7131 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_CONFIG(\_\_STATE\_\_) \(\backslash\)}}
\DoxyCodeLine{7132 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CR, RCC\_CR\_HSION | RCC\_CR\_HSIDIV , (uint32\_t)(\_\_STATE\_\_))}}
\DoxyCodeLine{7133 }
\DoxyCodeLine{7134 }
\DoxyCodeLine{7143 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_HSI\_DIVIDER() ((uint32\_t)(READ\_BIT(RCC-\/>CR, RCC\_CR\_HSIDIV)))}}
\DoxyCodeLine{7144 }
\DoxyCodeLine{7160 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_ENABLE()  SET\_BIT(RCC-\/>CR, RCC\_CR\_HSION)}}
\DoxyCodeLine{7161 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_DISABLE() CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSION)}}
\DoxyCodeLine{7162 }
\DoxyCodeLine{7163 }
\DoxyCodeLine{7170 \textcolor{preprocessor}{\#if defined(RCC\_VER\_X)}}
\DoxyCodeLine{7171 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICalibrationValue\_\_)                                                                   \(\backslash\)}}
\DoxyCodeLine{7172 \textcolor{preprocessor}{           do \{                                                                                                                          \(\backslash\)}}
\DoxyCodeLine{7173 \textcolor{preprocessor}{              if(HAL\_GetREVID() <= REV\_ID\_Y)                                                                                             \(\backslash\)}}
\DoxyCodeLine{7174 \textcolor{preprocessor}{             \{                                                                                                                           \(\backslash\)}}
\DoxyCodeLine{7175 \textcolor{preprocessor}{                if((\_\_HSICalibrationValue\_\_) == RCC\_HSICALIBRATION\_DEFAULT)                                                              \(\backslash\)}}
\DoxyCodeLine{7176 \textcolor{preprocessor}{                \{                                                                                                                        \(\backslash\)}}
\DoxyCodeLine{7177 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>HSICFGR, HAL\_RCC\_REV\_Y\_HSITRIM\_Msk, ((uint32\_t)0x20) << HAL\_RCC\_REV\_Y\_HSITRIM\_Pos);                    \(\backslash\)}}
\DoxyCodeLine{7178 \textcolor{preprocessor}{                \}                                                                                                                        \(\backslash\)}}
\DoxyCodeLine{7179 \textcolor{preprocessor}{                else                                                                                                                     \(\backslash\)}}
\DoxyCodeLine{7180 \textcolor{preprocessor}{                \{                                                                                                                        \(\backslash\)}}
\DoxyCodeLine{7181 \textcolor{preprocessor}{               MODIFY\_REG(RCC-\/>HSICFGR, HAL\_RCC\_REV\_Y\_HSITRIM\_Msk, (uint32\_t)(\_\_HSICalibrationValue\_\_) << HAL\_RCC\_REV\_Y\_HSITRIM\_Pos);    \(\backslash\)}}
\DoxyCodeLine{7182 \textcolor{preprocessor}{             \}                                                                                                                           \(\backslash\)}}
\DoxyCodeLine{7183 \textcolor{preprocessor}{              \}                                                                                                                          \(\backslash\)}}
\DoxyCodeLine{7184 \textcolor{preprocessor}{             else                                                                                                                        \(\backslash\)}}
\DoxyCodeLine{7185 \textcolor{preprocessor}{             \{                                                                                                                           \(\backslash\)}}
\DoxyCodeLine{7186 \textcolor{preprocessor}{               MODIFY\_REG(RCC-\/>HSICFGR, RCC\_HSICFGR\_HSITRIM, (uint32\_t)(\_\_HSICalibrationValue\_\_) << RCC\_HSICFGR\_HSITRIM\_Pos);            \(\backslash\)}}
\DoxyCodeLine{7187 \textcolor{preprocessor}{             \}                                                                                                                           \(\backslash\)}}
\DoxyCodeLine{7188 \textcolor{preprocessor}{           \} while(0)}}
\DoxyCodeLine{7189 }
\DoxyCodeLine{7190 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{7191 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICalibrationValue\_\_)                                                                   \(\backslash\)}}
\DoxyCodeLine{7192 \textcolor{preprocessor}{               MODIFY\_REG(RCC-\/>HSICFGR, RCC\_HSICFGR\_HSITRIM, (uint32\_t)(\_\_HSICalibrationValue\_\_) << RCC\_HSICFGR\_HSITRIM\_Pos);}}
\DoxyCodeLine{7193 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*RCC\_VER\_X*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7203 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSISTOP\_ENABLE()     SET\_BIT(RCC-\/>CR, RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{7204 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSISTOP\_DISABLE()    CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{7205 }
\DoxyCodeLine{7206 }
\DoxyCodeLine{7214 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI48\_ENABLE()    SET\_BIT(RCC-\/>CR, RCC\_CR\_HSI48ON);}}
\DoxyCodeLine{7215 }
\DoxyCodeLine{7216 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSI48\_DISABLE()   CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSI48ON);}}
\DoxyCodeLine{7217 }
\DoxyCodeLine{7234 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CSI\_ENABLE()  SET\_BIT(RCC-\/>CR, RCC\_CR\_CSION)}}
\DoxyCodeLine{7235 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CSI\_DISABLE() CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_CSION)}}
\DoxyCodeLine{7236 }
\DoxyCodeLine{7243 \textcolor{preprocessor}{\#if defined(RCC\_VER\_X)}}
\DoxyCodeLine{7244 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST(\_\_CSICalibrationValue\_\_)                                                                   \(\backslash\)}}
\DoxyCodeLine{7245 \textcolor{preprocessor}{           do \{                                                                                                                          \(\backslash\)}}
\DoxyCodeLine{7246 \textcolor{preprocessor}{             if(HAL\_GetREVID() <= REV\_ID\_Y)                                                                                              \(\backslash\)}}
\DoxyCodeLine{7247 \textcolor{preprocessor}{             \{                                                                                                                           \(\backslash\)}}
\DoxyCodeLine{7248 \textcolor{preprocessor}{                if((\_\_CSICalibrationValue\_\_) == RCC\_CSICALIBRATION\_DEFAULT)                                                              \(\backslash\)}}
\DoxyCodeLine{7249 \textcolor{preprocessor}{                \{                                                                                                                        \(\backslash\)}}
\DoxyCodeLine{7250 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>HSICFGR, HAL\_RCC\_REV\_Y\_CSITRIM\_Msk, ((uint32\_t)0x10) << HAL\_RCC\_REV\_Y\_CSITRIM\_Pos);                    \(\backslash\)}}
\DoxyCodeLine{7251 \textcolor{preprocessor}{                \}                                                                                                                        \(\backslash\)}}
\DoxyCodeLine{7252 \textcolor{preprocessor}{                else                                                                                                                     \(\backslash\)}}
\DoxyCodeLine{7253 \textcolor{preprocessor}{                \{                                                                                                                        \(\backslash\)}}
\DoxyCodeLine{7254 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>HSICFGR, HAL\_RCC\_REV\_Y\_CSITRIM\_Msk, (uint32\_t)(\_\_CSICalibrationValue\_\_) << HAL\_RCC\_REV\_Y\_CSITRIM\_Pos); \(\backslash\)}}
\DoxyCodeLine{7255 \textcolor{preprocessor}{                \}                                                                                                                        \(\backslash\)}}
\DoxyCodeLine{7256 \textcolor{preprocessor}{             \}                                                                                                                           \(\backslash\)}}
\DoxyCodeLine{7257 \textcolor{preprocessor}{             else                                                                                                                        \(\backslash\)}}
\DoxyCodeLine{7258 \textcolor{preprocessor}{             \{                                                                                                                           \(\backslash\)}}
\DoxyCodeLine{7259 \textcolor{preprocessor}{               MODIFY\_REG(RCC-\/>CSICFGR, RCC\_CSICFGR\_CSITRIM, (uint32\_t)(\_\_CSICalibrationValue\_\_) << RCC\_CSICFGR\_CSITRIM\_Pos);            \(\backslash\)}}
\DoxyCodeLine{7260 \textcolor{preprocessor}{             \}                                                                                                                           \(\backslash\)}}
\DoxyCodeLine{7261 \textcolor{preprocessor}{           \} while(0)}}
\DoxyCodeLine{7262 }
\DoxyCodeLine{7263 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{7264 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST(\_\_CSICalibrationValue\_\_)                                                                   \(\backslash\)}}
\DoxyCodeLine{7265 \textcolor{preprocessor}{           do \{                                                                                                                          \(\backslash\)}}
\DoxyCodeLine{7266 \textcolor{preprocessor}{               MODIFY\_REG(RCC-\/>CSICFGR, RCC\_CSICFGR\_CSITRIM, (uint32\_t)(\_\_CSICalibrationValue\_\_) << RCC\_CSICFGR\_CSITRIM\_Pos);            \(\backslash\)}}
\DoxyCodeLine{7267 \textcolor{preprocessor}{               \} while(0)}}
\DoxyCodeLine{7268 }
\DoxyCodeLine{7269 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*RCC\_VER\_X*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7279 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CSISTOP\_ENABLE()     SET\_BIT(RCC-\/>CR, RCC\_CR\_CSIKERON)}}
\DoxyCodeLine{7280 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CSISTOP\_DISABLE()    CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_CSIKERON)}}
\DoxyCodeLine{7281 }
\DoxyCodeLine{7282 }
\DoxyCodeLine{7291 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSI\_ENABLE()         SET\_BIT(RCC-\/>CSR, RCC\_CSR\_LSION)}}
\DoxyCodeLine{7292 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSI\_DISABLE()        CLEAR\_BIT(RCC-\/>CSR, RCC\_CSR\_LSION)}}
\DoxyCodeLine{7293 }
\DoxyCodeLine{7316 \textcolor{preprocessor}{\#if defined(RCC\_CR\_HSEEXT)}}
\DoxyCodeLine{7317 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)                                \(\backslash\)}}
\DoxyCodeLine{7318 \textcolor{preprocessor}{                    do \{                                               \(\backslash\)}}
\DoxyCodeLine{7319 \textcolor{preprocessor}{                      if ((\_\_STATE\_\_) == RCC\_HSE\_ON)                   \(\backslash\)}}
\DoxyCodeLine{7320 \textcolor{preprocessor}{                      \{                                                \(\backslash\)}}
\DoxyCodeLine{7321 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);                \(\backslash\)}}
\DoxyCodeLine{7322 \textcolor{preprocessor}{                      \}                                                \(\backslash\)}}
\DoxyCodeLine{7323 \textcolor{preprocessor}{                      else if ((\_\_STATE\_\_) == RCC\_HSE\_OFF)             \(\backslash\)}}
\DoxyCodeLine{7324 \textcolor{preprocessor}{                      \{                                                \(\backslash\)}}
\DoxyCodeLine{7325 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);              \(\backslash\)}}
\DoxyCodeLine{7326 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEEXT);             \(\backslash\)}}
\DoxyCodeLine{7327 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);             \(\backslash\)}}
\DoxyCodeLine{7328 \textcolor{preprocessor}{                      \}                                                \(\backslash\)}}
\DoxyCodeLine{7329 \textcolor{preprocessor}{                      else if ((\_\_STATE\_\_) == RCC\_HSE\_BYPASS)          \(\backslash\)}}
\DoxyCodeLine{7330 \textcolor{preprocessor}{                      \{                                                \(\backslash\)}}
\DoxyCodeLine{7331 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);               \(\backslash\)}}
\DoxyCodeLine{7332 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEEXT);             \(\backslash\)}}
\DoxyCodeLine{7333 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);                \(\backslash\)}}
\DoxyCodeLine{7334 \textcolor{preprocessor}{                      \}                                                \(\backslash\)}}
\DoxyCodeLine{7335 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_HSE\_BYPASS\_DIGITAL)   \(\backslash\)}}
\DoxyCodeLine{7336 \textcolor{preprocessor}{                      \{                                                \(\backslash\)}}
\DoxyCodeLine{7337 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);               \(\backslash\)}}
\DoxyCodeLine{7338 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEEXT);               \(\backslash\)}}
\DoxyCodeLine{7339 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);                \(\backslash\)}}
\DoxyCodeLine{7340 \textcolor{preprocessor}{                      \}                                                \(\backslash\)}}
\DoxyCodeLine{7341 \textcolor{preprocessor}{                      else                                             \(\backslash\)}}
\DoxyCodeLine{7342 \textcolor{preprocessor}{                      \{                                                \(\backslash\)}}
\DoxyCodeLine{7343 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);              \(\backslash\)}}
\DoxyCodeLine{7344 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);             \(\backslash\)}}
\DoxyCodeLine{7345 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEEXT);             \(\backslash\)}}
\DoxyCodeLine{7346 \textcolor{preprocessor}{                      \}                                                \(\backslash\)}}
\DoxyCodeLine{7347 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{7348 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{7349 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)                         \(\backslash\)}}
\DoxyCodeLine{7350 \textcolor{preprocessor}{                    do \{                                        \(\backslash\)}}
\DoxyCodeLine{7351 \textcolor{preprocessor}{                      if ((\_\_STATE\_\_) == RCC\_HSE\_ON)            \(\backslash\)}}
\DoxyCodeLine{7352 \textcolor{preprocessor}{                      \{                                         \(\backslash\)}}
\DoxyCodeLine{7353 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);         \(\backslash\)}}
\DoxyCodeLine{7354 \textcolor{preprocessor}{                      \}                                         \(\backslash\)}}
\DoxyCodeLine{7355 \textcolor{preprocessor}{                      else if ((\_\_STATE\_\_) == RCC\_HSE\_OFF)      \(\backslash\)}}
\DoxyCodeLine{7356 \textcolor{preprocessor}{                      \{                                         \(\backslash\)}}
\DoxyCodeLine{7357 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);       \(\backslash\)}}
\DoxyCodeLine{7358 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);      \(\backslash\)}}
\DoxyCodeLine{7359 \textcolor{preprocessor}{                      \}                                         \(\backslash\)}}
\DoxyCodeLine{7360 \textcolor{preprocessor}{                      else if ((\_\_STATE\_\_) == RCC\_HSE\_BYPASS)   \(\backslash\)}}
\DoxyCodeLine{7361 \textcolor{preprocessor}{                      \{                                         \(\backslash\)}}
\DoxyCodeLine{7362 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);        \(\backslash\)}}
\DoxyCodeLine{7363 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);         \(\backslash\)}}
\DoxyCodeLine{7364 \textcolor{preprocessor}{                      \}                                         \(\backslash\)}}
\DoxyCodeLine{7365 \textcolor{preprocessor}{                      else                                      \(\backslash\)}}
\DoxyCodeLine{7366 \textcolor{preprocessor}{                      \{                                         \(\backslash\)}}
\DoxyCodeLine{7367 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEON);       \(\backslash\)}}
\DoxyCodeLine{7368 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEBYP);      \(\backslash\)}}
\DoxyCodeLine{7369 \textcolor{preprocessor}{                      \}                                         \(\backslash\)}}
\DoxyCodeLine{7370 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{7371 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CR\_HSEEXT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7372 }
\DoxyCodeLine{7401 \textcolor{preprocessor}{\#if defined(RCC\_BDCR\_LSEEXT)}}
\DoxyCodeLine{7402 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_) \(\backslash\)}}
\DoxyCodeLine{7403 \textcolor{preprocessor}{                    do \{                                               \(\backslash\)}}
\DoxyCodeLine{7404 \textcolor{preprocessor}{                      if((\_\_STATE\_\_) == RCC\_LSE\_ON)                    \(\backslash\)}}
\DoxyCodeLine{7405 \textcolor{preprocessor}{                      \{                                                \(\backslash\)}}
\DoxyCodeLine{7406 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);            \(\backslash\)}}
\DoxyCodeLine{7407 \textcolor{preprocessor}{                      \}                                                \(\backslash\)}}
\DoxyCodeLine{7408 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_LSE\_OFF)              \(\backslash\)}}
\DoxyCodeLine{7409 \textcolor{preprocessor}{                      \{                                                \(\backslash\)}}
\DoxyCodeLine{7410 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);          \(\backslash\)}}
\DoxyCodeLine{7411 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEEXT);         \(\backslash\)}}
\DoxyCodeLine{7412 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);         \(\backslash\)}}
\DoxyCodeLine{7413 \textcolor{preprocessor}{                      \}                                                \(\backslash\)}}
\DoxyCodeLine{7414 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_LSE\_BYPASS)           \(\backslash\)}}
\DoxyCodeLine{7415 \textcolor{preprocessor}{                      \{                                                \(\backslash\)}}
\DoxyCodeLine{7416 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);           \(\backslash\)}}
\DoxyCodeLine{7417 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEEXT);         \(\backslash\)}}
\DoxyCodeLine{7418 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);            \(\backslash\)}}
\DoxyCodeLine{7419 \textcolor{preprocessor}{                      \}                                                \(\backslash\)}}
\DoxyCodeLine{7420 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_LSE\_BYPASS\_DIGITAL)   \(\backslash\)}}
\DoxyCodeLine{7421 \textcolor{preprocessor}{                      \{                                                \(\backslash\)}}
\DoxyCodeLine{7422 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);           \(\backslash\)}}
\DoxyCodeLine{7423 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEEXT);           \(\backslash\)}}
\DoxyCodeLine{7424 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);            \(\backslash\)}}
\DoxyCodeLine{7425 \textcolor{preprocessor}{                      \}                                                \(\backslash\)}}
\DoxyCodeLine{7426 \textcolor{preprocessor}{                      else                                             \(\backslash\)}}
\DoxyCodeLine{7427 \textcolor{preprocessor}{                      \{                                                \(\backslash\)}}
\DoxyCodeLine{7428 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);          \(\backslash\)}}
\DoxyCodeLine{7429 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);         \(\backslash\)}}
\DoxyCodeLine{7430 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEEXT);         \(\backslash\)}}
\DoxyCodeLine{7431 \textcolor{preprocessor}{                      \}                                                \(\backslash\)}}
\DoxyCodeLine{7432 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{7433 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{7434 }
\DoxyCodeLine{7435 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_) \(\backslash\)}}
\DoxyCodeLine{7436 \textcolor{preprocessor}{                    do \{                                       \(\backslash\)}}
\DoxyCodeLine{7437 \textcolor{preprocessor}{                      if((\_\_STATE\_\_) == RCC\_LSE\_ON)            \(\backslash\)}}
\DoxyCodeLine{7438 \textcolor{preprocessor}{                      \{                                        \(\backslash\)}}
\DoxyCodeLine{7439 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);    \(\backslash\)}}
\DoxyCodeLine{7440 \textcolor{preprocessor}{                      \}                                        \(\backslash\)}}
\DoxyCodeLine{7441 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_LSE\_OFF)      \(\backslash\)}}
\DoxyCodeLine{7442 \textcolor{preprocessor}{                      \{                                        \(\backslash\)}}
\DoxyCodeLine{7443 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);  \(\backslash\)}}
\DoxyCodeLine{7444 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP); \(\backslash\)}}
\DoxyCodeLine{7445 \textcolor{preprocessor}{                      \}                                        \(\backslash\)}}
\DoxyCodeLine{7446 \textcolor{preprocessor}{                      else if((\_\_STATE\_\_) == RCC\_LSE\_BYPASS)   \(\backslash\)}}
\DoxyCodeLine{7447 \textcolor{preprocessor}{                      \{                                        \(\backslash\)}}
\DoxyCodeLine{7448 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);   \(\backslash\)}}
\DoxyCodeLine{7449 \textcolor{preprocessor}{                        SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);    \(\backslash\)}}
\DoxyCodeLine{7450 \textcolor{preprocessor}{                      \}                                        \(\backslash\)}}
\DoxyCodeLine{7451 \textcolor{preprocessor}{                      else                                     \(\backslash\)}}
\DoxyCodeLine{7452 \textcolor{preprocessor}{                      \{                                        \(\backslash\)}}
\DoxyCodeLine{7453 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);  \(\backslash\)}}
\DoxyCodeLine{7454 \textcolor{preprocessor}{                        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP); \(\backslash\)}}
\DoxyCodeLine{7455 \textcolor{preprocessor}{                      \}                                        \(\backslash\)}}
\DoxyCodeLine{7456 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{7457 }
\DoxyCodeLine{7458 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_BDCR\_LSEEXT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7466 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_ENABLE()         SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{7467 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_DISABLE()        CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{7468 }
\DoxyCodeLine{7490 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CLKPRESCALER(\_\_RTCCLKSource\_\_) (((\_\_RTCCLKSource\_\_) \& RCC\_BDCR\_RTCSEL) == RCC\_BDCR\_RTCSEL) ?    \(\backslash\)}}
\DoxyCodeLine{7491 \textcolor{preprocessor}{                                                 MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE, (((\_\_RTCCLKSource\_\_) \& 0xFFFFCFFU) >> 4)) : CLEAR\_BIT(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE)}}
\DoxyCodeLine{7492 }
\DoxyCodeLine{7493 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTCCLKSource\_\_) do \{ \_\_HAL\_RCC\_RTC\_CLKPRESCALER(\_\_RTCCLKSource\_\_);    \(\backslash\)}}
\DoxyCodeLine{7494 \textcolor{preprocessor}{                                                    RCC-\/>BDCR |= ((\_\_RTCCLKSource\_\_) \& 0x00000FFFU);  \(\backslash\)}}
\DoxyCodeLine{7495 \textcolor{preprocessor}{                                                   \} while (0)}}
\DoxyCodeLine{7496 }
\DoxyCodeLine{7497 \textcolor{preprocessor}{\#define  \_\_HAL\_RCC\_GET\_RTC\_SOURCE() ((uint32\_t)(READ\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCSEL)))}}
\DoxyCodeLine{7498 }
\DoxyCodeLine{7499 }
\DoxyCodeLine{7505 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BACKUPRESET\_FORCE()   SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{7506 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_BACKUPRESET\_RELEASE() CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{7507 }
\DoxyCodeLine{7515 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_ENABLE()         SET\_BIT(RCC-\/>CR, RCC\_CR\_PLL1ON)}}
\DoxyCodeLine{7516 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_DISABLE()        CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_PLL1ON)}}
\DoxyCodeLine{7517 }
\DoxyCodeLine{7535 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLCLKOUT\_ENABLE(\_\_RCC\_PLL1ClockOut\_\_)   SET\_BIT(RCC-\/>PLLCFGR, (\_\_RCC\_PLL1ClockOut\_\_))}}
\DoxyCodeLine{7536 }
\DoxyCodeLine{7537 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLCLKOUT\_DISABLE(\_\_RCC\_PLL1ClockOut\_\_)  CLEAR\_BIT(RCC-\/>PLLCFGR, (\_\_RCC\_PLL1ClockOut\_\_))}}
\DoxyCodeLine{7538 }
\DoxyCodeLine{7539 }
\DoxyCodeLine{7545 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLFRACN\_ENABLE()   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL1FRACEN)}}
\DoxyCodeLine{7546 }
\DoxyCodeLine{7547 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLLFRACN\_DISABLE()  CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL1FRACEN)}}
\DoxyCodeLine{7548 }
\DoxyCodeLine{7549 }
\DoxyCodeLine{7591 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSOURCE\_\_, \_\_PLLM1\_\_, \_\_PLLN1\_\_, \_\_PLLP1\_\_, \_\_PLLQ1\_\_,\_\_PLLR1\_\_ ) \(\backslash\)}}
\DoxyCodeLine{7592 \textcolor{preprocessor}{                  do\{ MODIFY\_REG(RCC-\/>PLLCKSELR, (RCC\_PLLCKSELR\_PLLSRC | RCC\_PLLCKSELR\_DIVM1) , ((\_\_RCC\_PLLSOURCE\_\_) | ( (\_\_PLLM1\_\_) <<4U)));  \(\backslash\)}}
\DoxyCodeLine{7593 \textcolor{preprocessor}{                      WRITE\_REG (RCC-\/>PLL1DIVR , ( (((\_\_PLLN1\_\_) -\/ 1U )\& RCC\_PLL1DIVR\_N1) | ((((\_\_PLLP1\_\_) -\/1U ) << 9U) \& RCC\_PLL1DIVR\_P1) | \(\backslash\)}}
\DoxyCodeLine{7594 \textcolor{preprocessor}{                                ((((\_\_PLLQ1\_\_) -\/1U) << 16U)\& RCC\_PLL1DIVR\_Q1) | ((((\_\_PLLR1\_\_) -\/ 1U) << 24U)\& RCC\_PLL1DIVR\_R1))); \(\backslash\)}}
\DoxyCodeLine{7595 \textcolor{preprocessor}{                    \} while(0)}}
\DoxyCodeLine{7596 }
\DoxyCodeLine{7597 }
\DoxyCodeLine{7607 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG(\_\_PLLSOURCE\_\_) MODIFY\_REG(RCC-\/>PLLCKSELR, RCC\_PLLCKSELR\_PLLSRC, (\_\_PLLSOURCE\_\_))}}
\DoxyCodeLine{7608 }
\DoxyCodeLine{7609 }
\DoxyCodeLine{7626 \textcolor{preprocessor}{ \#define  \_\_HAL\_RCC\_PLLFRACN\_CONFIG(\_\_RCC\_PLL1FRACN\_\_) MODIFY\_REG(RCC-\/>PLL1FRACR, RCC\_PLL1FRACR\_FRACN1, (uint32\_t)(\_\_RCC\_PLL1FRACN\_\_) << RCC\_PLL1FRACR\_FRACN1\_Pos)}}
\DoxyCodeLine{7627 }
\DoxyCodeLine{7628 }
\DoxyCodeLine{7638 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_VCIRANGE(\_\_RCC\_PLL1VCIRange\_\_) \(\backslash\)}}
\DoxyCodeLine{7639 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL1RGE, (\_\_RCC\_PLL1VCIRange\_\_))}}
\DoxyCodeLine{7640 }
\DoxyCodeLine{7641 }
\DoxyCodeLine{7652 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_PLL\_VCORANGE(\_\_RCC\_PLL1VCORange\_\_) \(\backslash\)}}
\DoxyCodeLine{7653 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL1VCOSEL, (\_\_RCC\_PLL1VCORange\_\_))}}
\DoxyCodeLine{7654 }
\DoxyCodeLine{7655 }
\DoxyCodeLine{7656 }
\DoxyCodeLine{7665 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE() ((uint32\_t)(RCC-\/>CFGR \& RCC\_CFGR\_SWS))}}
\DoxyCodeLine{7666 }
\DoxyCodeLine{7667 }
\DoxyCodeLine{7677 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_SYSCLK\_CONFIG(\_\_RCC\_SYSCLKSOURCE\_\_) MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_SW, (\_\_RCC\_SYSCLKSOURCE\_\_))}}
\DoxyCodeLine{7678 }
\DoxyCodeLine{7687 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE() ((uint32\_t)(RCC-\/>PLLCKSELR \& RCC\_PLLCKSELR\_PLLSRC))}}
\DoxyCodeLine{7688 }
\DoxyCodeLine{7705 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_, \_\_MCODIV\_\_) \(\backslash\)}}
\DoxyCodeLine{7706 \textcolor{preprocessor}{                 MODIFY\_REG(RCC-\/>CFGR, (RCC\_CFGR\_MCO1 | RCC\_CFGR\_MCO1PRE), ((\_\_MCOCLKSOURCE\_\_) | (\_\_MCODIV\_\_)))}}
\DoxyCodeLine{7707 }
\DoxyCodeLine{7721 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_MCO2\_CONFIG(\_\_MCOCLKSOURCE\_\_, \_\_MCODIV\_\_) \(\backslash\)}}
\DoxyCodeLine{7722 \textcolor{preprocessor}{    MODIFY\_REG(RCC-\/>CFGR, (RCC\_CFGR\_MCO2 | RCC\_CFGR\_MCO2PRE), ((\_\_MCOCLKSOURCE\_\_) | ((\_\_MCODIV\_\_) << 7)));}}
\DoxyCodeLine{7723 }
\DoxyCodeLine{7743 \textcolor{preprocessor}{\#if defined(RCC\_VER\_X)}}
\DoxyCodeLine{7744 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_LSEDRIVE\_\_) \(\backslash\)}}
\DoxyCodeLine{7745 \textcolor{preprocessor}{           do\{                                                                                                                                \(\backslash\)}}
\DoxyCodeLine{7746 \textcolor{preprocessor}{             if((HAL\_GetREVID() <= REV\_ID\_Y) \&\& (((\_\_LSEDRIVE\_\_) == RCC\_LSEDRIVE\_MEDIUMLOW) || ((\_\_LSEDRIVE\_\_) == RCC\_LSEDRIVE\_MEDIUMHIGH)))  \(\backslash\)}}
\DoxyCodeLine{7747 \textcolor{preprocessor}{             \{                                                                                                                                \(\backslash\)}}
\DoxyCodeLine{7748 \textcolor{preprocessor}{              MODIFY\_REG(RCC-\/>BDCR, RCC\_BDCR\_LSEDRV, (\string~(uint32\_t)(\_\_LSEDRIVE\_\_)) \& RCC\_BDCR\_LSEDRV\_Msk);                                      \(\backslash\)}}
\DoxyCodeLine{7749 \textcolor{preprocessor}{             \}                                                                                                                                \(\backslash\)}}
\DoxyCodeLine{7750 \textcolor{preprocessor}{             else                                                                                                                             \(\backslash\)}}
\DoxyCodeLine{7751 \textcolor{preprocessor}{             \{                                                                                                                                \(\backslash\)}}
\DoxyCodeLine{7752 \textcolor{preprocessor}{               MODIFY\_REG(RCC-\/>BDCR, RCC\_BDCR\_LSEDRV, (uint32\_t)(\_\_LSEDRIVE\_\_));                                                              \(\backslash\)}}
\DoxyCodeLine{7753 \textcolor{preprocessor}{             \}                                                                                                                                \(\backslash\)}}
\DoxyCodeLine{7754 \textcolor{preprocessor}{           \} while(0)}}
\DoxyCodeLine{7755 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{7756 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_LSEDRIVE\_\_) \(\backslash\)}}
\DoxyCodeLine{7757 \textcolor{preprocessor}{               MODIFY\_REG(RCC-\/>BDCR, RCC\_BDCR\_LSEDRV, (uint32\_t)(\_\_LSEDRIVE\_\_));}}
\DoxyCodeLine{7758 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*RCC\_VER\_X*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7767 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG(\_\_RCC\_STOPWUCLK\_\_) \(\backslash\)}}
\DoxyCodeLine{7768 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_STOPWUCK, (\_\_RCC\_STOPWUCLK\_\_))}}
\DoxyCodeLine{7769 }
\DoxyCodeLine{7778 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_KERWAKEUPSTOP\_CLK\_CONFIG(\_\_RCC\_STOPKERWUCLK\_\_) \(\backslash\)}}
\DoxyCodeLine{7779 \textcolor{preprocessor}{                  MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_STOPKERWUCK, (\_\_RCC\_STOPKERWUCLK\_\_))}}
\DoxyCodeLine{7780 }
\DoxyCodeLine{7799 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_) SET\_BIT(RCC-\/>CIER, (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{7800 }
\DoxyCodeLine{7815 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_) CLEAR\_BIT(RCC-\/>CIER, (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{7816 }
\DoxyCodeLine{7832 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_) (RCC-\/>CICR = (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{7833 }
\DoxyCodeLine{7850 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_) ((RCC-\/>CIFR \& (\_\_INTERRUPT\_\_)) == (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{7851 }
\DoxyCodeLine{7854 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS() (RCC-\/>RSR |= RCC\_RSR\_RMVF)}}
\DoxyCodeLine{7855 }
\DoxyCodeLine{7856 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{7857 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_CLEAR\_RESET\_FLAGS() (RCC\_C1-\/>RSR |= RCC\_RSR\_RMVF)}}
\DoxyCodeLine{7858 }
\DoxyCodeLine{7859 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_CLEAR\_RESET\_FLAGS() (RCC\_C2-\/>RSR |= RCC\_RSR\_RMVF)}}
\DoxyCodeLine{7860 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7861 }
\DoxyCodeLine{7862 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{7896 \textcolor{preprocessor}{\#define RCC\_FLAG\_MASK  ((uint8\_t)0x1F)}}
\DoxyCodeLine{7897 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_) (((((((\_\_FLAG\_\_) >> 5U) == 1U)? RCC-\/>CR :((((\_\_FLAG\_\_) >> 5U) == 2U) ? RCC-\/>BDCR : \(\backslash\)}}
\DoxyCodeLine{7898 \textcolor{preprocessor}{((((\_\_FLAG\_\_) >> 5U) == 3U)? RCC-\/>CSR : ((((\_\_FLAG\_\_) >> 5U) == 4U)? RCC-\/>RSR :RCC-\/>CIFR))))  \& (1U << ((\_\_FLAG\_\_) \& RCC\_FLAG\_MASK)))!= 0U)? 1U : 0U)}}
\DoxyCodeLine{7899 }
\DoxyCodeLine{7900 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C1\_GET\_FLAG(\_\_FLAG\_\_) (((((((\_\_FLAG\_\_) >> 5U) == 1U)? RCC-\/>CR :((((\_\_FLAG\_\_) >> 5U) == 2U) ? RCC-\/>BDCR : \(\backslash\)}}
\DoxyCodeLine{7901 \textcolor{preprocessor}{((((\_\_FLAG\_\_) >> 5U) == 3U)? RCC-\/>CSR : ((((\_\_FLAG\_\_) >> 5U) == 4U)? RCC\_C1-\/>RSR :RCC-\/>CIFR))))  \& (1U << ((\_\_FLAG\_\_) \& RCC\_FLAG\_MASK)))!= 0U)? 1U : 0U)}}
\DoxyCodeLine{7902 }
\DoxyCodeLine{7903 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_C2\_GET\_FLAG(\_\_FLAG\_\_) (((((((\_\_FLAG\_\_) >> 5U) == 1U)? RCC-\/>CR :((((\_\_FLAG\_\_) >> 5U) == 2U) ? RCC-\/>BDCR : \(\backslash\)}}
\DoxyCodeLine{7904 \textcolor{preprocessor}{((((\_\_FLAG\_\_) >> 5U) == 3U)? RCC-\/>CSR : ((((\_\_FLAG\_\_) >> 5U) == 4U)? RCC\_C2-\/>RSR :RCC-\/>CIFR))))  \& (1U << ((\_\_FLAG\_\_) \& RCC\_FLAG\_MASK)))!= 0U)? 1U : 0U)}}
\DoxyCodeLine{7905 }
\DoxyCodeLine{7906 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{7907 }
\DoxyCodeLine{7942 \textcolor{preprocessor}{\#define RCC\_FLAG\_MASK  ((uint8\_t)0x1F)}}
\DoxyCodeLine{7943 \textcolor{preprocessor}{\#define \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_) (((((((\_\_FLAG\_\_) >> 5U) == 1U)? RCC-\/>CR :((((\_\_FLAG\_\_) >> 5U) == 2U) ? RCC-\/>BDCR : \(\backslash\)}}
\DoxyCodeLine{7944 \textcolor{preprocessor}{((((\_\_FLAG\_\_) >> 5U) == 3U)? RCC-\/>CSR : ((((\_\_FLAG\_\_) >> 5U) == 4U)? RCC-\/>RSR :RCC-\/>CIFR))))  \& (1UL << ((\_\_FLAG\_\_) \& RCC\_FLAG\_MASK)))!= 0U)? 1U : 0U)}}
\DoxyCodeLine{7945 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7946 }
\DoxyCodeLine{7951 \textcolor{preprocessor}{\#define RCC\_GET\_PLL\_OSCSOURCE() ((RCC-\/>PLLCKSELR \& RCC\_PLLCKSELR\_PLLSRC) >> RCC\_PLLCKSELR\_PLLSRC\_Pos)}}
\DoxyCodeLine{7952 }
\DoxyCodeLine{7957 \textcolor{comment}{/* Include RCC HAL Extension module */}}
\DoxyCodeLine{7958 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h}{stm32h7xx\_hal\_rcc\_ex.h}}"{}}}
\DoxyCodeLine{7959 }
\DoxyCodeLine{7960 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{7968 \textcolor{comment}{/* Initialization and de-\/initialization functions  ******************************/}}
\DoxyCodeLine{7969 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{7970 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCC\_OscConfig(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}} *RCC\_OscInitStruct);}
\DoxyCodeLine{7971 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_RCC\_ClockConfig(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}} *RCC\_ClkInitStruct, uint32\_t FLatency);}
\DoxyCodeLine{7972 }
\DoxyCodeLine{7980 \textcolor{comment}{/* Peripheral Control functions  ************************************************/}}
\DoxyCodeLine{7981 \textcolor{keywordtype}{void}     HAL\_RCC\_MCOConfig(uint32\_t RCC\_MCOx, uint32\_t RCC\_MCOSource, uint32\_t RCC\_MCODiv);}
\DoxyCodeLine{7982 \textcolor{keywordtype}{void}     HAL\_RCC\_EnableCSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{7983 \textcolor{keywordtype}{void}     HAL\_RCC\_DisableCSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{7984 uint32\_t HAL\_RCC\_GetSysClockFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{7985 uint32\_t HAL\_RCC\_GetHCLKFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{7986 uint32\_t HAL\_RCC\_GetPCLK1Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{7987 uint32\_t HAL\_RCC\_GetPCLK2Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{7988 \textcolor{keywordtype}{void}     HAL\_RCC\_GetOscConfig(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}} *RCC\_OscInitStruct);}
\DoxyCodeLine{7989 \textcolor{keywordtype}{void}     HAL\_RCC\_GetClockConfig(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}} *RCC\_ClkInitStruct, uint32\_t *pFLatency);}
\DoxyCodeLine{7990 \textcolor{comment}{/* CSS NMI IRQ handler */}}
\DoxyCodeLine{7991 \textcolor{keywordtype}{void}     HAL\_RCC\_NMI\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{7992 \textcolor{comment}{/* User Callbacks in non blocking mode (IT mode) */}}
\DoxyCodeLine{7993 \textcolor{keywordtype}{void}     HAL\_RCC\_CCSCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{7994 }
\DoxyCodeLine{8003 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{8004 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{8005 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{8010 \textcolor{preprocessor}{\#define HSE\_TIMEOUT\_VALUE          HSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{8011 \textcolor{preprocessor}{\#define HSI\_TIMEOUT\_VALUE          (2U)    }\textcolor{comment}{/* 2 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8012 \textcolor{preprocessor}{\#define HSI48\_TIMEOUT\_VALUE        (2U)    }\textcolor{comment}{/* 2 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8013 \textcolor{preprocessor}{\#define CSI\_TIMEOUT\_VALUE          (2U)    }\textcolor{comment}{/* 2 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8014 \textcolor{preprocessor}{\#define LSI\_TIMEOUT\_VALUE          (2U)    }\textcolor{comment}{/* 2 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8015 \textcolor{preprocessor}{\#define PLL\_TIMEOUT\_VALUE          (2U)    }\textcolor{comment}{/* 2 ms */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8016 \textcolor{preprocessor}{\#define CLOCKSWITCH\_TIMEOUT\_VALUE  (5000U) }\textcolor{comment}{/* 5 s  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8017 \textcolor{preprocessor}{\#define RCC\_DBP\_TIMEOUT\_VALUE      (100U)}}
\DoxyCodeLine{8018 \textcolor{preprocessor}{\#define RCC\_LSE\_TIMEOUT\_VALUE      LSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{8019 }
\DoxyCodeLine{8024 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{8033 \textcolor{preprocessor}{\#define IS\_RCC\_OSCILLATORTYPE(OSCILLATOR) (((OSCILLATOR) == RCC\_OSCILLATORTYPE\_NONE)                           || \(\backslash\)}}
\DoxyCodeLine{8034 \textcolor{preprocessor}{                                           (((OSCILLATOR) \& RCC\_OSCILLATORTYPE\_HSE) == RCC\_OSCILLATORTYPE\_HSE) || \(\backslash\)}}
\DoxyCodeLine{8035 \textcolor{preprocessor}{                                           (((OSCILLATOR) \& RCC\_OSCILLATORTYPE\_HSI) == RCC\_OSCILLATORTYPE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{8036 \textcolor{preprocessor}{                                           (((OSCILLATOR) \& RCC\_OSCILLATORTYPE\_CSI) == RCC\_OSCILLATORTYPE\_CSI) || \(\backslash\)}}
\DoxyCodeLine{8037 \textcolor{preprocessor}{                                           (((OSCILLATOR) \& RCC\_OSCILLATORTYPE\_LSI) == RCC\_OSCILLATORTYPE\_LSI) || \(\backslash\)}}
\DoxyCodeLine{8038 \textcolor{preprocessor}{                                           (((OSCILLATOR) \& RCC\_OSCILLATORTYPE\_LSE) == RCC\_OSCILLATORTYPE\_LSE) || \(\backslash\)}}
\DoxyCodeLine{8039 \textcolor{preprocessor}{                                           (((OSCILLATOR) \& RCC\_OSCILLATORTYPE\_HSI48) == RCC\_OSCILLATORTYPE\_HSI48))}}
\DoxyCodeLine{8040 }
\DoxyCodeLine{8041 \textcolor{preprocessor}{\#if defined(RCC\_CR\_HSEEXT)}}
\DoxyCodeLine{8042 \textcolor{preprocessor}{\#define IS\_RCC\_HSE(HSE) (((HSE) == RCC\_HSE\_OFF) || ((HSE) == RCC\_HSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{8043 \textcolor{preprocessor}{                         ((HSE) == RCC\_HSE\_BYPASS) || ((HSE) == RCC\_HSE\_BYPASS\_DIGITAL))}}
\DoxyCodeLine{8044 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{8045 \textcolor{preprocessor}{\#define IS\_RCC\_HSE(HSE) (((HSE) == RCC\_HSE\_OFF) || ((HSE) == RCC\_HSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{8046 \textcolor{preprocessor}{                         ((HSE) == RCC\_HSE\_BYPASS))}}
\DoxyCodeLine{8047 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CR\_HSEEXT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8048 }
\DoxyCodeLine{8049 \textcolor{preprocessor}{\#if defined(RCC\_BDCR\_LSEEXT)}}
\DoxyCodeLine{8050 \textcolor{preprocessor}{\#define IS\_RCC\_LSE(LSE) (((LSE) == RCC\_LSE\_OFF) || ((LSE) == RCC\_LSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{8051 \textcolor{preprocessor}{                         ((LSE) == RCC\_LSE\_BYPASS) || ((LSE) == RCC\_LSE\_BYPASS\_DIGITAL))}}
\DoxyCodeLine{8052 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{8053 \textcolor{preprocessor}{\#define IS\_RCC\_LSE(LSE) (((LSE) == RCC\_LSE\_OFF) || ((LSE) == RCC\_LSE\_ON) || \(\backslash\)}}
\DoxyCodeLine{8054 \textcolor{preprocessor}{                         ((LSE) == RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{8055 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_BDCR\_LSEEXT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8056 }
\DoxyCodeLine{8057 \textcolor{preprocessor}{\#define IS\_RCC\_HSI(HSI) (((HSI) == RCC\_HSI\_OFF) || ((HSI) == RCC\_HSI\_ON)    || \(\backslash\)}}
\DoxyCodeLine{8058 \textcolor{preprocessor}{                         ((HSI) == RCC\_HSI\_DIV1) || ((HSI) == RCC\_HSI\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{8059 \textcolor{preprocessor}{                         ((HSI) == RCC\_HSI\_DIV4) || ((HSI) == RCC\_HSI\_DIV8))}}
\DoxyCodeLine{8060 }
\DoxyCodeLine{8061 \textcolor{preprocessor}{\#define IS\_RCC\_HSI48(HSI48) (((HSI48) == RCC\_HSI48\_OFF) || ((HSI48) == RCC\_HSI48\_ON))}}
\DoxyCodeLine{8062 }
\DoxyCodeLine{8063 \textcolor{preprocessor}{\#define IS\_RCC\_LSI(LSI) (((LSI) == RCC\_LSI\_OFF) || ((LSI) == RCC\_LSI\_ON))}}
\DoxyCodeLine{8064 }
\DoxyCodeLine{8065 \textcolor{preprocessor}{\#define IS\_RCC\_CSI(CSI) (((CSI) == RCC\_CSI\_OFF) || ((CSI) == RCC\_CSI\_ON))}}
\DoxyCodeLine{8066 }
\DoxyCodeLine{8067 \textcolor{preprocessor}{\#define IS\_RCC\_PLL(PLL) (((PLL) == RCC\_PLL\_NONE) ||((PLL) == RCC\_PLL\_OFF) || \(\backslash\)}}
\DoxyCodeLine{8068 \textcolor{preprocessor}{                         ((PLL) == RCC\_PLL\_ON))}}
\DoxyCodeLine{8069 }
\DoxyCodeLine{8070 \textcolor{preprocessor}{\#define IS\_RCC\_PLLSOURCE(SOURCE) (((SOURCE) == RCC\_PLLSOURCE\_CSI)  || \(\backslash\)}}
\DoxyCodeLine{8071 \textcolor{preprocessor}{                                  ((SOURCE) == RCC\_PLLSOURCE\_HSI)  || \(\backslash\)}}
\DoxyCodeLine{8072 \textcolor{preprocessor}{                                  ((SOURCE) == RCC\_PLLSOURCE\_NONE) || \(\backslash\)}}
\DoxyCodeLine{8073 \textcolor{preprocessor}{                                  ((SOURCE) == RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{8074 }
\DoxyCodeLine{8075 \textcolor{preprocessor}{\#define IS\_RCC\_PLLRGE\_VALUE(VALUE) (((VALUE) == RCC\_PLL1VCIRANGE\_0) || \(\backslash\)}}
\DoxyCodeLine{8076 \textcolor{preprocessor}{                                    ((VALUE) == RCC\_PLL1VCIRANGE\_1) || \(\backslash\)}}
\DoxyCodeLine{8077 \textcolor{preprocessor}{                                    ((VALUE) == RCC\_PLL1VCIRANGE\_2) || \(\backslash\)}}
\DoxyCodeLine{8078 \textcolor{preprocessor}{                                    ((VALUE) == RCC\_PLL1VCIRANGE\_3))}}
\DoxyCodeLine{8079 }
\DoxyCodeLine{8080 \textcolor{preprocessor}{\#define IS\_RCC\_PLLVCO\_VALUE(VALUE) (((VALUE) == RCC\_PLL1VCOWIDE) || ((VALUE) == RCC\_PLL1VCOMEDIUM))}}
\DoxyCodeLine{8081 }
\DoxyCodeLine{8082 \textcolor{preprocessor}{\#define IS\_RCC\_PLLFRACN\_VALUE(VALUE) ((VALUE) <= 8191U)}}
\DoxyCodeLine{8083 }
\DoxyCodeLine{8084 \textcolor{preprocessor}{\#define IS\_RCC\_PLLM\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 63U))}}
\DoxyCodeLine{8085 \textcolor{preprocessor}{\#if !defined(RCC\_VER\_2\_0)}}
\DoxyCodeLine{8086 \textcolor{preprocessor}{\#define IS\_RCC\_PLLN\_VALUE(VALUE) ((4U <= (VALUE)) \&\& ((VALUE) <= 512U))}}
\DoxyCodeLine{8087 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{8088 \textcolor{preprocessor}{\#define IS\_RCC\_PLLN\_VALUE(VALUE) ((8U <= (VALUE)) \&\& ((VALUE) <= 420U))}}
\DoxyCodeLine{8089 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !RCC\_VER\_2\_0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8090 \textcolor{preprocessor}{\#define IS\_RCC\_PLLP\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 128U))}}
\DoxyCodeLine{8091 \textcolor{preprocessor}{\#define IS\_RCC\_PLLQ\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 128U))}}
\DoxyCodeLine{8092 \textcolor{preprocessor}{\#define IS\_RCC\_PLLR\_VALUE(VALUE) ((1U <= (VALUE)) \&\& ((VALUE) <= 128U))}}
\DoxyCodeLine{8093 }
\DoxyCodeLine{8094 \textcolor{preprocessor}{\#define IS\_RCC\_PLLCLOCKOUT\_VALUE(VALUE) (((VALUE) == RCC\_PLL1\_DIVP) || \(\backslash\)}}
\DoxyCodeLine{8095 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLL1\_DIVQ) || \(\backslash\)}}
\DoxyCodeLine{8096 \textcolor{preprocessor}{                                         ((VALUE) == RCC\_PLL1\_DIVR))}}
\DoxyCodeLine{8097 }
\DoxyCodeLine{8098 \textcolor{preprocessor}{\#define IS\_RCC\_CLOCKTYPE(CLK) ((1U <= (CLK)) \&\& ((CLK) <= 0x3FU))}}
\DoxyCodeLine{8099 }
\DoxyCodeLine{8100 \textcolor{preprocessor}{\#define IS\_RCC\_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC\_SYSCLKSOURCE\_CSI) || \(\backslash\)}}
\DoxyCodeLine{8101 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_SYSCLKSOURCE\_HSI) || \(\backslash\)}}
\DoxyCodeLine{8102 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_SYSCLKSOURCE\_HSE) || \(\backslash\)}}
\DoxyCodeLine{8103 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_SYSCLKSOURCE\_PLLCLK))}}
\DoxyCodeLine{8104 }
\DoxyCodeLine{8105 \textcolor{preprocessor}{\#define IS\_RCC\_SYSCLK(SYSCLK) (((SYSCLK) == RCC\_SYSCLK\_DIV1)   || ((SYSCLK) == RCC\_SYSCLK\_DIV2)   || \(\backslash\)}}
\DoxyCodeLine{8106 \textcolor{preprocessor}{                               ((SYSCLK) == RCC\_SYSCLK\_DIV4)   || ((SYSCLK) == RCC\_SYSCLK\_DIV8)   || \(\backslash\)}}
\DoxyCodeLine{8107 \textcolor{preprocessor}{                               ((SYSCLK) == RCC\_SYSCLK\_DIV16)  || ((SYSCLK) == RCC\_SYSCLK\_DIV64)  || \(\backslash\)}}
\DoxyCodeLine{8108 \textcolor{preprocessor}{                               ((SYSCLK) == RCC\_SYSCLK\_DIV128) || ((SYSCLK) == RCC\_SYSCLK\_DIV256) || \(\backslash\)}}
\DoxyCodeLine{8109 \textcolor{preprocessor}{                               ((SYSCLK) == RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{8110 }
\DoxyCodeLine{8111 }
\DoxyCodeLine{8112 \textcolor{preprocessor}{\#define IS\_RCC\_HCLK(HCLK) (((HCLK) == RCC\_HCLK\_DIV1)   || ((HCLK) == RCC\_HCLK\_DIV2)   || \(\backslash\)}}
\DoxyCodeLine{8113 \textcolor{preprocessor}{                           ((HCLK) == RCC\_HCLK\_DIV4)   || ((HCLK) == RCC\_HCLK\_DIV8)   || \(\backslash\)}}
\DoxyCodeLine{8114 \textcolor{preprocessor}{                           ((HCLK) == RCC\_HCLK\_DIV16)  || ((HCLK) == RCC\_HCLK\_DIV64)  || \(\backslash\)}}
\DoxyCodeLine{8115 \textcolor{preprocessor}{                           ((HCLK) == RCC\_HCLK\_DIV128) || ((HCLK) == RCC\_HCLK\_DIV256) || \(\backslash\)}}
\DoxyCodeLine{8116 \textcolor{preprocessor}{                           ((HCLK) == RCC\_HCLK\_DIV512))}}
\DoxyCodeLine{8117 }
\DoxyCodeLine{8118 \textcolor{preprocessor}{\#define IS\_RCC\_CDPCLK1(CDPCLK1) (((CDPCLK1) == RCC\_APB3\_DIV1) || ((CDPCLK1) == RCC\_APB3\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{8119 \textcolor{preprocessor}{                                 ((CDPCLK1) == RCC\_APB3\_DIV4) || ((CDPCLK1) == RCC\_APB3\_DIV8) || \(\backslash\)}}
\DoxyCodeLine{8120 \textcolor{preprocessor}{                                 ((CDPCLK1) == RCC\_APB3\_DIV16))}}
\DoxyCodeLine{8121 }
\DoxyCodeLine{8122 \textcolor{preprocessor}{\#define IS\_RCC\_D1PCLK1 IS\_RCC\_CDPCLK1  }\textcolor{comment}{/* for legacy compatibility between H7 lines */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8123 }
\DoxyCodeLine{8124 \textcolor{preprocessor}{\#define IS\_RCC\_PCLK1(PCLK1) (((PCLK1) == RCC\_APB1\_DIV1) || ((PCLK1) == RCC\_APB1\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{8125 \textcolor{preprocessor}{                             ((PCLK1) == RCC\_APB1\_DIV4) || ((PCLK1) == RCC\_APB1\_DIV8) || \(\backslash\)}}
\DoxyCodeLine{8126 \textcolor{preprocessor}{                            ((PCLK1) == RCC\_APB1\_DIV16))}}
\DoxyCodeLine{8127 }
\DoxyCodeLine{8128 \textcolor{preprocessor}{\#define IS\_RCC\_PCLK2(PCLK2) (((PCLK2) == RCC\_APB2\_DIV1) || ((PCLK2) == RCC\_APB2\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{8129 \textcolor{preprocessor}{                             ((PCLK2) == RCC\_APB2\_DIV4) || ((PCLK2) == RCC\_APB2\_DIV8) || \(\backslash\)}}
\DoxyCodeLine{8130 \textcolor{preprocessor}{                             ((PCLK2) == RCC\_APB2\_DIV16))}}
\DoxyCodeLine{8131 }
\DoxyCodeLine{8132 \textcolor{preprocessor}{\#define IS\_RCC\_SRDPCLK1(SRDPCLK1) (((SRDPCLK1) == RCC\_APB4\_DIV1) || ((SRDPCLK1) == RCC\_APB4\_DIV2) || \(\backslash\)}}
\DoxyCodeLine{8133 \textcolor{preprocessor}{                                  ((SRDPCLK1) == RCC\_APB4\_DIV4)  || ((SRDPCLK1) == RCC\_APB4\_DIV8) || \(\backslash\)}}
\DoxyCodeLine{8134 \textcolor{preprocessor}{                                  ((SRDPCLK1) == RCC\_APB4\_DIV16))}}
\DoxyCodeLine{8135 }
\DoxyCodeLine{8136 \textcolor{preprocessor}{\#define IS\_RCC\_D3PCLK1 IS\_RCC\_SRDPCLK1 }\textcolor{comment}{/* for legacy compatibility between H7 lines*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{8137 }
\DoxyCodeLine{8138 \textcolor{preprocessor}{\#define IS\_RCC\_RTCCLKSOURCE(SOURCE) (((SOURCE) == RCC\_RTCCLKSOURCE\_LSE)       || ((SOURCE) == RCC\_RTCCLKSOURCE\_LSI)       || \(\backslash\)}}
\DoxyCodeLine{8139 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV2)  || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV3)  || \(\backslash\)}}
\DoxyCodeLine{8140 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV4)  || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV5)  || \(\backslash\)}}
\DoxyCodeLine{8141 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV6)  || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV7)  || \(\backslash\)}}
\DoxyCodeLine{8142 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV8)  || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV9)  || \(\backslash\)}}
\DoxyCodeLine{8143 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV10) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV11) || \(\backslash\)}}
\DoxyCodeLine{8144 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV12) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV13) || \(\backslash\)}}
\DoxyCodeLine{8145 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV14) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV15) || \(\backslash\)}}
\DoxyCodeLine{8146 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV16) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV17) || \(\backslash\)}}
\DoxyCodeLine{8147 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV18) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV19) || \(\backslash\)}}
\DoxyCodeLine{8148 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV20) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV21) || \(\backslash\)}}
\DoxyCodeLine{8149 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV22) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV23) || \(\backslash\)}}
\DoxyCodeLine{8150 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV24) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV25) || \(\backslash\)}}
\DoxyCodeLine{8151 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV26) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV27) || \(\backslash\)}}
\DoxyCodeLine{8152 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV28) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV29) || \(\backslash\)}}
\DoxyCodeLine{8153 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV30) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV31) || \(\backslash\)}}
\DoxyCodeLine{8154 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV32) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV33) || \(\backslash\)}}
\DoxyCodeLine{8155 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV34) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV35) || \(\backslash\)}}
\DoxyCodeLine{8156 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV36) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV37) || \(\backslash\)}}
\DoxyCodeLine{8157 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV38) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV39) || \(\backslash\)}}
\DoxyCodeLine{8158 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV40) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV41) || \(\backslash\)}}
\DoxyCodeLine{8159 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV42) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV43) || \(\backslash\)}}
\DoxyCodeLine{8160 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV44) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV45) || \(\backslash\)}}
\DoxyCodeLine{8161 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV46) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV47) || \(\backslash\)}}
\DoxyCodeLine{8162 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV48) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV49) || \(\backslash\)}}
\DoxyCodeLine{8163 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV50) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV51) || \(\backslash\)}}
\DoxyCodeLine{8164 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV52) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV53) || \(\backslash\)}}
\DoxyCodeLine{8165 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV54) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV55) || \(\backslash\)}}
\DoxyCodeLine{8166 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV56) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV57) || \(\backslash\)}}
\DoxyCodeLine{8167 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV58) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV59) || \(\backslash\)}}
\DoxyCodeLine{8168 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV60) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV61) || \(\backslash\)}}
\DoxyCodeLine{8169 \textcolor{preprocessor}{                                     ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV62) || ((SOURCE) == RCC\_RTCCLKSOURCE\_HSE\_DIV63))}}
\DoxyCodeLine{8170 }
\DoxyCodeLine{8171 \textcolor{preprocessor}{\#define IS\_RCC\_MCO(MCOx) (((MCOx) == RCC\_MCO1) || ((MCOx) == RCC\_MCO2))}}
\DoxyCodeLine{8172 }
\DoxyCodeLine{8173 \textcolor{preprocessor}{\#define IS\_RCC\_MCO1SOURCE(SOURCE) (((SOURCE) == RCC\_MCO1SOURCE\_HSI) || ((SOURCE) == RCC\_MCO1SOURCE\_LSE)       || \(\backslash\)}}
\DoxyCodeLine{8174 \textcolor{preprocessor}{                                   ((SOURCE) == RCC\_MCO1SOURCE\_HSE) || ((SOURCE) == RCC\_MCO1SOURCE\_PLL1QCLK)  || \(\backslash\)}}
\DoxyCodeLine{8175 \textcolor{preprocessor}{                                   ((SOURCE) == RCC\_MCO1SOURCE\_HSI48))}}
\DoxyCodeLine{8176 }
\DoxyCodeLine{8177 \textcolor{preprocessor}{\#define IS\_RCC\_MCO2SOURCE(SOURCE) (((SOURCE) == RCC\_MCO2SOURCE\_SYSCLK)    || ((SOURCE) == RCC\_MCO2SOURCE\_PLL2PCLK) || \(\backslash\)}}
\DoxyCodeLine{8178 \textcolor{preprocessor}{                                   ((SOURCE) == RCC\_MCO2SOURCE\_HSE)       || ((SOURCE) == RCC\_MCO2SOURCE\_PLLCLK)   || \(\backslash\)}}
\DoxyCodeLine{8179 \textcolor{preprocessor}{                                   ((SOURCE) == RCC\_MCO2SOURCE\_CSICLK)    || ((SOURCE) == RCC\_MCO2SOURCE\_LSICLK))}}
\DoxyCodeLine{8180 }
\DoxyCodeLine{8181 \textcolor{preprocessor}{\#define IS\_RCC\_MCODIV(DIV) (((DIV) == RCC\_MCODIV\_1)  || ((DIV) == RCC\_MCODIV\_2)   || \(\backslash\)}}
\DoxyCodeLine{8182 \textcolor{preprocessor}{                            ((DIV) == RCC\_MCODIV\_3)  || ((DIV) == RCC\_MCODIV\_4)   || \(\backslash\)}}
\DoxyCodeLine{8183 \textcolor{preprocessor}{                            ((DIV) == RCC\_MCODIV\_5)  || ((DIV) == RCC\_MCODIV\_6)   || \(\backslash\)}}
\DoxyCodeLine{8184 \textcolor{preprocessor}{                            ((DIV) == RCC\_MCODIV\_7)  || ((DIV) == RCC\_MCODIV\_8)   || \(\backslash\)}}
\DoxyCodeLine{8185 \textcolor{preprocessor}{                            ((DIV) == RCC\_MCODIV\_9)  || ((DIV) == RCC\_MCODIV\_10)  || \(\backslash\)}}
\DoxyCodeLine{8186 \textcolor{preprocessor}{                            ((DIV) == RCC\_MCODIV\_11) || ((DIV) == RCC\_MCODIV\_12)  || \(\backslash\)}}
\DoxyCodeLine{8187 \textcolor{preprocessor}{                            ((DIV) == RCC\_MCODIV\_13) || ((DIV) == RCC\_MCODIV\_14)  || \(\backslash\)}}
\DoxyCodeLine{8188 \textcolor{preprocessor}{                            ((DIV) == RCC\_MCODIV\_15))}}
\DoxyCodeLine{8189 }
\DoxyCodeLine{8190 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{8191 \textcolor{preprocessor}{\#define IS\_RCC\_FLAG(FLAG) (((FLAG) == RCC\_FLAG\_HSIRDY)    || ((FLAG) == RCC\_FLAG\_CSIRDY)  || \(\backslash\)}}
\DoxyCodeLine{8192 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_HSI48RDY)  || ((FLAG) == RCC\_FLAG\_HSERDY)  || \(\backslash\)}}
\DoxyCodeLine{8193 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_D1CKRDY)   || ((FLAG) == RCC\_FLAG\_D2CKRDY) || \(\backslash\)}}
\DoxyCodeLine{8194 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_PLLRDY)    || ((FLAG) == RCC\_FLAG\_PLL2RDY) || \(\backslash\)}}
\DoxyCodeLine{8195 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_PLL3RDY)   || ((FLAG) == RCC\_FLAG\_LSERDY)  || \(\backslash\)}}
\DoxyCodeLine{8196 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_LSIRDY)    || \(\backslash\)}}
\DoxyCodeLine{8197 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_C1RST)     || ((FLAG) == RCC\_FLAG\_C2RST)   || \(\backslash\)}}
\DoxyCodeLine{8198 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_SFTR2ST)   || ((FLAG) == RCC\_FLAG\_WWDG2RST)|| \(\backslash\)}}
\DoxyCodeLine{8199 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_IWDG2RST)  || ((FLAG) == RCC\_FLAG\_D1RST)   || \(\backslash\)}}
\DoxyCodeLine{8200 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_D2RST)     || ((FLAG) == RCC\_FLAG\_BORRST)  || \(\backslash\)}}
\DoxyCodeLine{8201 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_PINRST)    || ((FLAG) == RCC\_FLAG\_PORRST)  || \(\backslash\)}}
\DoxyCodeLine{8202 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_SFTR1ST)   || ((FLAG) == RCC\_FLAG\_IWDG1RST)|| \(\backslash\)}}
\DoxyCodeLine{8203 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_WWDG1RST)  || ((FLAG) == RCC\_FLAG\_LPWR1RST)|| \(\backslash\)}}
\DoxyCodeLine{8204 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_LPWR2RST)  || ((FLAG) == RCC\_FLAG\_HSIDIV))}}
\DoxyCodeLine{8205 }
\DoxyCodeLine{8206 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{8207 }
\DoxyCodeLine{8208 \textcolor{preprocessor}{\#if defined(RCC\_CR\_D2CKRDY)}}
\DoxyCodeLine{8209 \textcolor{preprocessor}{\#define IS\_RCC\_FLAG(FLAG) (((FLAG) == RCC\_FLAG\_HSIRDY)    || ((FLAG) == RCC\_FLAG\_CSIRDY)  || \(\backslash\)}}
\DoxyCodeLine{8210 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_HSI48RDY)  || ((FLAG) == RCC\_FLAG\_HSERDY)  || \(\backslash\)}}
\DoxyCodeLine{8211 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_D1CKRDY)   || ((FLAG) == RCC\_FLAG\_D2CKRDY) || \(\backslash\)}}
\DoxyCodeLine{8212 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_PLLRDY)    || ((FLAG) == RCC\_FLAG\_PLL2RDY) || \(\backslash\)}}
\DoxyCodeLine{8213 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_PLL3RDY)   || ((FLAG) == RCC\_FLAG\_LSERDY)  || \(\backslash\)}}
\DoxyCodeLine{8214 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_LSIRDY)    || \(\backslash\)}}
\DoxyCodeLine{8215 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_CPURST)    || ((FLAG) == RCC\_FLAG\_D1RST)   || \(\backslash\)}}
\DoxyCodeLine{8216 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_D2RST)     || ((FLAG) == RCC\_FLAG\_BORRST)  || \(\backslash\)}}
\DoxyCodeLine{8217 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_PINRST)    || ((FLAG) == RCC\_FLAG\_PORRST)  || \(\backslash\)}}
\DoxyCodeLine{8218 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_SFTRST)    || ((FLAG) == RCC\_FLAG\_IWDG1RST)|| \(\backslash\)}}
\DoxyCodeLine{8219 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_WWDG1RST)  || ((FLAG) == RCC\_FLAG\_LPWR1RST)|| \(\backslash\)}}
\DoxyCodeLine{8220 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_LPWR2RST)  || ((FLAG) == RCC\_FLAG\_HSIDIV ))}}
\DoxyCodeLine{8221 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{8222 \textcolor{preprocessor}{\#define IS\_RCC\_FLAG(FLAG) (((FLAG) == RCC\_FLAG\_HSIRDY)    || ((FLAG) == RCC\_FLAG\_CSIRDY)  || \(\backslash\)}}
\DoxyCodeLine{8223 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_HSI48RDY)  || ((FLAG) == RCC\_FLAG\_HSERDY)  || \(\backslash\)}}
\DoxyCodeLine{8224 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_CPUCKRDY)  || ((FLAG) == RCC\_FLAG\_CDCKRDY) || \(\backslash\)}}
\DoxyCodeLine{8225 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_PLLRDY)    || ((FLAG) == RCC\_FLAG\_PLL2RDY) || \(\backslash\)}}
\DoxyCodeLine{8226 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_PLL3RDY)   || ((FLAG) == RCC\_FLAG\_LSERDY)  || \(\backslash\)}}
\DoxyCodeLine{8227 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_LSIRDY)    || \(\backslash\)}}
\DoxyCodeLine{8228 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_CDRST)     || ((FLAG) == RCC\_FLAG\_BORRST)  || \(\backslash\)}}
\DoxyCodeLine{8229 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_PINRST)    || ((FLAG) == RCC\_FLAG\_PORRST)  || \(\backslash\)}}
\DoxyCodeLine{8230 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_SFTRST)    || ((FLAG) == RCC\_FLAG\_IWDG1RST)|| \(\backslash\)}}
\DoxyCodeLine{8231 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_WWDG1RST)  || ((FLAG) == RCC\_FLAG\_LPWR1RST)|| \(\backslash\)}}
\DoxyCodeLine{8232 \textcolor{preprocessor}{                           ((FLAG) == RCC\_FLAG\_LPWR2RST)  || ((FLAG) == RCC\_FLAG\_HSIDIV ))}}
\DoxyCodeLine{8233 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CR\_D2CKRDY */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8234 }
\DoxyCodeLine{8235 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{8236 }
\DoxyCodeLine{8237 \textcolor{preprocessor}{\#define IS\_RCC\_HSICALIBRATION\_VALUE(VALUE) ((VALUE) <= 0x7FU)}}
\DoxyCodeLine{8238 \textcolor{preprocessor}{\#define IS\_RCC\_CSICALIBRATION\_VALUE(VALUE) ((VALUE) <= 0x3FU)}}
\DoxyCodeLine{8239 }
\DoxyCodeLine{8240 \textcolor{preprocessor}{\#define IS\_RCC\_STOP\_WAKEUPCLOCK(SOURCE) (((SOURCE) == RCC\_STOP\_WAKEUPCLOCK\_CSI) || \(\backslash\)}}
\DoxyCodeLine{8241 \textcolor{preprocessor}{                                         ((SOURCE) == RCC\_STOP\_WAKEUPCLOCK\_HSI))}}
\DoxyCodeLine{8242 }
\DoxyCodeLine{8243 \textcolor{preprocessor}{\#define IS\_RCC\_STOP\_KERWAKEUPCLOCK(SOURCE) (((SOURCE) == RCC\_STOP\_KERWAKEUPCLOCK\_CSI) || \(\backslash\)}}
\DoxyCodeLine{8244 \textcolor{preprocessor}{                                          ((SOURCE) == RCC\_STOP\_KERWAKEUPCLOCK\_HSI))}}
\DoxyCodeLine{8260 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{8261 \}}
\DoxyCodeLine{8262 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{8263 }
\DoxyCodeLine{8264 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7xx\_HAL\_RCC\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8265 }

\end{DoxyCode}
