<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DivideFrecuencia.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Master_5MHZ.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Master_5MHZ.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Master_5MHZ.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Master_5MHZ.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Master_5MHZ.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Master_5MHZ.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Master_5MHZ.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Master_5MHZ.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Master_5MHZ_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Master_5MHZ_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Master_5MHZ_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes0_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tes0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tes0_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes0_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1570562811" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1570562811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570562937" xil_pn:in_ck="-2398883691821378581" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1570562937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Master_5MHZ.vhd"/>
      <outfile xil_pn:name="tes0.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1570562811" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6237248606607417650" xil_pn:start_ts="1570562811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570562811" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6662369787539102128" xil_pn:start_ts="1570562811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570562811" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1496530579554117729" xil_pn:start_ts="1570562811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570562941" xil_pn:in_ck="-2398883691821378581" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1570562941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Master_5MHZ.vhd"/>
      <outfile xil_pn:name="tes0.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1570562944" xil_pn:in_ck="-2398883691821378581" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7739095985555597372" xil_pn:start_ts="1570562941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes0_beh.prj"/>
      <outfile xil_pn:name="tes0_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1570562945" xil_pn:in_ck="6085440581904338475" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="161940934464927825" xil_pn:start_ts="1570562944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes0_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1570561543" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1570561543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570561543" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="264488861482219152" xil_pn:start_ts="1570561543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570561543" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1496530579554117729" xil_pn:start_ts="1570561543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570561543" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1570561543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570561543" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1724246727376461010" xil_pn:start_ts="1570561543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570561543" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1570561543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570561543" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6940801081317791255" xil_pn:start_ts="1570561543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570562926" xil_pn:in_ck="-2952659329648418529" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8643568436249860232" xil_pn:start_ts="1570562912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Master_5MHZ.lso"/>
      <outfile xil_pn:name="Master_5MHZ.ngc"/>
      <outfile xil_pn:name="Master_5MHZ.ngr"/>
      <outfile xil_pn:name="Master_5MHZ.prj"/>
      <outfile xil_pn:name="Master_5MHZ.stx"/>
      <outfile xil_pn:name="Master_5MHZ.syr"/>
      <outfile xil_pn:name="Master_5MHZ.xst"/>
      <outfile xil_pn:name="Master_5MHZ_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
