# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab4/Adder32.v" \
"../../../../../lab4/div_32b.v" \
"../../../../project_4.srcs/sim_1/new/div_32b_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
