effect delay model peak power estim vlsi sequenti circuit previou work shown maximum switch densiti given node extrem sensit slight chang delay node howev estim peak power entir circuit power estim must sensit slight variat inaccuraci assum gate delay comput exact gate delay everi gate circuit simul expens thu would like use simplest delay model possibl reduc execut time estim power make sure provid accur estim ie peak power estim vari due variat gate delay result four delay model report iscas85 combin benchmark circuit iscas89 sequenti benchmark circuit sever synthes circuit b introduct continu decreas featur size increas chip densiti recent year give rise concern excess power dissip vlsi chip point 1 larg instantan power dissip caus overh lo cal hot spot failur rate compon roughli doubl everi increas oper temperatur knowledg peak power dissip help determin thermal electr limit design power dissip cmo logic circuit complex function gate delay clock frequenc process param eter circuit topolog structur input vector appli process structur paramet fix measur power dissip domin switch activ toggl count circuit shown 2 3 due uneven circuit delay path multipl switch event intern node result power estim extrem sensit differ gate delay 2 3 comput upper bound maximum transit switch densiti individu intern node combin circuit via propag uncertainti waveform across circuit howev measur use comput tight upper bound overal power dissip entir circuit although maximum switch densiti given intern node extrem sensit delay model use unclear whether peak power dissip entir circuit also equal sensit delay model sinc research conduct univers illinoi support part semiconductor research corpor contract src 96dp109 part darpa contract dabt6395c0069 hewlettpackard equip grant glitch hazard taken account zerodelay framework power dissip measur zerodelay model may differ greatli actual power peak power vastli differ among variou nonzero delay model glitch hazard account sequenti circuit moreov delay use intern gate simul mere estim actual gate delay still confid peak power estim use delay measur consid actual delay gate circuit may differ sinc comput exact gate delay everi gate circuit simul expens exist simpl delay model execut time estim power reduc accur peak power estim obtain ie peak power estim vari due variat gate delay sever approach measur maximum power cmo vlsi circuit report 410 unlik averag power estim 1117 signal switch probabl suffici comput averag power peak power associ specif start circuit state specif sequenc vector seq produc power two issu address paper first given gener peak power delay model dm possibl obtain anoth tupl gener equal higher dissip differ delay model dm j second peak power delay model dm also produc near peak power differ delay model dm j four differ delay model studi work zero delay unit delay type1 variabl delay type2 variabl delay three delay model use 9 first three delay model work measur peak power dissip estim four delay model variou time period genet algorithm ga chosen optim tool problem 10 ga use find vector sequenc accur estim peak power variou delay model well variou time durat estim obtain delay model compar estim randomlygener sequenc result combin circuit compar automat test gener atg base techniqu 9 well gabas estim shown achiev much higher peak power dissip short execut time compar random simul remaind paper organ follow section 2 explain delay model section 3 discuss peak power measur variou time period ga framework power estim describ section 4 experiment result effect variou delay model discuss section 5 section 6 conclud paper delay model zero delay unit delay two type variabl delay model studi zero delay model assum delay associ gate glitch hazard occur model unit delay model assign ident delay everi gate circuit independ gate size number fanin fanout type1 variabl delay model assign delay given gate proport number fanout output gate model accur unit delay model howev fanout feed bigger gate taken ac count inaccuraci may result fourth model differ variabl delay model base number fanout well size successor gate gate delay data variou type size gate obtain vlsi librari differ type1 variabl delay model typic gate illustr figur 1 figur output capacit gate type 1 variabl g3 delay gate g1 2 unit delay drive 2input type 2 variabl delay g1 delay drive 4input unit figur 1 variabl delay model g1 estim 2 number fanout type delay model delay calcul use variabl delay model proport delay associ drive successor gate g2 g3 simpli 3 sinc type1 variabl delay model consid size succeed gate delay calcul may less accur 3 peak power measur three type peak power use context sequenti circuit compar effect delay model automat procedur implement variou delay model obtain measur gener actual input vector attain describ 10 peak singlecycl power peak ncycl power peak sustain power cover time durat one clock cy cle sever consecut clock cycl infinit number cycl respect unit power use throughout paper energi per clock cycl simpli refer power typic sequenti circuit switch activ larg control state vector less influenc input vector number flipflop far outweigh number primari input three case power dissip combin portion sequenti circuit comput dd 2 theta cycl period theta gate g togglesg theta cg summat perform gate g togglesg number time gate g switch 0 1 vice versa within given clock cycl cg repres output capacit gate g work made assumpt output capacit gate equal number fanout four delay model howev assign gate output capacit handl optim techniqu well peak singlecycl switch activ gener occur greatest number capacit node toggl two consecut vector combin circuit task search pair vector v1 v2 gener gate transit sequenti circuit hand activ depend initi state well primari input vector estim peak power dissip use lowerbound worstcas power dissip circuit given time frame goal work find compar bound peak power dissip circuit differ delay assumpt peak ncycl switch activ measur peak averag power dissip contigu sequenc n vector measur serv upperbound peak sustain power measur peak averag power sustain indefinit measur consid sequenti circuit ncycl power dissip vari sequenc length n n equal 2 power dissip peak singlecycl power dissip n increas averag power expect decreas peak singlecycl power dissip sustain n vector sequenc comput peak sustain power find synchron sequenc circuit produc greatest power 10 unlik approach propos 7 symbol transit count base binari decis diagram bdd use comput maximum power cycl state transit diagram need approach ba sical method use 7 find maxim averag length cycl state transit graph edg weight stg indic power dissip combin portion circuit two adjac state howev huge size stg bdd larg circuit make approach infeas impracti cal approach restrict search peak power loop synchron sequenc therebi limit search subset loop result peak power may tight lower bound howev experi shown approach still yield peak higher extens random search 10 4 ga framework power estim ga framework use work similar simpl ga describ goldberg 18 ga contain popul string also call chromosom individu individu repres sequenc vector peak ncycl power estim requir search n tupl s1 v1 vn1 maxim power dissip n 2tupl encod singl binari string illustr figur 2 popul size use function string length depend number primari input number flipflop vector sequenc length n larger popul need accommod longer vector sequenc order maintain divers figur 2 encod individu popul size set equal 32 theta sequenc length number primari input less 16 128 theta sequenc length number primari input greater equal 16 individu associ fit measur qualiti vector sequenc term switch activ indic total number capacit node toggl individu delay model amount capacitivenod switch taken account evolutionari process ga via fit function fit function simpl count function measur power dissip term amount capacitivenod switch given time period popul first initi random string variabledelay logic simul use comput fit individu evolutionari process se lection crossov mutat use gener entir new popul exist popul process continu 32 gener best individu gener chosen solut use tournament select without replac uniform crossov mutat done simpli flip bit tournament select without replac two individu randomli chosen remov popul best select two individu replac origin popul individu also remov thu take two pass parent popul complet fill new popul uniform crossov bit two parent swap probabl 05 string posit gener two offspr crossov probabl 1 use ie two parent alway cross gener two offspr sinc major time spent ga fit evalu parallel among individu exploit parallelpattern simul 19 use speed process candid sequenc popul simul simultan valu bitpack 32bit word 5 experiment result peak power four differ delay model estim iscas85 combin benchmark circuit iscas89 sequenti benchmark circuit sever synthes circuit function synthes circuit follow am2910 12bit microprogram sequenc 20 mult16 16bit two complement shiftandadd multipli div16 16bit divid use repeat subtract proc16 16bit microprocessor 373 flipflop tabl 1 list total number gate capacit node circuit total number capacit node circuit comput total number gate input comput perform hp 9000 j200 256 mb ram gabas power estim compar best estim obtain randomli gener vector se quenc power express peak switch frequenc per node psf averag frequenc peak switch activ node ratio tabl 1 number capacit node circuit circuit gate cap circuit gate cap node node c7552 3828 6252 s5378 3043 4440 s526 224 472 number transit node total number capacit node circuit notic nonzero delay model psf greater 10 possibl due repeat switch intern node within one clock cycl previous shown estim made gabas techniqu inde good estim peak power randombas method achiev similar level peak power estim execut time sever order magnitud higher gabas techniqu 10 peak power estim result present variou delay model correl delay model discuss 51 effect four delay model iscas85 combin circuit tabl 2 compar gabas result randomlygener sequenc well report 9 circuit result four delay model report estim obtain best randomlygener vectorpair atgbas approach 9 gabas techniqu shown atgbas approach use 9 attempt optim total number node switch expand combin circuit result compar best 10000 random simul work hand number random simul depend ga popul size function number primari input circuit typic number random simul exce 64000 gabas estim highest circuit delay model except one zerodelay estim c1355 11 lower power obtain averag improv made gabas techniqu random simul 108 274 385 355 four delay model respect sinc 9 estim power expand circuit backtrac use zerodelay techniqu use consequ hazard captur zerowidth puls taken account nonzero delay model reason gabas estim higher estim obtain 9 furthermor result 9 suggest peak power estim unitdelay model consist gave higher valu zerodelay type1 variabledelay estim see consist result tabl 2 estim power random simul show trend either nevertheless observ peak power tabl 2 peak singlecycl power iscas85 combin circuit circuit zero unit type1 variabl type2 variabl rnd 9 ga rnd 9 ga rnd 9 ga rnd 9 ga c432 0636 0536 0805 1985 1985 2362 2557 1181 3399 2286 2522 impr 108 274 385 355 impr averag improv best random estim circuit sensit underli delay model instanc circuit c3540 peak power estim 0600 2684 3555 4678 zero unit type1 variabl type2 variabl delay model result sequenti circuit use four delay model shown tabl 3 length sequenc case set 10 ncycl sustain power estim result best random simul shown howev averag improv made gabas estim shown bottom tabl number random simul also number simul requir gabas techniqu small circuit number simul around 64000 gabas estim surpass best random estim circuit three peak power measur four delay model averag improv gabas estim delay model shown bottom row tabl 3 325 improv obtain averag peak ncycl power across four delay model estim made zerodelay model consist gave significantli lower power sinc glitch hazard account howev clear trend three delay model consist give peak near peak power esti mate circuit s641 s713 am2910 peak power sensit delay model 100 increas power dissip result differ delay model use circuit s400 s444 s526 s1238 peak power estim quit insensit underli delay model less 5 differ estim observ three delay model execut time need zerodelay estim typic smaller sinc event need evalu execut time three delay model compar tabl 4 show execut time ga optim techniqu unitdelay model execut time directli proport number event gener circuit cours estim reason peak ncycl power estim take 10 time much comput peak singlecycl power sinc amount activ across 10 cycl 10 time peak singl cycl circuit peak power estim differ significantli among variou delay model comput cost also differ significantli accord number activ event execut time requir random simul close gabas techniqu sinc ident number simul perform 52 crosseffect delay model although peak power sensit underli delay model would interest studi vector optim one delay model produc peak nearpeak power delay model find delay model deriv sequenc consist gener near peak power delay model conclud although peak power estim sensit underli delay model exist delay model optim sequenc gener high power regardless delay model use experi therefor carri studi crosseffect delay model tabl 5 show result combin circuit circuit previous optim peak power measur variou delay model tabl 2 shown opt column power produc appli vector optim given delay model three delay model list adjac eff column exampl circuit c2670 zerodelay model upperleft quadrant ta ble origin peak singlecycl switch frequenc per node psf unitdelay model 2251 opt ever vector optim zerodelay model simul use unitdelay model measur psf 1150 eff eff measur exceed optim opt measur italic bottom tabl dev show averag amount eff valu deviat averag opt valu instanc optim vector unitdelay model simul use zerodelay assumpt averag deviat 189 result gaoptim zerodelay power averag eff peak power deviat optim valu delay model indic dev valu howev vector optim zerodelay model produc significantli lower power simul nonzero delay environ 60 drop observ gaoptim power indic dev metric vector optim remain three delay model hand deviat less significantli simul use nonzero delay model less 10 deviat sequenti circuit first look vector optim zerodelay assumpt tabl 6 show result opt eff valu defin way exampl circuit s382 peak singlecycl switch frequenc per node psf unit delay howev vector sequenc optim zerodelay model simul use unitdelay model tabl 3 gabas power estim iscas89 sequenti circuit circuit singl cycl ncycl sustain z u v1 v2 z u v1 v2 z u v1 v2 impr 119 123 204 223 174 325 267 320 123 238 244 302 z zero u unit v1 type1 variabl v2 type2 variabl impr averag improv best random estim tabl 4 execut time gabas techniqu second circuit singl n sustain circuit singl n sustain circuit singl n sustain cycl cycl abl cycl cycl abl cycl cycl abl measur psf 0952 similar format use ncycl sustain power averag deviat valu dev also display bottom tabl averag eff peak power deviat significantli power optim ga unit type1 variabl delay model indic dev row examin result circuit individu none singlecycl vector deriv zerodelay model exceed previous optim peak power unit type1 variabl delay model howev sever occas slightli higher peak ncycl sustain power obtain zerodelayoptim vector difficulti find optimum huge search space n2tupl need peak ncycl sustain power nevertheless number occas quit small small circuit s298 s526 result show zerodelayoptim vector produc peak nearpeak power unit type1 variabl delay model well one plausibl explan phenomenon peak switch frequenc psf circuit small typic less 12 indic node circuit toggl multipl time singl clock cycl circuit especi circuit high psf obtain vector obtain gener high peak power zerodelay assumpt provid peak power nonzero delay assumpt last four synthes circuit am2910 mult16 div16 proc16 show widen gap effect type2 variabl delay similar type1 variabl delay similarli vector optim nonzerodelay model simul use delay model result shown tabl 7 type2 variabl delay trend unitdelay type1 variabl delay model similar seen type2 variabl delay model result compar zerodelay model sinc trend similar combin circuit larg deviat exist optim power great ie psf greater 2 greater deviat observ case seen circuit s641 s713 am2910 div16 instanc optim peak singlecycl unitdelay power s713 2815 power produc appli vector optim type2 variabl delay model 1273 contrari less signific deviat observ circuit smaller psf obtain ncycl sustain pow er although deviat still exist compar gaoptim vector shown dev small devi ation furthermor deviat type1 type2 delay model smaller compar unitdelay model suggest two variabl delay model correl 6 conclus estim peak power one delay model crucial confid estim vari significantli actual delay circuit differ tabl 5 effect variou delay model iscas85 combin circuit effect zerodelay vector effect unitdelay vector circuit unit type1 var type2 var zero type1 var type2 var opt eff opt eff opt eff opt eff opt eff opt eff c432 2362 2035 3399 2181 2522 2192 0636 0455 3399 2904 2522 3032 c1355 3260 1000 2707 1011 2676 1042 0533 0441 2707 2391 2676 3143 c2670 2251 1150 2750 1294 2825 1320 0623 0572 2750 2364 2825 2355 c7552 2821 1619 2833 1757 3238 1788 0602 0537 2833 3089 3238 3012 effect type1 vardelay vector effect type2 vardelay vector circuit zero unit type2 var zero unit type1 var opt eff opt eff opt eff opt eff opt eff opt eff c432 0636 0496 2362 2373 2522 3399 0636 0411 2362 1776 3399 2155 dev averag deviat eff opt delay model assum peak power estim four differ delay model singlecycl ncycl sustain power dissip present circuit vector sequenc optim zerodelay assumpt produc peak nearpeak power simul nonzero delay model similarli vector optim nonzero delay model produc peak nearpeak zerodelay power howev vector sequenc optim nonzero delay model provid good measur nonzero delay model slight deviat combin circuit sequenti circuit small deviat observ optim peak power small optim peak power larg ie node switch multipl time singl cycl averag estim peak power sensit underli delay model r shrink devic put squeez system packag ing extrem delay sensit worstcas switch activ vlsi circuit estim maximum transit count intern node cmo vlsi circuit estim power dissip cmo combin circuit use boolean function manipul worst case voltag drop power ground buss cmo vlsi circuit resolv signal correl estim maximum current cmo combin circuit comput maximum power cycl sequenti circuit maximum power estim sequenti circuit use test gener base techniqu maxim weight switch activ combin cmo circuit variabl delay model k2 estim peak sustain power vlsi circuit estim averag switch activ combin sequenti circuit survey power estim techniqu vlsi circuit statist estim sequenti circuit activ accur power estim cmo sequenti circuit switch activ analysi use boolean approxim method power estim method sequenti logic circuit power estim sequenti circuit genet algorithm search digit system test testabl design am2910 complet 12bit microprogram sequenc control tr estim averag switch activ combin sequenti circuit resolv signal correl estim maximum current cmo combin circuit worst case voltag drop power ground buse cmo vlsi circuit survey power estim techniqu vlsi circuit power estim method sequenti logic circuit comput maximum power cycl sequenti circuit extrem delay sensit worstcas switch activ vlsi circuit power estim sequenti circuit switch activ analysi use boolean approxim method statist estim sequenti circuit activ estim maximum transit count intern node cmo vlsi circuit accur power estim cmo sequenti circuit k2 genet algorithm search optim machin learn maxim weight switch activ combin cmo circuit variabl delay model ctr chiachien weng chingshang yang shiyu huang rtlevel vector select realist peak power simul proceed 17th great lake symposium great lake symposium vlsi march 1113 2007 stresalago maggior itali hratch mangassarian andrea veneri sean safarpour farid n najm magdi abadir maximum circuit activ estim use pseudoboolean satisfi proceed confer design autom test europ april 1620 2007 nice franc nicola nicolici bashir alhashimi scan latch partit multipl scan chain power minim full scan sequenti circuit proceed confer design autom test europ p715722 march 2730 2000 pari franc v r devanathan c p ravikumar v kamakoti interact present powerprofil pattern gener powersaf scan test proceed confer design autom test europ april 1620 2007 nice franc michael hsiao peak power estim use genet spot optim larg vlsi circuit proceed confer design autom test europ p38e januari 1999 munich germani nicola nicolici bashir alhashimi multipl scan chain power minim test applic sequenti circuit ieee transact comput v51 n6 p721734 june 2002