Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sat Apr 27 23:01:52 2019
| Host             : BLACKHOLE running 64-bit major release  (build 9200)
| Command          : report_power -file zynq_soc_wrapper_power_routed.rpt -pb zynq_soc_wrapper_power_summary_routed.pb -rpx zynq_soc_wrapper_power_routed.rpx
| Design           : zynq_soc_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.314 |
| Dynamic (W)              | 2.133 |
| Device Static (W)        | 0.181 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 58.3  |
| Junction Temperature (C) | 51.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.114 |       10 |       --- |             --- |
| Slice Logic              |     0.063 |    36970 |       --- |             --- |
|   LUT as Logic           |     0.051 |    11729 |     53200 |           22.05 |
|   Register               |     0.006 |    18734 |    106400 |           17.61 |
|   CARRY4                 |     0.006 |     1346 |     13300 |           10.12 |
|   LUT as Shift Register  |    <0.001 |      346 |     17400 |            1.99 |
|   F7/F8 Muxes            |    <0.001 |      310 |     53200 |            0.58 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |     1356 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       18 |     17400 |            0.10 |
| Signals                  |     0.080 |    27836 |       --- |             --- |
| Block RAM                |     0.170 |     87.5 |       140 |           62.50 |
| MMCM                     |     0.109 |        1 |         4 |           25.00 |
| DSPs                     |     0.017 |       16 |       220 |            7.27 |
| I/O                      |     0.045 |       59 |       200 |           29.50 |
| PS7                      |     1.536 |        1 |       --- |             --- |
| Static Power             |     0.181 |          |           |                 |
| Total                    |     2.314 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.456 |       0.432 |      0.024 |
| Vccaux    |       1.800 |     0.084 |       0.062 |      0.022 |
| Vcco33    |       3.300 |     0.013 |       0.012 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.022 |       0.014 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.763 |       0.725 |      0.038 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                              | Domain                                                            | Constraint (ns) |
+------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_fpga_0                         | zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[0]      |             7.0 |
| clk_fpga_1                         | zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK1                   |            10.0 |
| clk_fpga_1                         | zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[1]      |            10.0 |
| clk_fpga_2                         | zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst/FCLK_CLK_unbuffered[2]      |            13.0 |
| clk_out1_zynq_soc_CLK_GEN_148MHZ_0 | zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out1_zynq_soc_CLK_GEN_148MHZ_0 |             6.7 |
| clk_out2_zynq_soc_CLK_GEN_148MHZ_0 | zynq_soc_i/CLK_GEN_148MHZ/inst/clk_out2_zynq_soc_CLK_GEN_148MHZ_0 |            41.6 |
| clkfbout_zynq_soc_CLK_GEN_148MHZ_0 | zynq_soc_i/CLK_GEN_148MHZ/inst/clkfbout_zynq_soc_CLK_GEN_148MHZ_0 |            30.0 |
+------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                                                                   | Power (W) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| zynq_soc_wrapper                                                                                                                                                                                                                                       |     2.133 |
|   d5m_iic_scl_iobuf                                                                                                                                                                                                                                    |     0.000 |
|   d5m_iic_sda_iobuf                                                                                                                                                                                                                                    |     0.000 |
|   hdmi_iic_scl_iobuf                                                                                                                                                                                                                                   |     0.000 |
|   hdmi_iic_sda_iobuf                                                                                                                                                                                                                                   |     0.000 |
|   zynq_soc_i                                                                                                                                                                                                                                           |     2.128 |
|     CLK_GEN_148MHZ                                                                                                                                                                                                                                     |     0.110 |
|       inst                                                                                                                                                                                                                                             |     0.110 |
|     D5M_OUTPUT                                                                                                                                                                                                                                         |     0.002 |
|       D5M_IIC                                                                                                                                                                                                                                          |     0.002 |
|         U0                                                                                                                                                                                                                                             |     0.002 |
|           X_IIC                                                                                                                                                                                                                                        |     0.002 |
|             DYN_MASTER_I                                                                                                                                                                                                                               |    <0.001 |
|             FILTER_I                                                                                                                                                                                                                                   |    <0.001 |
|               SCL_DEBOUNCE                                                                                                                                                                                                                             |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                                                                                                                                                                      |    <0.001 |
|               SDA_DEBOUNCE                                                                                                                                                                                                                             |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                                                                                                                                                                      |    <0.001 |
|             IIC_CONTROL_I                                                                                                                                                                                                                              |    <0.001 |
|               BITCNT                                                                                                                                                                                                                                   |    <0.001 |
|               CLKCNT                                                                                                                                                                                                                                   |    <0.001 |
|               I2CDATA_REG                                                                                                                                                                                                                              |    <0.001 |
|               I2CHEADER_REG                                                                                                                                                                                                                            |    <0.001 |
|               SETUP_CNT                                                                                                                                                                                                                                |    <0.001 |
|             READ_FIFO_I                                                                                                                                                                                                                                |    <0.001 |
|             REG_INTERFACE_I                                                                                                                                                                                                                            |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                                                                                                                                                                                          |    <0.001 |
|             WRITE_FIFO_I                                                                                                                                                                                                                               |    <0.001 |
|             X_AXI_IPIF_SSP1                                                                                                                                                                                                                            |    <0.001 |
|               AXI_LITE_IPIF_I                                                                                                                                                                                                                          |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                                                                                                                                                     |    <0.001 |
|                   I_DECODER                                                                                                                                                                                                                            |    <0.001 |
|               X_INTERRUPT_CONTROL                                                                                                                                                                                                                      |    <0.001 |
|               X_SOFT_RESET                                                                                                                                                                                                                             |    <0.001 |
|       VCC                                                                                                                                                                                                                                              |     0.000 |
|     DIP_SWITCHES_8BITS                                                                                                                                                                                                                                 |    <0.001 |
|       U0                                                                                                                                                                                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                                                                                                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                                                                                                           |    <0.001 |
|             I_DECODER                                                                                                                                                                                                                                  |    <0.001 |
|         gpio_core_1                                                                                                                                                                                                                                    |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                                                                                                                                                  |    <0.001 |
|     HDMI_OUTPUT                                                                                                                                                                                                                                        |     0.042 |
|       HDMI                                                                                                                                                                                                                                             |     0.040 |
|         U0                                                                                                                                                                                                                                             |     0.040 |
|       HDMI_IIC                                                                                                                                                                                                                                         |     0.002 |
|         U0                                                                                                                                                                                                                                             |     0.002 |
|           X_IIC                                                                                                                                                                                                                                        |     0.002 |
|             DYN_MASTER_I                                                                                                                                                                                                                               |    <0.001 |
|             FILTER_I                                                                                                                                                                                                                                   |    <0.001 |
|               SCL_DEBOUNCE                                                                                                                                                                                                                             |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                                                                                                                                                                      |    <0.001 |
|               SDA_DEBOUNCE                                                                                                                                                                                                                             |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                                                                                                                                                                      |    <0.001 |
|             IIC_CONTROL_I                                                                                                                                                                                                                              |    <0.001 |
|               BITCNT                                                                                                                                                                                                                                   |    <0.001 |
|               CLKCNT                                                                                                                                                                                                                                   |    <0.001 |
|               I2CDATA_REG                                                                                                                                                                                                                              |    <0.001 |
|               I2CHEADER_REG                                                                                                                                                                                                                            |    <0.001 |
|               SETUP_CNT                                                                                                                                                                                                                                |    <0.001 |
|             READ_FIFO_I                                                                                                                                                                                                                                |    <0.001 |
|             REG_INTERFACE_I                                                                                                                                                                                                                            |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                                                                                                                                                                                          |    <0.001 |
|             WRITE_FIFO_I                                                                                                                                                                                                                               |    <0.001 |
|             X_AXI_IPIF_SSP1                                                                                                                                                                                                                            |    <0.001 |
|               AXI_LITE_IPIF_I                                                                                                                                                                                                                          |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                                                                                                                                                     |    <0.001 |
|                   I_DECODER                                                                                                                                                                                                                            |    <0.001 |
|               X_INTERRUPT_CONTROL                                                                                                                                                                                                                      |    <0.001 |
|               X_SOFT_RESET                                                                                                                                                                                                                             |    <0.001 |
|     LEDS_8BITS                                                                                                                                                                                                                                         |    <0.001 |
|       U0                                                                                                                                                                                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                                                                                                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                                                                                                           |    <0.001 |
|             I_DECODER                                                                                                                                                                                                                                  |    <0.001 |
|         gpio_core_1                                                                                                                                                                                                                                    |    <0.001 |
|     PS_VIDEO                                                                                                                                                                                                                                           |     1.950 |
|       D5M                                                                                                                                                                                                                                              |     0.363 |
|         VFP                                                                                                                                                                                                                                            |     0.363 |
|           U0                                                                                                                                                                                                                                           |     0.363 |
|             bufferController_inst                                                                                                                                                                                                                      |     0.011 |
|               int_line_d0                                                                                                                                                                                                                              |     0.004 |
|               int_line_d1                                                                                                                                                                                                                              |     0.002 |
|               int_line_d2                                                                                                                                                                                                                              |     0.002 |
|               int_line_d3                                                                                                                                                                                                                              |     0.002 |
|             d5mRawData_inst                                                                                                                                                                                                                            |     0.009 |
|             digiClk_inst                                                                                                                                                                                                                               |    <0.001 |
|             frameProcess_inst                                                                                                                                                                                                                          |     0.306 |
|               blurFilter1x_inst                                                                                                                                                                                                                        |     0.045 |
|                 MAC_B_inst                                                                                                                                                                                                                             |     0.003 |
|                 MAC_G_inst                                                                                                                                                                                                                             |     0.003 |
|                 MAC_R_inst                                                                                                                                                                                                                             |     0.003 |
|                 RGB_inst                                                                                                                                                                                                                               |     0.034 |
|                   int_line_d0                                                                                                                                                                                                                          |     0.006 |
|                   int_line_d1                                                                                                                                                                                                                          |     0.008 |
|                   int_line_d2                                                                                                                                                                                                                          |     0.009 |
|                   int_line_d3                                                                                                                                                                                                                          |     0.009 |
|               blurFilter2x_inst                                                                                                                                                                                                                        |     0.040 |
|                 MAC_B_inst                                                                                                                                                                                                                             |     0.003 |
|                 MAC_G_inst                                                                                                                                                                                                                             |     0.003 |
|                 MAC_R_inst                                                                                                                                                                                                                             |     0.003 |
|                 RGB_inst                                                                                                                                                                                                                               |     0.028 |
|                   int_line_d0                                                                                                                                                                                                                          |     0.006 |
|                   int_line_d1                                                                                                                                                                                                                          |     0.007 |
|                   int_line_d2                                                                                                                                                                                                                          |     0.007 |
|                   int_line_d3                                                                                                                                                                                                                          |     0.007 |
|               blurFilter3x_inst                                                                                                                                                                                                                        |     0.036 |
|                 MAC_B_inst                                                                                                                                                                                                                             |     0.003 |
|                 MAC_G_inst                                                                                                                                                                                                                             |     0.003 |
|                 MAC_R_inst                                                                                                                                                                                                                             |     0.003 |
|                 RGB_inst                                                                                                                                                                                                                               |     0.024 |
|                   int_line_d0                                                                                                                                                                                                                          |     0.005 |
|                   int_line_d1                                                                                                                                                                                                                          |     0.006 |
|                   int_line_d2                                                                                                                                                                                                                          |     0.006 |
|                   int_line_d3                                                                                                                                                                                                                          |     0.006 |
|               blurFilter4x_inst                                                                                                                                                                                                                        |     0.032 |
|                 MAC_B_inst                                                                                                                                                                                                                             |     0.003 |
|                 MAC_G_inst                                                                                                                                                                                                                             |     0.003 |
|                 MAC_R_inst                                                                                                                                                                                                                             |     0.003 |
|                 RGB_inst                                                                                                                                                                                                                               |     0.021 |
|                   int_line_d0                                                                                                                                                                                                                          |     0.004 |
|                   int_line_d1                                                                                                                                                                                                                          |     0.005 |
|                   int_line_d2                                                                                                                                                                                                                          |     0.005 |
|                   int_line_d3                                                                                                                                                                                                                          |     0.005 |
|               colorCorrection_inst                                                                                                                                                                                                                     |     0.017 |
|               detect_inst                                                                                                                                                                                                                              |     0.003 |
|               frameTestPattern_inst                                                                                                                                                                                                                    |     0.002 |
|               hsv_inst                                                                                                                                                                                                                                 |     0.036 |
|                 hueDivider                                                                                                                                                                                                                             |     0.015 |
|                   div_gen_d2                                                                                                                                                                                                                           |     0.014 |
|                     U0                                                                                                                                                                                                                                 |     0.014 |
|                       i_synth                                                                                                                                                                                                                          |     0.014 |
|                         i_nonzero_fract.i_synth                                                                                                                                                                                                        |     0.014 |
|                           i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                                                                                                                                                                              |     0.014 |
|                             i_sdivider.divider_blk                                                                                                                                                                                                     |     0.014 |
|                               div_loop[0].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[0].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[10].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[10].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[10].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[11].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[11].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[11].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[12].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[12].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[12].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[13].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[13].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[13].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[14].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[14].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[14].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[15].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[15].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[15].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[1].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[1].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[1].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                            |    <0.001 |
|                               div_loop[2].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[2].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[2].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                            |    <0.001 |
|                               div_loop[3].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[3].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[3].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                            |    <0.001 |
|                               div_loop[4].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[4].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[4].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                            |    <0.001 |
|                               div_loop[5].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[5].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[5].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                            |    <0.001 |
|                               div_loop[6].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[6].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[6].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                            |    <0.001 |
|                               div_loop[7].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[7].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[7].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                            |    <0.001 |
|                               div_loop[8].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[8].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[8].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                            |    <0.001 |
|                               div_loop[9].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[9].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[9].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                            |    <0.001 |
|                               reg_quot_out.reg_quot                                                                                                                                                                                                    |    <0.001 |
|                 satDivider                                                                                                                                                                                                                             |     0.014 |
|                   div_gen_d2                                                                                                                                                                                                                           |     0.014 |
|                     U0                                                                                                                                                                                                                                 |     0.014 |
|                       i_synth                                                                                                                                                                                                                          |     0.014 |
|                         i_nonzero_fract.i_synth                                                                                                                                                                                                        |     0.014 |
|                           i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                                                                                                                                                                              |     0.014 |
|                             i_sdivider.divider_blk                                                                                                                                                                                                     |     0.014 |
|                               div_loop[0].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[0].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[10].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[10].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[10].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[11].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[11].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[11].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[12].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[12].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[12].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[13].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[13].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[13].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[14].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[14].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[14].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[15].adder_gen.reg_req.adsu_mod                                                                                                                                                                                  |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                    |    <0.001 |
|                               div_loop[15].num_stages.numerator_gen.del_numer                                                                                                                                                                          |    <0.001 |
|                               div_loop[15].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                           |    <0.001 |
|                               div_loop[1].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[1].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[2].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[2].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[3].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[3].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[4].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[4].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[5].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[5].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[6].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[6].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[7].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[7].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[8].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[8].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[9].adder_gen.reg_req.adsu_mod                                                                                                                                                                                   |    <0.001 |
|                                 add1                                                                                                                                                                                                                   |    <0.001 |
|                                   no_pipelining.the_addsub                                                                                                                                                                                             |    <0.001 |
|                                     i_q_simple.qreg                                                                                                                                                                                                    |    <0.001 |
|                               div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs                                                                                                                                                                     |    <0.001 |
|                               div_loop[9].num_stages.numerator_gen.del_numer                                                                                                                                                                           |    <0.001 |
|                               div_loop[9].quot_gen.quot_reg.i_div1.quot_out                                                                                                                                                                            |    <0.001 |
|                               reg_quot_out.reg_quot                                                                                                                                                                                                    |    <0.001 |
|               pointOfInterest_inst                                                                                                                                                                                                                     |     0.020 |
|                 gridLockFifo_int                                                                                                                                                                                                                       |     0.016 |
|               sharpFilter_inst                                                                                                                                                                                                                         |     0.074 |
|                 MAC_B_inst                                                                                                                                                                                                                             |     0.009 |
|                 MAC_G_inst                                                                                                                                                                                                                             |     0.009 |
|                 MAC_R_inst                                                                                                                                                                                                                             |     0.014 |
|                 RGB_inst                                                                                                                                                                                                                               |     0.041 |
|                   int_line_d0                                                                                                                                                                                                                          |     0.009 |
|                   int_line_d1                                                                                                                                                                                                                          |     0.012 |
|                   int_line_d2                                                                                                                                                                                                                          |     0.011 |
|                   int_line_d3                                                                                                                                                                                                                          |     0.007 |
|               sobel_inst                                                                                                                                                                                                                               |     0.002 |
|                 mod6_1_1_inst                                                                                                                                                                                                                          |    <0.001 |
|                 mod6_1_2_inst                                                                                                                                                                                                                          |    <0.001 |
|                   squareRoot_inst                                                                                                                                                                                                                      |    <0.001 |
|                     U0                                                                                                                                                                                                                                 |    <0.001 |
|                       i_synth                                                                                                                                                                                                                          |    <0.001 |
|                         i_nd_to_rdy                                                                                                                                                                                                                    |    <0.001 |
|             mAxis_inst                                                                                                                                                                                                                                 |     0.001 |
|             mm2s_inst                                                                                                                                                                                                                                  |    <0.001 |
|             raw2rgb_inst                                                                                                                                                                                                                               |     0.001 |
|             vfpConfig_inst                                                                                                                                                                                                                             |     0.018 |
|             videoSelect_inst                                                                                                                                                                                                                           |     0.015 |
|               mod5_8_inst                                                                                                                                                                                                                              |     0.014 |
|       PS                                                                                                                                                                                                                                               |     1.587 |
|         TO_PS                                                                                                                                                                                                                                          |     1.558 |
|           PS7                                                                                                                                                                                                                                          |     1.540 |
|             inst                                                                                                                                                                                                                                       |     1.540 |
|           PS7_axi_periph                                                                                                                                                                                                                               |     0.010 |
|             m02_couplers                                                                                                                                                                                                                               |    <0.001 |
|               auto_cc                                                                                                                                                                                                                                  |    <0.001 |
|                 inst                                                                                                                                                                                                                                   |    <0.001 |
|                   gen_clock_conv.gen_async_lite_conv.ar_handshake                                                                                                                                                                                      |    <0.001 |
|                     handshake                                                                                                                                                                                                                          |    <0.001 |
|                       xpm_cdc_single_dest2src_inst                                                                                                                                                                                                     |    <0.001 |
|                       xpm_cdc_single_src2dest_inst                                                                                                                                                                                                     |    <0.001 |
|                   gen_clock_conv.gen_async_lite_conv.aw_handshake                                                                                                                                                                                      |    <0.001 |
|                     handshake                                                                                                                                                                                                                          |    <0.001 |
|                       xpm_cdc_single_dest2src_inst                                                                                                                                                                                                     |    <0.001 |
|                       xpm_cdc_single_src2dest_inst                                                                                                                                                                                                     |    <0.001 |
|                   gen_clock_conv.gen_async_lite_conv.b_handshake                                                                                                                                                                                       |    <0.001 |
|                     handshake                                                                                                                                                                                                                          |    <0.001 |
|                       xpm_cdc_single_dest2src_inst                                                                                                                                                                                                     |    <0.001 |
|                       xpm_cdc_single_src2dest_inst                                                                                                                                                                                                     |    <0.001 |
|                   gen_clock_conv.gen_async_lite_conv.r_handshake                                                                                                                                                                                       |    <0.001 |
|                     handshake                                                                                                                                                                                                                          |    <0.001 |
|                       xpm_cdc_single_dest2src_inst                                                                                                                                                                                                     |    <0.001 |
|                       xpm_cdc_single_src2dest_inst                                                                                                                                                                                                     |    <0.001 |
|                   gen_clock_conv.gen_async_lite_conv.w_handshake                                                                                                                                                                                       |    <0.001 |
|                     handshake                                                                                                                                                                                                                          |    <0.001 |
|                       xpm_cdc_single_dest2src_inst                                                                                                                                                                                                     |    <0.001 |
|                       xpm_cdc_single_src2dest_inst                                                                                                                                                                                                     |    <0.001 |
|             m03_couplers                                                                                                                                                                                                                               |    <0.001 |
|               auto_cc                                                                                                                                                                                                                                  |    <0.001 |
|                 inst                                                                                                                                                                                                                                   |    <0.001 |
|                   gen_clock_conv.gen_async_lite_conv.ar_handshake                                                                                                                                                                                      |    <0.001 |
|                     handshake                                                                                                                                                                                                                          |    <0.001 |
|                       xpm_cdc_single_dest2src_inst                                                                                                                                                                                                     |    <0.001 |
|                       xpm_cdc_single_src2dest_inst                                                                                                                                                                                                     |    <0.001 |
|                   gen_clock_conv.gen_async_lite_conv.aw_handshake                                                                                                                                                                                      |    <0.001 |
|                     handshake                                                                                                                                                                                                                          |    <0.001 |
|                       xpm_cdc_single_dest2src_inst                                                                                                                                                                                                     |    <0.001 |
|                       xpm_cdc_single_src2dest_inst                                                                                                                                                                                                     |    <0.001 |
|                   gen_clock_conv.gen_async_lite_conv.b_handshake                                                                                                                                                                                       |    <0.001 |
|                     handshake                                                                                                                                                                                                                          |    <0.001 |
|                       xpm_cdc_single_dest2src_inst                                                                                                                                                                                                     |    <0.001 |
|                       xpm_cdc_single_src2dest_inst                                                                                                                                                                                                     |    <0.001 |
|                   gen_clock_conv.gen_async_lite_conv.r_handshake                                                                                                                                                                                       |    <0.001 |
|                     handshake                                                                                                                                                                                                                          |    <0.001 |
|                       xpm_cdc_single_dest2src_inst                                                                                                                                                                                                     |    <0.001 |
|                       xpm_cdc_single_src2dest_inst                                                                                                                                                                                                     |    <0.001 |
|                   gen_clock_conv.gen_async_lite_conv.w_handshake                                                                                                                                                                                       |    <0.001 |
|                     handshake                                                                                                                                                                                                                          |    <0.001 |
|                       xpm_cdc_single_dest2src_inst                                                                                                                                                                                                     |    <0.001 |
|                       xpm_cdc_single_src2dest_inst                                                                                                                                                                                                     |    <0.001 |
|             s00_couplers                                                                                                                                                                                                                               |     0.007 |
|               auto_pc                                                                                                                                                                                                                                  |     0.007 |
|                 inst                                                                                                                                                                                                                                   |     0.007 |
|                   gen_axilite.gen_b2s_conv.axilite_b2s                                                                                                                                                                                                 |     0.007 |
|                     RD.ar_channel_0                                                                                                                                                                                                                    |    <0.001 |
|                       ar_cmd_fsm_0                                                                                                                                                                                                                     |    <0.001 |
|                       cmd_translator_0                                                                                                                                                                                                                 |    <0.001 |
|                         incr_cmd_0                                                                                                                                                                                                                     |    <0.001 |
|                         wrap_cmd_0                                                                                                                                                                                                                     |    <0.001 |
|                     RD.r_channel_0                                                                                                                                                                                                                     |     0.001 |
|                       rd_data_fifo_0                                                                                                                                                                                                                   |    <0.001 |
|                       transaction_fifo_0                                                                                                                                                                                                               |    <0.001 |
|                     SI_REG                                                                                                                                                                                                                             |     0.003 |
|                       ar_pipe                                                                                                                                                                                                                          |    <0.001 |
|                       aw_pipe                                                                                                                                                                                                                          |     0.001 |
|                       b_pipe                                                                                                                                                                                                                           |    <0.001 |
|                       r_pipe                                                                                                                                                                                                                           |    <0.001 |
|                     WR.aw_channel_0                                                                                                                                                                                                                    |     0.001 |
|                       aw_cmd_fsm_0                                                                                                                                                                                                                     |    <0.001 |
|                       cmd_translator_0                                                                                                                                                                                                                 |    <0.001 |
|                         incr_cmd_0                                                                                                                                                                                                                     |    <0.001 |
|                         wrap_cmd_0                                                                                                                                                                                                                     |    <0.001 |
|                     WR.b_channel_0                                                                                                                                                                                                                     |    <0.001 |
|                       bid_fifo_0                                                                                                                                                                                                                       |    <0.001 |
|                       bresp_fifo_0                                                                                                                                                                                                                     |    <0.001 |
|             xbar                                                                                                                                                                                                                                       |     0.002 |
|               inst                                                                                                                                                                                                                                     |     0.002 |
|                 gen_sasd.crossbar_sasd_0                                                                                                                                                                                                               |     0.002 |
|                   addr_arbiter_inst                                                                                                                                                                                                                    |     0.001 |
|                   gen_decerr.decerr_slave_inst                                                                                                                                                                                                         |    <0.001 |
|                   reg_slice_r                                                                                                                                                                                                                          |    <0.001 |
|                   splitter_ar                                                                                                                                                                                                                          |    <0.001 |
|                   splitter_aw                                                                                                                                                                                                                          |    <0.001 |
|           Sine_0                                                                                                                                                                                                                                       |     0.003 |
|             U0                                                                                                                                                                                                                                         |     0.003 |
|               u1_Sine                                                                                                                                                                                                                                  |     0.001 |
|               u2_freq_ce                                                                                                                                                                                                                               |    <0.001 |
|               u3_counterampl                                                                                                                                                                                                                           |    <0.001 |
|               u4_sine                                                                                                                                                                                                                                  |    <0.001 |
|           axi_mem_intercon                                                                                                                                                                                                                             |     0.005 |
|             m00_couplers                                                                                                                                                                                                                               |     0.003 |
|               auto_pc                                                                                                                                                                                                                                  |     0.003 |
|                 inst                                                                                                                                                                                                                                   |     0.003 |
|                   gen_axi4_axi3.axi3_conv_inst                                                                                                                                                                                                         |     0.003 |
|                     USE_READ.USE_SPLIT_R.read_addr_inst                                                                                                                                                                                                |     0.001 |
|                       USE_R_CHANNEL.cmd_queue                                                                                                                                                                                                          |    <0.001 |
|                         inst                                                                                                                                                                                                                           |    <0.001 |
|                           fifo_gen_inst                                                                                                                                                                                                                |    <0.001 |
|                             inst_fifo_gen                                                                                                                                                                                                              |    <0.001 |
|                               gconvfifo.rf                                                                                                                                                                                                             |    <0.001 |
|                                 grf.rf                                                                                                                                                                                                                 |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                             |    <0.001 |
|                                     gr1.gr1_int.rfwft                                                                                                                                                                                                  |    <0.001 |
|                                     grss.rsts                                                                                                                                                                                                          |    <0.001 |
|                                     rpntr                                                                                                                                                                                                              |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                             |    <0.001 |
|                                     gwss.wsts                                                                                                                                                                                                          |    <0.001 |
|                                     wpntr                                                                                                                                                                                                              |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                                                                                                                |    <0.001 |
|                                     gdm.dm_gen.dm                                                                                                                                                                                                      |    <0.001 |
|                                       RAM_reg_0_31_0_0                                                                                                                                                                                                 |    <0.001 |
|                                   rstblk                                                                                                                                                                                                               |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                           |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                           |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                           |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                           |    <0.001 |
|                     USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                                                                                                                                              |    <0.001 |
|                     USE_WRITE.write_addr_inst                                                                                                                                                                                                          |     0.001 |
|                       USE_BURSTS.cmd_queue                                                                                                                                                                                                             |    <0.001 |
|                         inst                                                                                                                                                                                                                           |    <0.001 |
|                           fifo_gen_inst                                                                                                                                                                                                                |    <0.001 |
|                             inst_fifo_gen                                                                                                                                                                                                              |    <0.001 |
|                               gconvfifo.rf                                                                                                                                                                                                             |    <0.001 |
|                                 grf.rf                                                                                                                                                                                                                 |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                             |    <0.001 |
|                                     gr1.gr1_int.rfwft                                                                                                                                                                                                  |    <0.001 |
|                                     grss.rsts                                                                                                                                                                                                          |    <0.001 |
|                                     rpntr                                                                                                                                                                                                              |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                             |    <0.001 |
|                                     gwss.wsts                                                                                                                                                                                                          |    <0.001 |
|                                     wpntr                                                                                                                                                                                                              |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                                                                                                                |    <0.001 |
|                                     gdm.dm_gen.dm                                                                                                                                                                                                      |    <0.001 |
|                                       RAM_reg_0_31_0_4                                                                                                                                                                                                 |    <0.001 |
|                                   rstblk                                                                                                                                                                                                               |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                           |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                           |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                           |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                           |    <0.001 |
|                       USE_B_CHANNEL.cmd_b_queue                                                                                                                                                                                                        |    <0.001 |
|                         inst                                                                                                                                                                                                                           |    <0.001 |
|                           fifo_gen_inst                                                                                                                                                                                                                |    <0.001 |
|                             inst_fifo_gen                                                                                                                                                                                                              |    <0.001 |
|                               gconvfifo.rf                                                                                                                                                                                                             |    <0.001 |
|                                 grf.rf                                                                                                                                                                                                                 |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                             |    <0.001 |
|                                     gr1.gr1_int.rfwft                                                                                                                                                                                                  |    <0.001 |
|                                     grss.rsts                                                                                                                                                                                                          |    <0.001 |
|                                     rpntr                                                                                                                                                                                                              |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                             |    <0.001 |
|                                     gwss.wsts                                                                                                                                                                                                          |    <0.001 |
|                                     wpntr                                                                                                                                                                                                              |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                                                                                                                |    <0.001 |
|                                     gdm.dm_gen.dm                                                                                                                                                                                                      |    <0.001 |
|                                       RAM_reg_0_31_0_4                                                                                                                                                                                                 |    <0.001 |
|                                   rstblk                                                                                                                                                                                                               |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                           |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                           |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                           |    <0.001 |
|                                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                           |    <0.001 |
|                     USE_WRITE.write_data_inst                                                                                                                                                                                                          |    <0.001 |
|             xbar                                                                                                                                                                                                                                       |     0.002 |
|               inst                                                                                                                                                                                                                                     |     0.002 |
|                 gen_samd.crossbar_samd                                                                                                                                                                                                                 |     0.002 |
|                   addr_arbiter_ar                                                                                                                                                                                                                      |    <0.001 |
|                   addr_arbiter_aw                                                                                                                                                                                                                      |    <0.001 |
|                   gen_decerr_slave.decerr_slave_inst                                                                                                                                                                                                   |    <0.001 |
|                   gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                                                                                                                                         |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                                                                                                                                                              |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                   gen_master_slots[0].reg_slice_mi                                                                                                                                                                                                     |    <0.001 |
|                     b_pipe                                                                                                                                                                                                                             |    <0.001 |
|                     r_pipe                                                                                                                                                                                                                             |    <0.001 |
|                   gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                                                                                                                                         |    <0.001 |
|                     gen_wmux.wmux_aw_fifo                                                                                                                                                                                                              |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                   gen_master_slots[1].reg_slice_mi                                                                                                                                                                                                     |    <0.001 |
|                     b_pipe                                                                                                                                                                                                                             |    <0.001 |
|                     r_pipe                                                                                                                                                                                                                             |    <0.001 |
|                   gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                                                                                                                      |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.si_transactor_aw                                                                                                                                                                                     |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.splitter_aw_si                                                                                                                                                                                       |    <0.001 |
|                   gen_slave_slots[1].gen_si_write.wdata_router_w                                                                                                                                                                                       |    <0.001 |
|                     wrouter_aw_fifo                                                                                                                                                                                                                    |    <0.001 |
|                       gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                                   |    <0.001 |
|                   splitter_aw_mi                                                                                                                                                                                                                       |    <0.001 |
|         V_DMA                                                                                                                                                                                                                                          |     0.029 |
|           VDMA1                                                                                                                                                                                                                                        |     0.029 |
|             U0                                                                                                                                                                                                                                         |     0.029 |
|               AXI_LITE_REG_INTERFACE_I                                                                                                                                                                                                                 |    <0.001 |
|                 GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                                                                                                                          |    <0.001 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5 |    <0.001 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_8 |    <0.001 |
|               GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                                                                                                                                                                 |     0.002 |
|                 I_CMDSTS                                                                                                                                                                                                                               |    <0.001 |
|                 I_SM                                                                                                                                                                                                                                   |    <0.001 |
|                 I_STS_MNGR                                                                                                                                                                                                                             |    <0.001 |
|                 VIDEO_GENLOCK_I                                                                                                                                                                                                                        |     0.000 |
|                 VIDEO_REG_I                                                                                                                                                                                                                            |    <0.001 |
|                   GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                                                                                                                                                 |    <0.001 |
|               GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                                                                                                                                                           |    <0.001 |
|               GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                                                                                                                                                      |    <0.001 |
|                 GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                                                                                                                                                                      |    <0.001 |
|                   fg_inst                                                                                                                                                                                                                              |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                                                                      |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                                                                     |    <0.001 |
|                         grf.rf                                                                                                                                                                                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                     |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                                                                                                                                                          |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                                  |    <0.001 |
|                               c1                                                                                                                                                                                                                       |    <0.001 |
|                               c2                                                                                                                                                                                                                       |    <0.001 |
|                             rpntr                                                                                                                                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                     |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                                  |    <0.001 |
|                               c0                                                                                                                                                                                                                       |    <0.001 |
|                               c1                                                                                                                                                                                                                       |    <0.001 |
|                             wpntr                                                                                                                                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                                        |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                                   |    <0.001 |
|                               inst_blk_mem_gen                                                                                                                                                                                                         |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                                                   |    <0.001 |
|                                   valid.cstr                                                                                                                                                                                                           |    <0.001 |
|                                     ramloop[0].ram.r                                                                                                                                                                                                   |    <0.001 |
|                                       prim_noinit.ram                                                                                                                                                                                                  |    <0.001 |
|                 GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                                                                                                                                                          |    <0.001 |
|               GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                                                                                                                                                                 |    <0.001 |
|                 GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                                                                                                                                                        |    <0.001 |
|                 I_DMA_REGISTER                                                                                                                                                                                                                         |    <0.001 |
|                 LITE_READ_MUX_I                                                                                                                                                                                                                        |     0.000 |
|               GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                                                                                                                                                             |    <0.001 |
|               GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                                                                                                                                                             |    <0.001 |
|               GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                                                                                                                                                             |     0.002 |
|                 I_CMDSTS                                                                                                                                                                                                                               |    <0.001 |
|                 I_SM                                                                                                                                                                                                                                   |    <0.001 |
|                 I_STS_MNGR                                                                                                                                                                                                                             |    <0.001 |
|                 VIDEO_GENLOCK_I                                                                                                                                                                                                                        |    <0.001 |
|                 VIDEO_REG_I                                                                                                                                                                                                                            |    <0.001 |
|                   GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                                                                                                                                                 |    <0.001 |
|               GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                                                                                                                                                           |    <0.001 |
|               GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                                                                                                                                                      |    <0.001 |
|                 GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO                                                                                                                                            |    <0.001 |
|                   fg_inst                                                                                                                                                                                                                              |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                                                                      |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                                                                     |    <0.001 |
|                         grf.rf                                                                                                                                                                                                                         |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                     |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                                                                                                                                                          |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                                  |    <0.001 |
|                               c1                                                                                                                                                                                                                       |    <0.001 |
|                               c2                                                                                                                                                                                                                       |    <0.001 |
|                             rpntr                                                                                                                                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                     |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                                  |    <0.001 |
|                               c0                                                                                                                                                                                                                       |    <0.001 |
|                               c1                                                                                                                                                                                                                       |    <0.001 |
|                             wpntr                                                                                                                                                                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                                        |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                                   |    <0.001 |
|                               inst_blk_mem_gen                                                                                                                                                                                                         |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                                                   |    <0.001 |
|                                   valid.cstr                                                                                                                                                                                                           |    <0.001 |
|                                     ramloop[0].ram.r                                                                                                                                                                                                   |    <0.001 |
|                                       prim_noinit.ram                                                                                                                                                                                                  |    <0.001 |
|                                     ramloop[1].ram.r                                                                                                                                                                                                   |    <0.001 |
|                                       prim_noinit.ram                                                                                                                                                                                                  |    <0.001 |
|               GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                                                                                                                                                                 |    <0.001 |
|                 GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                                                                                                                                                        |    <0.001 |
|                 I_DMA_REGISTER                                                                                                                                                                                                                         |    <0.001 |
|                 LITE_READ_MUX_I                                                                                                                                                                                                                        |     0.000 |
|               GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                                                                                                                                                             |    <0.001 |
|               GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                                                                                                                                                         |    <0.001 |
|               I_AXI_DMA_INTRPT                                                                                                                                                                                                                         |    <0.001 |
|               I_PRMRY_DATAMOVER                                                                                                                                                                                                                        |     0.020 |
|                 GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                                                                      |     0.011 |
|                   GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                                                                                                                                                  |    <0.001 |
|                   GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                                                                                                                          |     0.007 |
|                     INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                                                                                                                   |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                     I_DATA_FIFO                                                                                                                                                                                                                        |     0.007 |
|                       BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                                      |     0.007 |
|                         FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                              |     0.007 |
|                           inst_fifo_gen                                                                                                                                                                                                                |     0.007 |
|                             gconvfifo.rf                                                                                                                                                                                                               |     0.007 |
|                               grf.rf                                                                                                                                                                                                                   |     0.007 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                               |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                                                                                                                                    |    <0.001 |
|                                   grss.gdc.dc                                                                                                                                                                                                          |    <0.001 |
|                                     gsym_dc.dc                                                                                                                                                                                                         |    <0.001 |
|                                   grss.rsts                                                                                                                                                                                                            |    <0.001 |
|                                   rpntr                                                                                                                                                                                                                |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                               |    <0.001 |
|                                   gwss.wsts                                                                                                                                                                                                            |    <0.001 |
|                                   wpntr                                                                                                                                                                                                                |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                                                                                                                                  |     0.007 |
|                                   gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                             |     0.007 |
|                                     inst_blk_mem_gen                                                                                                                                                                                                   |     0.007 |
|                                       gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                                             |     0.007 |
|                                         valid.cstr                                                                                                                                                                                                     |     0.007 |
|                                           ramloop[0].ram.r                                                                                                                                                                                             |     0.002 |
|                                             prim_noinit.ram                                                                                                                                                                                            |     0.002 |
|                                           ramloop[1].ram.r                                                                                                                                                                                             |     0.005 |
|                                             prim_noinit.ram                                                                                                                                                                                            |     0.005 |
|                   I_ADDR_CNTL                                                                                                                                                                                                                          |    <0.001 |
|                     GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                                                     |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                   I_CMD_STATUS                                                                                                                                                                                                                         |    <0.001 |
|                     GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                                 |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                     I_CMD_FIFO                                                                                                                                                                                                                         |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                   I_MSTR_PCC                                                                                                                                                                                                                           |     0.001 |
|                   I_RD_DATA_CNTL                                                                                                                                                                                                                       |    <0.001 |
|                     GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                                                                |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                   I_RD_STATUS_CNTLR                                                                                                                                                                                                                    |    <0.001 |
|                   I_RESET                                                                                                                                                                                                                              |    <0.001 |
|                 GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                                                      |     0.009 |
|                   GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                                                                                                                                                  |     0.003 |
|                     ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                                                                                                                                              |    <0.001 |
|                     I_DATA_FIFO                                                                                                                                                                                                                        |     0.001 |
|                       BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                                      |     0.001 |
|                         FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                              |     0.001 |
|                           inst_fifo_gen                                                                                                                                                                                                                |     0.001 |
|                             gconvfifo.rf                                                                                                                                                                                                               |     0.001 |
|                               grf.rf                                                                                                                                                                                                                   |     0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                               |    <0.001 |
|                                   gr1.gr1_int.rfwft                                                                                                                                                                                                    |    <0.001 |
|                                   grss.rsts                                                                                                                                                                                                            |    <0.001 |
|                                   rpntr                                                                                                                                                                                                                |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                               |    <0.001 |
|                                   gwss.wsts                                                                                                                                                                                                            |    <0.001 |
|                                   wpntr                                                                                                                                                                                                                |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                                                                                                                                  |    <0.001 |
|                                   gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                             |    <0.001 |
|                                     inst_blk_mem_gen                                                                                                                                                                                                   |    <0.001 |
|                                       gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                                             |    <0.001 |
|                                         valid.cstr                                                                                                                                                                                                     |    <0.001 |
|                                           ramloop[0].ram.r                                                                                                                                                                                             |    <0.001 |
|                                             prim_noinit.ram                                                                                                                                                                                            |    <0.001 |
|                                           ramloop[1].ram.r                                                                                                                                                                                             |    <0.001 |
|                                             prim_noinit.ram                                                                                                                                                                                            |    <0.001 |
|                     I_XD_FIFO                                                                                                                                                                                                                          |    <0.001 |
|                       NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                                  |    <0.001 |
|                         FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                              |    <0.001 |
|                           inst_fifo_gen                                                                                                                                                                                                                |    <0.001 |
|                             gconvfifo.rf                                                                                                                                                                                                               |    <0.001 |
|                               grf.rf                                                                                                                                                                                                                   |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                               |    <0.001 |
|                                   grhf.rhf                                                                                                                                                                                                             |    <0.001 |
|                                   grss.gdc.dc                                                                                                                                                                                                          |    <0.001 |
|                                     gsym_dc.dc                                                                                                                                                                                                         |    <0.001 |
|                                   grss.rsts                                                                                                                                                                                                            |    <0.001 |
|                                   rpntr                                                                                                                                                                                                                |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                               |    <0.001 |
|                                   gwss.wsts                                                                                                                                                                                                            |    <0.001 |
|                                   wpntr                                                                                                                                                                                                                |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                                                                                                                                  |    <0.001 |
|                                   gdm.dm_gen.dm                                                                                                                                                                                                        |    <0.001 |
|                   GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                                                                                                                                                |     0.002 |
|                   GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                                                               |     0.002 |
|                     GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                                                                                                                                                   |    <0.001 |
|                     GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                                                                 |     0.001 |
|                       I_MSSAI_SKID_BUF                                                                                                                                                                                                                 |    <0.001 |
|                       I_TSTRB_FIFO                                                                                                                                                                                                                     |    <0.001 |
|                         USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                       |    <0.001 |
|                           I_SRL_FIFO_RBU_F                                                                                                                                                                                                             |    <0.001 |
|                             CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                    |    <0.001 |
|                             DYNSHREG_F_I                                                                                                                                                                                                               |    <0.001 |
|                       SLICE_INSERTION                                                                                                                                                                                                                  |    <0.001 |
|                     I_DRE_CNTL_FIFO                                                                                                                                                                                                                    |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                   I_ADDR_CNTL                                                                                                                                                                                                                          |    <0.001 |
|                     GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                                                     |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                   I_CMD_STATUS                                                                                                                                                                                                                         |    <0.001 |
|                     GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                                 |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                     I_CMD_FIFO                                                                                                                                                                                                                         |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                   I_RESET                                                                                                                                                                                                                              |    <0.001 |
|                   I_S2MM_MMAP_SKID_BUF                                                                                                                                                                                                                 |    <0.001 |
|                   I_WR_DATA_CNTL                                                                                                                                                                                                                       |    <0.001 |
|                     GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                                                                |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                     GEN_INDET_BTT.I_STRT_STRB_GEN                                                                                                                                                                                                      |    <0.001 |
|                   I_WR_STATUS_CNTLR                                                                                                                                                                                                                    |    <0.001 |
|                     GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                                                                                                                                                    |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|                     I_WRESP_STATUS_FIFO                                                                                                                                                                                                                |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                         |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                                                                                                                                                                               |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                                      |    <0.001 |
|                           DYNSHREG_F_I                                                                                                                                                                                                                 |    <0.001 |
|               I_RST_MODULE                                                                                                                                                                                                                             |    <0.001 |
|                 GEN_RESET_FOR_MM2S.RESET_I                                                                                                                                                                                                             |    <0.001 |
|                 GEN_RESET_FOR_S2MM.RESET_I                                                                                                                                                                                                             |    <0.001 |
|     SYSTEM_RESETS                                                                                                                                                                                                                                      |    <0.001 |
|       rst_PS7_150M                                                                                                                                                                                                                                     |    <0.001 |
|         U0                                                                                                                                                                                                                                             |    <0.001 |
|           EXT_LPF                                                                                                                                                                                                                                      |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                                                                                                  |    <0.001 |
|           SEQ                                                                                                                                                                                                                                          |    <0.001 |
|             SEQ_COUNTER                                                                                                                                                                                                                                |    <0.001 |
|       rst_PS7_75M                                                                                                                                                                                                                                      |    <0.001 |
|         U0                                                                                                                                                                                                                                             |    <0.001 |
|           EXT_LPF                                                                                                                                                                                                                                      |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                                                                                                  |    <0.001 |
|           SEQ                                                                                                                                                                                                                                          |    <0.001 |
|             SEQ_COUNTER                                                                                                                                                                                                                                |    <0.001 |
|     VIDEO_PIPELINE                                                                                                                                                                                                                                     |     0.022 |
|       GND                                                                                                                                                                                                                                              |     0.000 |
|       TIMMING_CONTROLELR                                                                                                                                                                                                                               |     0.016 |
|         U0                                                                                                                                                                                                                                             |     0.016 |
|           U_TC_TOP                                                                                                                                                                                                                                     |     0.002 |
|             GEN_GENERATOR.U_TC_GEN                                                                                                                                                                                                                     |     0.002 |
|           U_VIDEO_CTRL                                                                                                                                                                                                                                 |     0.015 |
|             AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                                                                                                                                                                        |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                                                                                                                       |    <0.001 |
|                 I_DECODER                                                                                                                                                                                                                              |    <0.001 |
|             AXI4_LITE_INTERFACE.CORE_MUX0                                                                                                                                                                                                              |    <0.001 |
|             AXI4_LITE_INTERFACE.GENR_MUX0                                                                                                                                                                                                              |     0.003 |
|             AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                                                                                                                                                                         |    <0.001 |
|             AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                                                                                                                                                                          |     0.002 |
|       VCC                                                                                                                                                                                                                                              |     0.000 |
|       VIDEO_OUT                                                                                                                                                                                                                                        |     0.005 |
|         inst                                                                                                                                                                                                                                           |     0.005 |
|           COUPLER_INST                                                                                                                                                                                                                                 |     0.004 |
|             FIFO_INST                                                                                                                                                                                                                                  |     0.004 |
|               FIFO_INST                                                                                                                                                                                                                                |     0.004 |
|                 inst_fifo_gen                                                                                                                                                                                                                          |     0.004 |
|                   gconvfifo.rf                                                                                                                                                                                                                         |     0.004 |
|                     grf.rf                                                                                                                                                                                                                             |     0.004 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                                                                                                                                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                                                                                                                                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                                                                                                                                           |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                                                                                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                                         |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                                                                                                                                                              |    <0.001 |
|                         gr1.grdc2.rdc                                                                                                                                                                                                                  |    <0.001 |
|                         gras.rsts                                                                                                                                                                                                                      |    <0.001 |
|                           c0                                                                                                                                                                                                                           |    <0.001 |
|                           c1                                                                                                                                                                                                                           |    <0.001 |
|                         rpntr                                                                                                                                                                                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                                         |    <0.001 |
|                         gwas.wsts                                                                                                                                                                                                                      |    <0.001 |
|                           c1                                                                                                                                                                                                                           |    <0.001 |
|                           c2                                                                                                                                                                                                                           |    <0.001 |
|                         wpntr                                                                                                                                                                                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                                                                                                                                            |     0.002 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                                       |     0.002 |
|                           inst_blk_mem_gen                                                                                                                                                                                                             |     0.002 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                                                                                                                                                                       |     0.002 |
|                               valid.cstr                                                                                                                                                                                                               |     0.002 |
|                                 ramloop[0].ram.r                                                                                                                                                                                                       |     0.002 |
|                                   prim_noinit.ram                                                                                                                                                                                                      |     0.002 |
|                       rstblk                                                                                                                                                                                                                           |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                                                                                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                                                                                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                                                                                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                                                                                                                                       |    <0.001 |
|           FORMATTER_INST                                                                                                                                                                                                                               |    <0.001 |
|           SYNC_INST                                                                                                                                                                                                                                    |     0.001 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


