{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 20 17:04:59 2015 " "Info: Processing started: Tue Jan 20 17:04:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_bola -c top_bola --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_bola -c top_bola --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "controlador_vga_640_x_480:VGA\|vga_vs " "Info: Detected ripple clock \"controlador_vga_640_x_480:VGA\|vga_vs\" as buffer" {  } { { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlador_vga_640_x_480:VGA\|vga_vs" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 register bola:bol\|Pala_Y\[2\] register controlador_vga_640_x_480:VGA\|vga_blue 30.995 ns " "Info: Slack time is 30.995 ns for clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" between source register \"bola:bol\|Pala_Y\[2\]\" and destination register \"controlador_vga_640_x_480:VGA\|vga_blue\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "111.05 MHz 9.005 ns " "Info: Fmax is 111.05 MHz (period= 9.005 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.676 ns + Largest register register " "Info: + Largest register to register requirement is 36.676 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 34.643 ns " "Info: + Latch edge is 34.643 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:PLL\|altpll:altpll_component\|_clk0 40.000 ns -5.357 ns  50 " "Info: Clock period of Destination clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -5.357 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -5.357 ns " "Info: - Launch edge is -5.357 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:PLL\|altpll:altpll_component\|_clk0 40.000 ns -5.357 ns  50 " "Info: Clock period of Source clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -5.357 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.110 ns + Largest " "Info: + Largest clock skew is -3.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 destination 2.647 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns controlador_vga_640_x_480:VGA\|vga_blue 3 REG LCFF_X43_Y31_N31 1 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X43_Y31_N31; Fanout = 1; REG Node = 'controlador_vga_640_x_480:VGA\|vga_blue'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_blue } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_blue } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_blue {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 source 5.757 ns - Longest register " "Info: - Longest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to source register is 5.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.787 ns) 2.895 ns controlador_vga_640_x_480:VGA\|vga_vs 3 REG LCFF_X40_Y31_N1 2 " "Info: 3: + IC(1.017 ns) + CELL(0.787 ns) = 2.895 ns; Loc. = LCFF_X40_Y31_N1; Fanout = 2; REG Node = 'controlador_vga_640_x_480:VGA\|vga_vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.000 ns) 4.206 ns controlador_vga_640_x_480:VGA\|vga_vs~clkctrl 4 COMB CLKCTRL_G8 46 " "Info: 4: + IC(1.311 ns) + CELL(0.000 ns) = 4.206 ns; Loc. = CLKCTRL_G8; Fanout = 46; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_vs~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 5.757 ns bola:bol\|Pala_Y\[2\] 5 REG LCFF_X41_Y32_N17 8 " "Info: 5: + IC(1.014 ns) + CELL(0.537 ns) = 5.757 ns; Loc. = LCFF_X41_Y32_N17; Fanout = 8; REG Node = 'bola:bol\|Pala_Y\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Pala_Y[2] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.00 % ) " "Info: Total cell delay = 1.324 ns ( 23.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.433 ns ( 77.00 % ) " "Info: Total interconnect delay = 4.433 ns ( 77.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.757 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Pala_Y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.757 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Pala_Y[2] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_blue } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_blue {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.757 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Pala_Y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.757 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Pala_Y[2] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 164 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_blue } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_blue {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.757 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Pala_Y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.757 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Pala_Y[2] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.681 ns - Longest register register " "Info: - Longest register to register delay is 5.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bola:bol\|Pala_Y\[2\] 1 REG LCFF_X41_Y32_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y32_N17; Fanout = 8; REG Node = 'bola:bol\|Pala_Y\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bola:bol|Pala_Y[2] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.393 ns) 1.120 ns bola:bol\|Add5~1 2 COMB LCCOMB_X42_Y31_N16 2 " "Info: 2: + IC(0.727 ns) + CELL(0.393 ns) = 1.120 ns; Loc. = LCCOMB_X42_Y31_N16; Fanout = 2; COMB Node = 'bola:bol\|Add5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { bola:bol|Pala_Y[2] bola:bol|Add5~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.191 ns bola:bol\|Add5~3 3 COMB LCCOMB_X42_Y31_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.191 ns; Loc. = LCCOMB_X42_Y31_N18; Fanout = 2; COMB Node = 'bola:bol\|Add5~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bola:bol|Add5~1 bola:bol|Add5~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.601 ns bola:bol\|Add5~4 4 COMB LCCOMB_X42_Y31_N20 3 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.601 ns; Loc. = LCCOMB_X42_Y31_N20; Fanout = 3; COMB Node = 'bola:bol\|Add5~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { bola:bol|Add5~3 bola:bol|Add5~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.393 ns) 2.755 ns bola:bol\|LessThan7~9 5 COMB LCCOMB_X42_Y29_N20 1 " "Info: 5: + IC(0.761 ns) + CELL(0.393 ns) = 2.755 ns; Loc. = LCCOMB_X42_Y29_N20; Fanout = 1; COMB Node = 'bola:bol\|LessThan7~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { bola:bol|Add5~4 bola:bol|LessThan7~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.826 ns bola:bol\|LessThan7~11 6 COMB LCCOMB_X42_Y29_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.826 ns; Loc. = LCCOMB_X42_Y29_N22; Fanout = 1; COMB Node = 'bola:bol\|LessThan7~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bola:bol|LessThan7~9 bola:bol|LessThan7~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.897 ns bola:bol\|LessThan7~13 7 COMB LCCOMB_X42_Y29_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.897 ns; Loc. = LCCOMB_X42_Y29_N24; Fanout = 1; COMB Node = 'bola:bol\|LessThan7~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bola:bol|LessThan7~11 bola:bol|LessThan7~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.968 ns bola:bol\|LessThan7~15 8 COMB LCCOMB_X42_Y29_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.968 ns; Loc. = LCCOMB_X42_Y29_N26; Fanout = 1; COMB Node = 'bola:bol\|LessThan7~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { bola:bol|LessThan7~13 bola:bol|LessThan7~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.378 ns bola:bol\|LessThan7~16 9 COMB LCCOMB_X42_Y29_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.378 ns; Loc. = LCCOMB_X42_Y29_N28; Fanout = 1; COMB Node = 'bola:bol\|LessThan7~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { bola:bol|LessThan7~15 bola:bol|LessThan7~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.393 ns) 4.015 ns controlador_vga_640_x_480:VGA\|vga_green~2 10 COMB LCCOMB_X42_Y29_N30 1 " "Info: 10: + IC(0.244 ns) + CELL(0.393 ns) = 4.015 ns; Loc. = LCCOMB_X42_Y29_N30; Fanout = 1; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_green~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { bola:bol|LessThan7~16 controlador_vga_640_x_480:VGA|vga_green~2 } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.437 ns) 5.201 ns controlador_vga_640_x_480:VGA\|vga_green~6 11 COMB LCCOMB_X43_Y31_N26 2 " "Info: 11: + IC(0.749 ns) + CELL(0.437 ns) = 5.201 ns; Loc. = LCCOMB_X43_Y31_N26; Fanout = 2; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_green~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { controlador_vga_640_x_480:VGA|vga_green~2 controlador_vga_640_x_480:VGA|vga_green~6 } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 5.597 ns controlador_vga_640_x_480:VGA\|vga_blue~feeder 12 COMB LCCOMB_X43_Y31_N30 1 " "Info: 12: + IC(0.247 ns) + CELL(0.149 ns) = 5.597 ns; Loc. = LCCOMB_X43_Y31_N30; Fanout = 1; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_blue~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { controlador_vga_640_x_480:VGA|vga_green~6 controlador_vga_640_x_480:VGA|vga_blue~feeder } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.681 ns controlador_vga_640_x_480:VGA\|vga_blue 13 REG LCFF_X43_Y31_N31 1 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 5.681 ns; Loc. = LCFF_X43_Y31_N31; Fanout = 1; REG Node = 'controlador_vga_640_x_480:VGA\|vga_blue'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { controlador_vga_640_x_480:VGA|vga_blue~feeder controlador_vga_640_x_480:VGA|vga_blue } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.953 ns ( 51.98 % ) " "Info: Total cell delay = 2.953 ns ( 51.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.728 ns ( 48.02 % ) " "Info: Total interconnect delay = 2.728 ns ( 48.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { bola:bol|Pala_Y[2] bola:bol|Add5~1 bola:bol|Add5~3 bola:bol|Add5~4 bola:bol|LessThan7~9 bola:bol|LessThan7~11 bola:bol|LessThan7~13 bola:bol|LessThan7~15 bola:bol|LessThan7~16 controlador_vga_640_x_480:VGA|vga_green~2 controlador_vga_640_x_480:VGA|vga_green~6 controlador_vga_640_x_480:VGA|vga_blue~feeder controlador_vga_640_x_480:VGA|vga_blue } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.681 ns" { bola:bol|Pala_Y[2] {} bola:bol|Add5~1 {} bola:bol|Add5~3 {} bola:bol|Add5~4 {} bola:bol|LessThan7~9 {} bola:bol|LessThan7~11 {} bola:bol|LessThan7~13 {} bola:bol|LessThan7~15 {} bola:bol|LessThan7~16 {} controlador_vga_640_x_480:VGA|vga_green~2 {} controlador_vga_640_x_480:VGA|vga_green~6 {} controlador_vga_640_x_480:VGA|vga_blue~feeder {} controlador_vga_640_x_480:VGA|vga_blue {} } { 0.000ns 0.727ns 0.000ns 0.000ns 0.761ns 0.000ns 0.000ns 0.000ns 0.000ns 0.244ns 0.749ns 0.247ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.437ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_blue } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_blue {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.757 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Pala_Y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.757 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Pala_Y[2] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.681 ns" { bola:bol|Pala_Y[2] bola:bol|Add5~1 bola:bol|Add5~3 bola:bol|Add5~4 bola:bol|LessThan7~9 bola:bol|LessThan7~11 bola:bol|LessThan7~13 bola:bol|LessThan7~15 bola:bol|LessThan7~16 controlador_vga_640_x_480:VGA|vga_green~2 controlador_vga_640_x_480:VGA|vga_green~6 controlador_vga_640_x_480:VGA|vga_blue~feeder controlador_vga_640_x_480:VGA|vga_blue } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.681 ns" { bola:bol|Pala_Y[2] {} bola:bol|Add5~1 {} bola:bol|Add5~3 {} bola:bol|Add5~4 {} bola:bol|LessThan7~9 {} bola:bol|LessThan7~11 {} bola:bol|LessThan7~13 {} bola:bol|LessThan7~15 {} bola:bol|LessThan7~16 {} controlador_vga_640_x_480:VGA|vga_green~2 {} controlador_vga_640_x_480:VGA|vga_green~6 {} controlador_vga_640_x_480:VGA|vga_blue~feeder {} controlador_vga_640_x_480:VGA|vga_blue {} } { 0.000ns 0.727ns 0.000ns 0.000ns 0.761ns 0.000ns 0.000ns 0.000ns 0.000ns 0.244ns 0.749ns 0.247ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.437ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 register bola:bol\|Desplaza_Bola_X\[1\] register bola:bol\|Desplaza_Bola_X\[1\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" between source register \"bola:bol\|Desplaza_Bola_X\[1\]\" and destination register \"bola:bol\|Desplaza_Bola_X\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bola:bol\|Desplaza_Bola_X\[1\] 1 REG LCFF_X43_Y30_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y30_N1; Fanout = 18; REG Node = 'bola:bol\|Desplaza_Bola_X\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bola:bol|Desplaza_Bola_X[1] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns bola:bol\|Desplaza_Bola_X\[1\]~4 2 COMB LCCOMB_X43_Y30_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X43_Y30_N0; Fanout = 1; COMB Node = 'bola:bol\|Desplaza_Bola_X\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { bola:bol|Desplaza_Bola_X[1] bola:bol|Desplaza_Bola_X[1]~4 } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns bola:bol\|Desplaza_Bola_X\[1\] 3 REG LCFF_X43_Y30_N1 18 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X43_Y30_N1; Fanout = 18; REG Node = 'bola:bol\|Desplaza_Bola_X\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { bola:bol|Desplaza_Bola_X[1]~4 bola:bol|Desplaza_Bola_X[1] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { bola:bol|Desplaza_Bola_X[1] bola:bol|Desplaza_Bola_X[1]~4 bola:bol|Desplaza_Bola_X[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { bola:bol|Desplaza_Bola_X[1] {} bola:bol|Desplaza_Bola_X[1]~4 {} bola:bol|Desplaza_Bola_X[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -5.357 ns " "Info: + Latch edge is -5.357 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:PLL\|altpll:altpll_component\|_clk0 40.000 ns -5.357 ns  50 " "Info: Clock period of Destination clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -5.357 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -5.357 ns " "Info: - Launch edge is -5.357 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:PLL\|altpll:altpll_component\|_clk0 40.000 ns -5.357 ns  50 " "Info: Clock period of Source clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -5.357 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 destination 5.749 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to destination register is 5.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.787 ns) 2.895 ns controlador_vga_640_x_480:VGA\|vga_vs 3 REG LCFF_X40_Y31_N1 2 " "Info: 3: + IC(1.017 ns) + CELL(0.787 ns) = 2.895 ns; Loc. = LCFF_X40_Y31_N1; Fanout = 2; REG Node = 'controlador_vga_640_x_480:VGA\|vga_vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.000 ns) 4.206 ns controlador_vga_640_x_480:VGA\|vga_vs~clkctrl 4 COMB CLKCTRL_G8 46 " "Info: 4: + IC(1.311 ns) + CELL(0.000 ns) = 4.206 ns; Loc. = CLKCTRL_G8; Fanout = 46; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_vs~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 5.749 ns bola:bol\|Desplaza_Bola_X\[1\] 5 REG LCFF_X43_Y30_N1 18 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 5.749 ns; Loc. = LCFF_X43_Y30_N1; Fanout = 18; REG Node = 'bola:bol\|Desplaza_Bola_X\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Bola_X[1] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.03 % ) " "Info: Total cell delay = 1.324 ns ( 23.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.425 ns ( 76.97 % ) " "Info: Total interconnect delay = 4.425 ns ( 76.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Bola_X[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Bola_X[1] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 source 5.749 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to source register is 5.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.787 ns) 2.895 ns controlador_vga_640_x_480:VGA\|vga_vs 3 REG LCFF_X40_Y31_N1 2 " "Info: 3: + IC(1.017 ns) + CELL(0.787 ns) = 2.895 ns; Loc. = LCFF_X40_Y31_N1; Fanout = 2; REG Node = 'controlador_vga_640_x_480:VGA\|vga_vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.000 ns) 4.206 ns controlador_vga_640_x_480:VGA\|vga_vs~clkctrl 4 COMB CLKCTRL_G8 46 " "Info: 4: + IC(1.311 ns) + CELL(0.000 ns) = 4.206 ns; Loc. = CLKCTRL_G8; Fanout = 46; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_vs~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 5.749 ns bola:bol\|Desplaza_Bola_X\[1\] 5 REG LCFF_X43_Y30_N1 18 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 5.749 ns; Loc. = LCFF_X43_Y30_N1; Fanout = 18; REG Node = 'bola:bol\|Desplaza_Bola_X\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Bola_X[1] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.03 % ) " "Info: Total cell delay = 1.324 ns ( 23.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.425 ns ( 76.97 % ) " "Info: Total interconnect delay = 4.425 ns ( 76.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Bola_X[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Bola_X[1] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Bola_X[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Bola_X[1] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Bola_X[1] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 139 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 139 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Bola_X[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Bola_X[1] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Bola_X[1] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { bola:bol|Desplaza_Bola_X[1] bola:bol|Desplaza_Bola_X[1]~4 bola:bol|Desplaza_Bola_X[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { bola:bol|Desplaza_Bola_X[1] {} bola:bol|Desplaza_Bola_X[1]~4 {} bola:bol|Desplaza_Bola_X[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Bola_X[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Bola_X[1] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Bola_X[1] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "bola:bol\|Desplaza_Pala_Y\[0\] up clock 8.029 ns register " "Info: tsu for register \"bola:bol\|Desplaza_Pala_Y\[0\]\" (data pin = \"up\", clock pin = \"clock\") is 8.029 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.466 ns + Longest pin register " "Info: + Longest pin to register delay is 8.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns up 1 PIN PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'up'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.547 ns) + CELL(0.275 ns) 7.684 ns bola:bol\|Mover_Pala~3 2 COMB LCCOMB_X42_Y32_N24 2 " "Info: 2: + IC(6.547 ns) + CELL(0.275 ns) = 7.684 ns; Loc. = LCCOMB_X42_Y32_N24; Fanout = 2; COMB Node = 'bola:bol\|Mover_Pala~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { up bola:bol|Mover_Pala~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 8.382 ns bola:bol\|Desplaza_Pala_Y~0 3 COMB LCCOMB_X42_Y32_N26 1 " "Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 8.382 ns; Loc. = LCCOMB_X42_Y32_N26; Fanout = 1; COMB Node = 'bola:bol\|Desplaza_Pala_Y~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { bola:bol|Mover_Pala~3 bola:bol|Desplaza_Pala_Y~0 } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.466 ns bola:bol\|Desplaza_Pala_Y\[0\] 4 REG LCFF_X42_Y32_N27 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.466 ns; Loc. = LCFF_X42_Y32_N27; Fanout = 2; REG Node = 'bola:bol\|Desplaza_Pala_Y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { bola:bol|Desplaza_Pala_Y~0 bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 19.60 % ) " "Info: Total cell delay = 1.659 ns ( 19.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.807 ns ( 80.40 % ) " "Info: Total interconnect delay = 6.807 ns ( 80.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.466 ns" { up bola:bol|Mover_Pala~3 bola:bol|Desplaza_Pala_Y~0 bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.466 ns" { up {} up~combout {} bola:bol|Mover_Pala~3 {} bola:bol|Desplaza_Pala_Y~0 {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 0.000ns 6.547ns 0.260ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 164 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clock vga_pll:PLL\|altpll:altpll_component\|_clk0 -5.357 ns - " "Info: - Offset between input clock \"clock\" and output clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is -5.357 ns" {  } { { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 21 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 destination 5.758 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to destination register is 5.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.787 ns) 2.895 ns controlador_vga_640_x_480:VGA\|vga_vs 3 REG LCFF_X40_Y31_N1 2 " "Info: 3: + IC(1.017 ns) + CELL(0.787 ns) = 2.895 ns; Loc. = LCFF_X40_Y31_N1; Fanout = 2; REG Node = 'controlador_vga_640_x_480:VGA\|vga_vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.000 ns) 4.206 ns controlador_vga_640_x_480:VGA\|vga_vs~clkctrl 4 COMB CLKCTRL_G8 46 " "Info: 4: + IC(1.311 ns) + CELL(0.000 ns) = 4.206 ns; Loc. = CLKCTRL_G8; Fanout = 46; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_vs~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 5.758 ns bola:bol\|Desplaza_Pala_Y\[0\] 5 REG LCFF_X42_Y32_N27 2 " "Info: 5: + IC(1.015 ns) + CELL(0.537 ns) = 5.758 ns; Loc. = LCFF_X42_Y32_N27; Fanout = 2; REG Node = 'bola:bol\|Desplaza_Pala_Y\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.99 % ) " "Info: Total cell delay = 1.324 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.434 ns ( 77.01 % ) " "Info: Total interconnect delay = 4.434 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.758 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.758 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.015ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.466 ns" { up bola:bol|Mover_Pala~3 bola:bol|Desplaza_Pala_Y~0 bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.466 ns" { up {} up~combout {} bola:bol|Mover_Pala~3 {} bola:bol|Desplaza_Pala_Y~0 {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 0.000ns 6.547ns 0.260ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.758 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_Y[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.758 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Pala_Y[0] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 1.015ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock vga_blank controlador_vga_640_x_480:VGA\|vga_blank 2.945 ns register " "Info: tco from clock \"clock\" to destination pin \"vga_blank\" through register \"controlador_vga_640_x_480:VGA\|vga_blank\" is 2.945 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clock vga_pll:PLL\|altpll:altpll_component\|_clk0 -5.357 ns + " "Info: + Offset between input clock \"clock\" and output clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is -5.357 ns" {  } { { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 21 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 source 2.647 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns controlador_vga_640_x_480:VGA\|vga_blank 3 REG LCFF_X43_Y31_N1 1 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X43_Y31_N1; Fanout = 1; REG Node = 'controlador_vga_640_x_480:VGA\|vga_blank'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_blank } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_blank {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.405 ns + Longest register pin " "Info: + Longest register to pin delay is 5.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlador_vga_640_x_480:VGA\|vga_blank 1 REG LCFF_X43_Y31_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y31_N1; Fanout = 1; REG Node = 'controlador_vga_640_x_480:VGA\|vga_blank'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlador_vga_640_x_480:VGA|vga_blank } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.607 ns) + CELL(2.798 ns) 5.405 ns vga_blank 2 PIN PIN_D6 0 " "Info: 2: + IC(2.607 ns) + CELL(2.798 ns) = 5.405 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'vga_blank'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { controlador_vga_640_x_480:VGA|vga_blank vga_blank } "NODE_NAME" } } { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 51.77 % ) " "Info: Total cell delay = 2.798 ns ( 51.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.607 ns ( 48.23 % ) " "Info: Total interconnect delay = 2.607 ns ( 48.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { controlador_vga_640_x_480:VGA|vga_blank vga_blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.405 ns" { controlador_vga_640_x_480:VGA|vga_blank {} vga_blank {} } { 0.000ns 2.607ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_blank {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.405 ns" { controlador_vga_640_x_480:VGA|vga_blank vga_blank } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.405 ns" { controlador_vga_640_x_480:VGA|vga_blank {} vga_blank {} } { 0.000ns 2.607ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "bola:bol\|Desplaza_Pala_R_Y\[3\] up_R clock -6.102 ns register " "Info: th for register \"bola:bol\|Desplaza_Pala_R_Y\[3\]\" (data pin = \"up_R\", clock pin = \"clock\") is -6.102 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clock vga_pll:PLL\|altpll:altpll_component\|_clk0 -5.357 ns + " "Info: + Offset between input clock \"clock\" and output clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" is -5.357 ns" {  } { { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 21 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:PLL\|altpll:altpll_component\|_clk0 destination 5.733 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:PLL\|altpll:altpll_component\|_clk0\" to destination register is 5.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'vga_pll:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.787 ns) 2.895 ns controlador_vga_640_x_480:VGA\|vga_vs 3 REG LCFF_X40_Y31_N1 2 " "Info: 3: + IC(1.017 ns) + CELL(0.787 ns) = 2.895 ns; Loc. = LCFF_X40_Y31_N1; Fanout = 2; REG Node = 'controlador_vga_640_x_480:VGA\|vga_vs'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.000 ns) 4.206 ns controlador_vga_640_x_480:VGA\|vga_vs~clkctrl 4 COMB CLKCTRL_G8 46 " "Info: 4: + IC(1.311 ns) + CELL(0.000 ns) = 4.206 ns; Loc. = CLKCTRL_G8; Fanout = 46; COMB Node = 'controlador_vga_640_x_480:VGA\|vga_vs~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl } "NODE_NAME" } } { "controlador_vga_640_x_480.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/controlador_vga_640_x_480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 5.733 ns bola:bol\|Desplaza_Pala_R_Y\[3\] 5 REG LCFF_X42_Y28_N31 13 " "Info: 5: + IC(0.990 ns) + CELL(0.537 ns) = 5.733 ns; Loc. = LCFF_X42_Y28_N31; Fanout = 13; REG Node = 'bola:bol\|Desplaza_Pala_R_Y\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_R_Y[3] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 23.09 % ) " "Info: Total cell delay = 1.324 ns ( 23.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.409 ns ( 76.91 % ) " "Info: Total interconnect delay = 4.409 ns ( 76.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.733 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_R_Y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.733 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Pala_R_Y[3] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 0.990ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 182 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.744 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns up_R 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'up_R'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { up_R } "NODE_NAME" } } { "top_bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/top_bola.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.543 ns) + CELL(0.275 ns) 6.660 ns bola:bol\|Mover_Pala_R~1 2 COMB LCCOMB_X42_Y28_N30 3 " "Info: 2: + IC(5.543 ns) + CELL(0.275 ns) = 6.660 ns; Loc. = LCCOMB_X42_Y28_N30; Fanout = 3; COMB Node = 'bola:bol\|Mover_Pala_R~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.818 ns" { up_R bola:bol|Mover_Pala_R~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.744 ns bola:bol\|Desplaza_Pala_R_Y\[3\] 3 REG LCFF_X42_Y28_N31 13 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.744 ns; Loc. = LCFF_X42_Y28_N31; Fanout = 13; REG Node = 'bola:bol\|Desplaza_Pala_R_Y\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { bola:bol|Mover_Pala_R~1 bola:bol|Desplaza_Pala_R_Y[3] } "NODE_NAME" } } { "bola.vhd" "" { Text "C:/Users/Juan/Documents/Tercero/SED/HDL/top_bola/bola.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 17.81 % ) " "Info: Total cell delay = 1.201 ns ( 17.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.543 ns ( 82.19 % ) " "Info: Total interconnect delay = 5.543 ns ( 82.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { up_R bola:bol|Mover_Pala_R~1 bola:bol|Desplaza_Pala_R_Y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.744 ns" { up_R {} up_R~combout {} bola:bol|Mover_Pala_R~1 {} bola:bol|Desplaza_Pala_R_Y[3] {} } { 0.000ns 0.000ns 5.543ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.733 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl controlador_vga_640_x_480:VGA|vga_vs controlador_vga_640_x_480:VGA|vga_vs~clkctrl bola:bol|Desplaza_Pala_R_Y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.733 ns" { vga_pll:PLL|altpll:altpll_component|_clk0 {} vga_pll:PLL|altpll:altpll_component|_clk0~clkctrl {} controlador_vga_640_x_480:VGA|vga_vs {} controlador_vga_640_x_480:VGA|vga_vs~clkctrl {} bola:bol|Desplaza_Pala_R_Y[3] {} } { 0.000ns 1.091ns 1.017ns 1.311ns 0.990ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { up_R bola:bol|Mover_Pala_R~1 bola:bol|Desplaza_Pala_R_Y[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.744 ns" { up_R {} up_R~combout {} bola:bol|Mover_Pala_R~1 {} bola:bol|Desplaza_Pala_R_Y[3] {} } { 0.000ns 0.000ns 5.543ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 20 17:05:00 2015 " "Info: Processing ended: Tue Jan 20 17:05:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
