{"vcs1":{"timestamp_begin":1738060143.884781787, "rt":0.25, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1738060144.211090437, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1738060144.526708536, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738060143.661784589}
{"VCS_COMP_START_TIME": 1738060143.661784589}
{"VCS_COMP_END_TIME": 1738060144.747119673}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265424}}
{"vcselab": {"peak_mem": 150356}}
