#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000000000090e7c0 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0000000000954790_0 .var "clk", 0 0;
v000000000094a970_0 .net "readData1", 63 0, v0000000000946c10_0;  1 drivers
v000000000094aa10_0 .net "readData2", 63 0, v0000000000922950_0;  1 drivers
v000000000094aab0_0 .var "readReg1", 4 0;
v00000000009a5eb0_0 .var "readReg2", 4 0;
v00000000009a5ff0_0 .var "regWrite", 0 0;
v00000000009a5b90_0 .var "writeData", 63 0;
v00000000009a6630_0 .var "writeReg", 4 0;
E_0000000000944ff0/0 .event edge, v0000000000954510_0, v000000000090eae0_0, v000000000090eb80_0, v0000000000946c10_0;
E_0000000000944ff0/1 .event edge, v0000000000922950_0, v00000000009546f0_0, v0000000000954650_0, v0000000000946b70_0;
E_0000000000944ff0 .event/or E_0000000000944ff0/0, E_0000000000944ff0/1;
S_000000000090e950 .scope module, "register_file_test" "register_file" 2 42, 3 1 0, S_000000000090e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "regWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /OUTPUT 64 "readData1";
    .port_info 4 /OUTPUT 64 "readData2";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /INPUT 64 "writeData";
    .port_info 7 /INPUT 1 "clk";
v0000000000946b70_0 .net "clk", 0 0, v0000000000954790_0;  1 drivers
v0000000000946c10_0 .var "readData1", 63 0;
v0000000000922950_0 .var "readData2", 63 0;
v000000000090eae0_0 .net "readReg1", 4 0, v000000000094aab0_0;  1 drivers
v000000000090eb80_0 .net "readReg2", 4 0, v00000000009a5eb0_0;  1 drivers
v0000000000954510_0 .net "regWrite", 0 0, v00000000009a5ff0_0;  1 drivers
v00000000009545b0 .array "registerFile", 31 0, 63 0;
v0000000000954650_0 .net "writeData", 63 0, v00000000009a5b90_0;  1 drivers
v00000000009546f0_0 .net "writeReg", 4 0, v00000000009a6630_0;  1 drivers
E_0000000000944eb0 .event posedge, v0000000000946b70_0;
E_00000000009455f0 .event edge, v000000000090eb80_0;
E_0000000000944c70 .event edge, v000000000090eae0_0;
    .scope S_000000000090e950;
T_0 ;
    %wait E_0000000000944c70;
    %load/vec4 v000000000090eae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000946c10_0, 0, 64;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000090eae0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000009545b0, 4;
    %store/vec4 v0000000000946c10_0, 0, 64;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000090e950;
T_1 ;
    %wait E_00000000009455f0;
    %load/vec4 v000000000090eb80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000922950_0, 0, 64;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000090eb80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000009545b0, 4;
    %store/vec4 v0000000000922950_0, 0, 64;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000090e950;
T_2 ;
    %wait E_0000000000944eb0;
    %load/vec4 v0000000000954510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 3 26 "$display", "here in the always (writeData : %b)", v0000000000954650_0 {0 0 0};
    %load/vec4 v0000000000954650_0;
    %load/vec4 v00000000009546f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000009545b0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000090e7c0;
T_3 ;
    %vpi_call 2 10 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000090e7c0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009a5ff0_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v00000000009a6630_0, 0, 5;
    %pushi/vec4 3716732800, 0, 34;
    %concati/vec4 464591602, 0, 30;
    %store/vec4 v00000000009a5b90_0, 0, 64;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009a5ff0_0, 0, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000000009a6630_0, 0, 5;
    %pushi/vec4 3716732298, 0, 35;
    %concati/vec4 232303896, 0, 29;
    %store/vec4 v00000000009a5b90_0, 0, 64;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009a5ff0_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000000000094aab0_0, 0, 5;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v00000000009a5eb0_0, 0, 5;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000000000090e7c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000954790_0, 0, 1;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000954790_0;
    %inv;
    %store/vec4 v0000000000954790_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000000000090e7c0;
T_5 ;
    %wait E_0000000000944ff0;
    %vpi_call 2 45 "$monitor", "regWrite: %b, readReg1: %b, readReg2: %b, readData1: %b, readData2: %b, writeReg: %b, writeData: %b, clk: %b", v00000000009a5ff0_0, v000000000094aab0_0, v00000000009a5eb0_0, v000000000094a970_0, v000000000094aa10_0, v00000000009a6630_0, v00000000009a5b90_0, v0000000000954790_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "./../register_file.v";
