// Seed: 1634882385
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7, id_8;
endmodule
module module_1;
  assign id_1 = 1 ^ id_1;
  tri1 id_2 = 1'b0;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_1, id_3, id_2
  );
  tri id_4, id_5;
  assign id_5 = 1'b0;
endmodule
module module_2;
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
