// Seed: 476615774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_5, id_6;
  reg id_7 = 1 - id_5, id_8;
  reg  id_9;
  tri1 id_10;
  id_11(
      .id_0(),
      .id_1((1'b0)),
      .id_2(1),
      .id_3(id_3),
      .id_4(id_1),
      .id_5(1 == id_10),
      .id_6((1) * 1 - 1),
      .id_7(1),
      .id_8(1 == 1),
      .id_9(id_8++ == id_1),
      .id_10(""),
      .id_11(1'b0),
      .id_12(1),
      .id_13(1),
      .id_14(id_7 == 1),
      .id_15(1),
      .id_16(id_7),
      .id_17(id_3),
      .id_18(1 - id_10),
      .id_19(1),
      .id_20(id_8),
      .id_21(1'b0)
  );
  assign id_3 = id_6;
  wire id_12;
  always #(id_9) begin
    id_9 = new;
    if (1) begin
      id_8 = #1 id_9;
    end else id_9 <= 1;
  end
  assign id_10 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_12;
  module_0(
      id_4, id_11, id_8, id_5
  );
  assign id_12[1] = id_6 - 1;
endmodule
