#!/usr/bin/env python
#
# AICA DSP high-level language compiler
#
# GPL-2.0-or-later
# Copyright (C) 2025 Paul Cercueil <paul@crapouillou.net>

from re import compile, IGNORECASE
from struct import pack
from subprocess import check_output
from sys import argv

input_max = {
        "mems": 32,
        "mixer": 16,
        "cdda": 2,
}

input_offset = {
        "mems": 0,
        "mixer": 32,
        "cdda": 48,
}

smodes = {
        "sat": 0,
        "sat2": 1,
        "trim2": 2,
        "trim": 3,
}

def BIT(x):
    return 1 << x

def GENMASK(h, l):
    return (0xffffffffffffffff << l) & (0xffffffffffffffff >> (63 - h))

def CTZ(value):
    return (value & -value).bit_length() - 1

def FIELD_GET(field, value):
    return (value & field) >> CTZ(field)

def FIELD_PREP(field, value):
    return (value << CTZ(field)) & field

TRA = GENMASK(63, 57)
TWT = BIT(56)
TWA = GENMASK(55, 49)
XSEL = BIT(47)
YSEL = GENMASK(46, 45)
IRA = GENMASK(44, 39)
IWT = BIT(38)
IWA = GENMASK(37, 33)
TABLE = BIT(31)
MWT = BIT(30)
MRD = BIT(29)
EWT = BIT(28)
EWA = GENMASK(27, 24)
ADRL = BIT(23)
FRCL = BIT(22)
SHIFT = GENMASK(21, 20)
YRL = BIT(19)
NEGB = BIT(18)
ZERO = BIT(17)
BSEL = BIT(16)
NOFL = BIT(15)
MASA = GENMASK(14, 9)
ADREB = BIT(8)
NXADR = BIT(7)

dsp_fields = [
        "TRA", "TWT", "TWA", "XSEL", "YSEL", "IRA", "IWT", "IWA",
        "TABLE", "MWT", "MRD", "EWT", "EWA", "ADRL", "FRCL", "SHIFT",
        "YRL", "NEGB", "ZERO", "BSEL", "NOFL", "MASA", "ADREB", "NXADR"
]

dummy_acc = FIELD_PREP(YSEL, 1) | BSEL # acc = x * 0 + acc

def create_steps(lines):
    steps = []
    madrs = []
    coefs = {}
    nofl = False
    smode = 0
    imode = 0

    for line in lines:
        if len(line) == 0 or line[0] == '\n':
            continue

        match = compile("^\s*(//|#).*").match(line)
        if match:
            continue

        match = compile("^\s*MADRS\s*\[\s*\d+\s*\]\s*=\s*(-?\d+|0[xX][0-9a-fA-F]+)$").match(line)
        if match:
            madrs += [line]
            continue


        match = compile("^\s*INPUT\s+(mixer|mems|cdda):(\d+)\s*$", IGNORECASE).match(line)
        if match:
            idx = int(match.group(2))
            if idx >= input_max[match.group(1)]:
                print("Invalid instruction: " + match.group(0))
                exit()

            imode = idx + input_offset[match.group(1)]
            continue

        match = compile("^\s*OUTPUT\s+yreg\s*$", IGNORECASE).match(line)
        if match:
            steps += [dummy_acc | FIELD_PREP(IRA, imode) | YRL]
            continue

        match = compile("^\s*OUTPUT\s+adrs\s*$", IGNORECASE).match(line)
        if match:
            if smode == 3:
                steps += [dummy_acc | FIELD_PREP(SHIFT, smode) | ADRL]
                steps += [dummy_acc | FIELD_PREP(IRA, imode) | ADRL]
            else:
                steps += [dummy_acc | FIELD_PREP(IRA, imode) | FIELD_PREP(SHIFT, smode) | ADRL]
            continue

        match = compile("^\s*OUTPUT\s+adrs/s\s*$", IGNORECASE).match(line)
        if match:
            steps += [dummy_acc | FIELD_PREP(IRA, imode) | ADRL | FIELD_PREP(SHIFT, 3)]
            continue

        match = compile("^\s*OUTPUT\s+mixer:(\d+)\s*$", IGNORECASE).match(line)
        if match:
            idx = int(match.group(1))
            if idx >= 16:
                print("Invalid instruction: " + match.group(0))
                exit()

            steps += [dummy_acc | EWT | FIELD_PREP(EWA, idx) | FIELD_PREP(SHIFT, smode)]
            continue

        match = compile("^\s*MAC\s+(input|\[\s*temp:(\d+)\s*\])\s*,\s*((shifted|yreg):(lo|hi)|#0[xX][0-9a-fA-F]+|#-?\d+)(\s*,\s*(-?)(acc|\[\s*temp:(\d+)\s*\]))?", IGNORECASE).match(line)
        if match:
            if match.group(1) == "input":
                xsel = XSEL
                tra = 0
                ira = FIELD_PREP(IRA, imode)
            else:
                xsel = 0
                tra = FIELD_PREP(TRA, int(match.group(2)))
                ira = 0

            if match.group(4) == "yreg":
                if match.group(5) == "lo":
                    ysel = FIELD_PREP(YSEL, 3)
                else:
                    ysel = FIELD_PREP(YSEL, 2)
            elif match.group(4) == "shifted":
                new_op = dummy_acc | FRCL

                if match.group(5) == "lo":
                    new_op += FIELD_PREP(SHIFT, 3)

                steps += [new_op]
                ysel = 0
            else:
                ysel = FIELD_PREP(YSEL, 1)
                coefs[len(steps)] = int(match.group(3)[1:], 0) << 3

            if match.group(6) is not None:
                negb = FIELD_PREP(NEGB, int(match.group(7) == '-'))
                zero = 0

                if match.group(8) == "acc":
                    bsel = BSEL
                else:
                    bsel = 0
                    tra2 = FIELD_PREP(TRA, int(match.group(9)))
                    if xsel == 0 and tra != tra2:
                        print("Invalid instruction: " + match.group(0))
                        exit()

                    tra = tra2
            else:
                bsel = 0
                negb = 0
                zero = ZERO

            steps += [ira | xsel | tra | ysel | negb | zero | bsel]
            continue

        match = compile("^\s*SMODE\s+(sat|trim|sat2|trim2)\s*$", IGNORECASE).match(line)
        if match:
            smode = smodes[match.group(1)]
            continue

        match = compile("^\s*ST\s+\[\s*temp:(\d+)\s*\]\s*$", IGNORECASE).match(line)
        if match:
            twa = int(match.group(1))
            if twa >= 128:
                print("Invalid instruction: " + match.group(0))
                exit()

            steps += [dummy_acc | FIELD_PREP(SHIFT, smode) | TWT | FIELD_PREP(TWA, twa)]
            continue

        match = compile("^\s*ST(F)?\s+(\[)?madrs:(\d+)(\s*\+)?(/s)?(\])?\s*$", IGNORECASE).match(line)
        if match:
            masa = int(match.group(3))
            table = 0 if match.group(2) else TABLE
            adreb = ADREB if match.group(5) else 0
            nxadr = NXADR if match.group(4) else 0
            nofl = 0 if match.group(1) else NOFL

            if masa >= 64 or bool(match.group(2)) ^ bool(match.group(6)):
                print("Invalid instruction: " + match.group(0))
                exit()

            # Align to an odd step
            if not len(steps) & 1:
                steps += [dummy_acc]

            steps += [dummy_acc | FIELD_PREP(SHIFT, smode) | MWT | table | adreb | nxadr | nofl | FIELD_PREP(MASA, masa)]
            continue

        match = compile("^\s*LD(F)?\s+(\[)?madrs:(\d+)(\s\+)?(/s)?(\])?\s*,\s*mems:(\d+)\s*$", IGNORECASE).match(line)
        if match:
            masa = int(match.group(3))
            iwa = int(match.group(7))
            table = 0 if match.group(2) else TABLE
            adreb = ADREB if match.group(5) else 0
            nxadr = NXADR if match.group(4) else 0
            nofl = 0 if match.group(1) else NOFL

            if masa >= 64 or iwa >= 32 or bool(match.group(2)) ^ bool(match.group(6)):
                print("Invalid instruction: " + match.group(0))
                exit()

            # Align to an odd step
            if not len(steps) & 1:
                steps += [dummy_acc]

            steps += [dummy_acc | MRD | table | adreb | nxadr | nofl | FIELD_PREP(MASA, masa)]
            steps += [dummy_acc]
            steps += [dummy_acc | IWT | FIELD_PREP(IWA, iwa)]
            continue

        print(f"Unhandled instruction: {line}")

    # Convert the dict to a sparse array
    coefs = [coefs[x] if x in coefs else 0 for x in range(len(steps))]

    return (steps, coefs, madrs)

def opt_loads(steps):
    for idx in range(3, len(steps)):
        step = steps[idx]

        if not FIELD_GET(MRD, step) or FIELD_GET(IWT, step):
            continue

        iwa = FIELD_GET(IWA, steps[idx + 2])
        old_idx = idx

        while old_idx > 2 and not step & IWT:
            old_idx -= 1
            step = steps[old_idx]

            # Break out of the loop if a previous opcode reads INPUTS from the
            # mems register we are loading to.
            if step & (ADRL | YRL | XSEL) and FIELD_GET(IRA, step) == iwa:
                break

        # Align the step to odd
        old_idx += (old_idx & 1) ^ 1

        # If this step has a MWT, we can't reuse the table/adreb/etc. bits, so
        # use the next one.
        while steps[old_idx] & MWT:
            old_idx += 2

        if old_idx < idx:
            steps[old_idx] |= steps[idx] & (MRD | TABLE | ADREB | NXADR | MASA | NOFL)
            steps[old_idx + 2] |= IWT | FIELD_PREP(IWA, iwa)
            steps[idx] &= ~(MRD | TABLE | ADREB | NXADR | MASA | NOFL)
            steps[idx + 2] &= ~(IWT | IWA)

    return steps

def acc_unchanged(step, coef):
    return (step & (YSEL | BSEL | XSEL)) == dummy_acc and not coef

def uses_shifted(step):
    return not step & (EWT | MWT | FRCL | TWT)

def uses_inputs(step):
    return step & (XSEL | YRL) or (step & ADRL and FIELD_GET(SHIFT, step) == 3)

def writes_mems(step, mems):
    return step & IWT and FIELD_GET(IWA, step) == mems

def can_move_shift(prev, step, coef):
    return (not uses_shifted(prev) or step & SHIFT == prev & SHIFT) and acc_unchanged(prev, coef)

def reads_temp(step, coef):
    if not step & (BSEL | ZERO):
        return True

    if step & XSEL:
        return False

    return FIELD_GET(YSEL, step) != 1 or coef != 0

def trickle_down(steps, coefs):
    nb_steps = len(steps)
    nb_moves = 0

    while True:
        found = False

        for idx in reversed(range(1, nb_steps)):
            step = steps[idx]

            if step == dummy_acc:
                continue

            prev = steps[idx - 1]
            coef = coefs[idx]
            prev_coef = coefs[idx - 1]

            if not step & (MWT | MRD | IWT) and prev == dummy_acc and coefs[idx - 1] == 0:
                # The previous instruction is a NOP, we can swap with it.
                coefs[idx - 1] = coefs[idx]
                steps[idx - 1] = steps[idx]
                steps[idx] = dummy_acc
                coefs[idx] = 0
                found = True
                continue

            if not acc_unchanged(step, coef) and acc_unchanged(prev, prev_coef):
                # Can we move the MAC?
                temp_dep = reads_temp(step, coef) and FIELD_GET(TRA, step) == FIELD_GET(TWA, prev)
                frc_dep = not step & YSEL and prev & FRCL
                ysel_dep = FIELD_GET(YSEL, step) >= 2 and prev & YRL # TODO: maybe same inputs?

                move_shift = can_move_shift(prev, step, coef)
                shifted_dep = step & MWT or step & FRCL

                ira = FIELD_GET(IRA, step)
                input_dep = (uses_inputs(prev) and FIELD_GET(IRA, prev) != ira) or writes_mems(prev, ira)

                if not temp_dep and not frc_dep and not ysel_dep and not input_dep and not shifted_dep:
                    mask = XSEL | BSEL | TRA | IRA | ZERO | TWT | TWA | EWT | EWA | FRCL
                    steps[idx - 1] &= ~mask
                    steps[idx - 1] |= steps[idx] & mask
                    if FIELD_GET(YSEL, step) == 1:
                        coefs[idx - 1] = coefs[idx]
                        coefs[idx] = 0

                    steps[idx] &= ~mask
                    steps[idx] |= BSEL | FIELD_PREP(YSEL, 1)

                    print(f"MAC at offset {idx} can be moved down to {idx-1}")
                    found = True
                    nb_moves += 1
                    if False and nb_moves == 2:
                        found = False
                        break
                    continue

            if False and can_move_shift(prev, step, coef):
                if step & EWT and not prev & EWT:
                    print(f"EWT trickled down from {idx} to {idx - 1}")
                    mask = EWT | EWA | SHIFT
                    steps[idx - 1] &= ~(EWT | EWA | SHIFT)
                    steps[idx - 1] |= steps[idx] & (EWT | EWA | SHIFT)
                    steps[idx] &= ~(EWT | EWA)
                    found = True

                if step & TWT and not prev & TWT:
                    print(f"TWT trickled down from {idx} to {idx - 1}")
                    mask = TWT | TWA | SHIFT
                    steps[idx - 1] &= ~(TWT | TWA | SHIFT)
                    steps[idx - 1] |= steps[idx] & (TWT | TWA | SHIFT)
                    steps[idx] &= ~(TWT | TWA)
                    found = True

                if step & FRCL and not prev & FRCL:
                    print(f"FRCL trickled down from {idx} to {idx - 1}")
                    mask = FRCL | SHIFT
                    steps[idx - 1] &= ~(FRCL | SHIFT)
                    steps[idx - 1] |= steps[idx] & (FRCL | SHIFT)
                    steps[idx] &= ~FRCL
                    found = True

                # TODO: ADDRL

                if not uses_shifted(step):
                    steps[idx] &= ~SHIFT

        if not found:
            break

def drop_nops(steps, coefs):
    nb_steps = len(steps)
    only_nops = True
    was_nop = False
    has_rw = False

    for idx in reversed(range(0, nb_steps)):
        step = steps[idx]

        if step == dummy_acc and coefs[idx] == 0:
            if was_nop:
                steps = steps[:idx] + steps[idx + 2:]
                coefs = coefs[:idx] + coefs[idx + 2:]
                was_nop = False
            else:
                was_nop = True
            continue

        only_nops = False
        was_nop = False

    return (steps, coefs)

def generate_asm(f, steps, coefs, madrs):
    for line in madrs:
        f.write(f"{line}\n")

    for idx in range(0, len(steps)):
        if idx < len(coefs) and coefs[idx]:
            f.write(f"COEF[{idx}] = {coefs[idx]}\n")

        f.write(f"MPRO[{idx}] =")

        step = steps[idx]

        for field in dsp_fields:
            val = FIELD_GET(globals()[field], step)
            if val:
                if val == 1:
                    f.write(f" {field}")
                else:
                    f.write(f" {field}:{val}")

        f.write("\n")

def main():
    if len(argv) != 3:
        print("Usage: dspc <input_file> <output_file>")
        exit()


    try:
        lines = check_output(['cpp', '-E', argv[1]]).decode("ascii")
    except FileNotFoundError:
        print("cpp not found, input file won't be pre-processed")
        with open(argv[1], 'r') as f:
            lines = f.read()

    steps, coefs, madrs = create_steps(lines.splitlines())
    steps = opt_loads(steps)
    trickle_down(steps, coefs)
    steps, coefs = drop_nops(steps, coefs)

    with open(argv[2], 'w') as f:
        generate_asm(f, steps, coefs, madrs)


if __name__ == '__main__':
    main()
