// Seed: 1254075134
module module_0 (
    input  uwire id_0
    , id_13,
    input  tri   id_1,
    output wor   id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  wire  id_5,
    output uwire id_6
    , id_14,
    output wand  id_7,
    output wor   id_8,
    input  wire  id_9,
    input  tri0  id_10,
    input  wand  id_11
);
  assign id_6 = (id_9);
  wire id_15;
  assign id_6 = id_5;
  assign module_1.id_5 = 0;
  assign id_8 = (id_14 - -1);
endmodule
module module_1 #(
    parameter id_13 = 32'd98,
    parameter id_14 = 32'd24,
    parameter id_23 = 32'd15
) (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    output supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input supply0 id_10,
    input uwire id_11,
    output wand id_12,
    input tri1 _id_13,
    input uwire _id_14,
    input tri id_15,
    input tri id_16,
    output tri0 id_17
);
  tri1 [1 'b0 : id_13] id_19;
  assign id_12 = -1;
  logic [1 : -1] id_20;
  wire id_21;
  initial disable id_22;
  wire _id_23;
  assign id_17 = 1;
  logic [1 : -1 'b0] id_24;
  ;
  wire id_25;
  wire id_26;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_17,
      id_10,
      id_11,
      id_0,
      id_7,
      id_7,
      id_12,
      id_9,
      id_16,
      id_8
  );
  assign id_19 = id_10 - id_26;
  assign id_17 = !-1;
  assign id_19 = id_2;
  logic id_27;
  assign id_12 = id_16;
  logic [id_14 : id_23] id_28 = -1;
endmodule
