{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653901782251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653901782252 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653901782259 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1653901782322 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1653901782322 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653901782622 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653901782625 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653901782671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653901782671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653901782671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653901782671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653901782671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653901782671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653901782671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653901782671 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653901782671 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653901782671 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 1542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653901782674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 1544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653901782674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 1546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653901782674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 1548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653901782674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 1550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653901782674 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653901782674 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653901782676 ""}
{ "Info" "ISTA_SDC_FOUND" "lab3.sdc " "Reading SDC File: 'lab3.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1653901783540 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653901783541 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653901783547 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1653901783547 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653901783548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653901783630 ""}  } { { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 1518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653901783630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653901783837 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653901783838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653901783838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653901783840 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653901783842 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653901783844 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653901783844 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653901783845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653901783876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653901783878 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653901783878 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653901784054 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653901784058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653901786033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653901786224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653901786262 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653901789038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653901789038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653901789295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X92_Y12 X103_Y23 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23" {  } { { "loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X92_Y12 to location X103_Y23"} { { 12 { 0 ""} 92 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653901792038 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653901792038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653901793267 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653901793267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653901793269 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653901793391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653901793402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653901793710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653901793711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653901793946 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653901794348 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "22 Cyclone IV E " "22 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL Y2 " "Pin clk50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { clk50 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cpu_reset 3.3-V LVTTL R24 " "Pin cpu_reset uses I/O standard 3.3-V LVTTL at R24" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { cpu_reset } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cpu_reset" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "serial_rx 3.3-V LVTTL G12 " "Pin serial_rx uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { serial_rx } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "serial_rx" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw0 3.3-V LVTTL AB28 " "Pin user_sw0 uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw0 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw0" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_btn0 3.3-V LVTTL M23 " "Pin user_btn0 uses I/O standard 3.3-V LVTTL at M23" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_btn0 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_btn0" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw1 3.3-V LVTTL AC28 " "Pin user_sw1 uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw1 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw1" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_btn1 3.3-V LVTTL M21 " "Pin user_btn1 uses I/O standard 3.3-V LVTTL at M21" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_btn1 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_btn1" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw2 3.3-V LVTTL AC27 " "Pin user_sw2 uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw2 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw2" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_btn2 3.3-V LVTTL N21 " "Pin user_btn2 uses I/O standard 3.3-V LVTTL at N21" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_btn2 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_btn2" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw3 3.3-V LVTTL AD27 " "Pin user_sw3 uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw3 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw3" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw4 3.3-V LVTTL AB27 " "Pin user_sw4 uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw4 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw4" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw5 3.3-V LVTTL AC26 " "Pin user_sw5 uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw5 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw5" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw6 3.3-V LVTTL AD26 " "Pin user_sw6 uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw6 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw6" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw7 3.3-V LVTTL AB26 " "Pin user_sw7 uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw7 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw7" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw8 3.3-V LVTTL AC25 " "Pin user_sw8 uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw8 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw8" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw9 3.3-V LVTTL AB25 " "Pin user_sw9 uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw9 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw9" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw10 3.3-V LVTTL AC24 " "Pin user_sw10 uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw10 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw10" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw11 3.3-V LVTTL AB24 " "Pin user_sw11 uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw11 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw11" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw12 3.3-V LVTTL AB23 " "Pin user_sw12 uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw12 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw12" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw13 3.3-V LVTTL AA24 " "Pin user_sw13 uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw13 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw13" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw14 3.3-V LVTTL AA23 " "Pin user_sw14 uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw14 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw14" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "user_sw15 3.3-V LVTTL AA22 " "Pin user_sw15 uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { user_sw15 } } } { "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lam/data1/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "user_sw15" } } } } { "lab3.v" "" { Text "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1653901794721 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1653901794721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.fit.smsg " "Generated suppressed messages file /home/lam/data2/edabk/litex/fpga_101/lab003/build/gateware/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653901794907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1225 " "Peak virtual memory: 1225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653901795139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 16:09:55 2022 " "Processing ended: Mon May 30 16:09:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653901795139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653901795139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653901795139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653901795139 ""}
