// Seed: 3058687891
module module_0 ();
  reg id_1;
  always @(posedge 1 == 1'd0 or posedge 1'b0)
    case (id_1)
      1: id_1 = 1'b0;
      id_1: id_1 = id_1;
      id_1: id_1 = 1'b0;
      default: id_1 <= 1'b0;
    endcase
  assign id_1 = id_1 ^ 1'b0 + id_1;
  assign id_1 = id_1 ^ 1;
  always @(posedge id_1) begin : LABEL_0
    id_1 = id_1 - 1;
    $display;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1;
  always @(posedge 1 or posedge (id_1 < id_1)) begin : LABEL_0
    id_1 <= id_1;
  end
  module_0 modCall_1 ();
endmodule
