{
  "totalCount" : 5507,
  "totalCountFiltered" : 5507,
  "duration" : 593,
  "indexDuration" : 439,
  "requestDuration" : 522,
  "searchUid" : "269134d0-4d8b-49f8-9ba5-ea1671588f70",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-ukhugcphqsbvuu5h6vozkdspbm",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTQtdWtodWdjcGhxc2J2dXU1aDZ2b3prZHNwYm0=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Clock and reset",
    "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "clickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "excerpt" : "Figure 2.7. ... The AHB to APB bridge in the APB subsystem permits the APB peripheral bus to run at a ... The AHB to APB bridge generates the APBACTIVE signal that controls the generation of ...",
    "firstSentences" : "Clock and reset The example microcontroller uses a single reset and a single clock source. The clock and reset controller performs: The reset synchronization of the reset input. The generation of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 90,
    "percentScore" : 21.347042,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
      "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "zEtoeHvFmErYEvGB",
        "urihash" : "zEtoeHvFmErYEvGB",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032529931941038e00d31",
        "transactionid" : 861290,
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083848805828,
        "navigationhierarchiescontenttype" : "User Guide",
        "size" : 3986,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051983,
        "syssize" : 3986,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083848805828,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
      "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "excerpt" : "B ... If any of the provisions contained in these terms conflict with any of the provisions ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... Chapter 1",
      "firstSentences" : "Arm Cortex-M0 DesignStart Eval Copyright Â© 2017 Arm Limited (or its affiliates). All rights reserved. DUI 0926B (ID101717) Revision: r2p0 User Guide DUI 0926B ID101717 Arm Cortex-M0 DesignStart Eval",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "A5o8OhqoBPwy6gtÃ°",
        "urihash" : "A5o8OhqoBPwy6gtÃ°",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
        "keywords" : "Cortex-M",
        "systransactionid" : 861290,
        "copyright" : "Copyright Â©â¬2017 Arm Limited (or its affiliates). All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "numberofpages" : 59,
        "sysconcepts" : "simulations ; cortex ; testbenches ; microcontroller ; verilog ; environments ; implementations ; peripherals ; configurations ; registers ; memory map ; shows ; device drivers ; codes ; FPGA testbench ; retargetting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "simulations ; cortex ; testbenches ; microcontroller ; verilog ; environments ; implementations ; peripherals ; configurations ; registers ; memory map ; shows ; device drivers ; codes ; FPGA testbench ; retargetting",
        "documenttype" : "pdf",
        "isattachment" : "3678425",
        "sysindexeddate" : 1648719087000,
        "permanentid" : "8f3f8094c49cfc2984c84bd4b9b8115c8124e5e2504c17a11bc0d09c244c",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d77",
        "transactionid" : 861290,
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
        "subject" : "ARM Cortex-M0 Processor Design Kit Example System Guide. This manual gives reference documentation about how to construct a processor system. This book is for hardware and software engineers, system integrators, and system designers who want to run a complete example of a working system. Available as PDF.",
        "date" : 1648719087000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719087139002685,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 553924,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719054657,
        "syssubject" : "ARM Cortex-M0 Processor Design Kit Example System Guide. This manual gives reference documentation about how to construct a processor system. This book is for hardware and software engineers, system integrators, and system designers who want to run a complete example of a working system. Available as PDF.",
        "syssize" : 553924,
        "sysdate" : 1648719087000,
        "topparent" : "3678425",
        "author" : "ARM Limited",
        "label_version" : "r2p0",
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 1751,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719087000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719087139002685,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5eb032539931941038e00d77",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/pdf/DUI0926B_cortex_m0_designstart_eval_guide.pdf",
      "Excerpt" : "B ... If any of the provisions contained in these terms conflict with any of the provisions ... All rights reserved. Arm Limited. Company 02557590 registered in England. ... Chapter 1",
      "FirstSentences" : "Arm Cortex-M0 DesignStart Eval Copyright Â© 2017 Arm Limited (or its affiliates). All rights reserved. DUI 0926B (ID101717) Revision: r2p0 User Guide DUI 0926B ID101717 Arm Cortex-M0 DesignStart Eval"
    }, {
      "title" : "Platform",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "excerpt" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation ... If you use Arm Keil Microcontroller Development Kit (MDK) for software development, you ...",
      "firstSentences" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation process and FPGA synthesis. If you use Arm Keil Microcontroller Development Kit (MDK) for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Platform ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "ESQX2bfm2WtXaaHN",
        "urihash" : "ESQX2bfm2WtXaaHN",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "DesignStart Eval ; network drive ; Cortex ; Linux ; Unix ; shared folder ; operating systems ; environment ; personal computer ; simulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "DesignStart Eval ; network drive ; Cortex ; Linux ; Unix ; shared folder ; operating systems ; environment ; personal computer ; simulations",
        "documenttype" : "html",
        "isattachment" : "3678425",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "926baf931458023864262a7d6fee99a9218d3a98655d92ac930c8c77fad7",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d45",
        "transactionid" : 861290,
        "title" : "Platform ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083006750695,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 1038,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051956,
        "syssize" : 1038,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/introduction/limitations/platform?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083006750695,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
        "syscollection" : "default"
      },
      "Title" : "Platform",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/introduction/limitations/platform?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/introduction/limitations/platform",
      "Excerpt" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation ... If you use Arm Keil Microcontroller Development Kit (MDK) for software development, you ...",
      "FirstSentences" : "Platform This release of the Cortex-M0 DesignStart Eval supports Linux and Unix for the simulation process and FPGA synthesis. If you use Arm Keil Microcontroller Development Kit (MDK) for ..."
    }, {
      "title" : "Example header files and device driver files",
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "clickUri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "excerpt" : "core_cmFunc.h CMSIS 3.0 compatible header file for accessing special registers. ... This file imports all the required header files. ... Example header files and device driver files Cortex-M0",
      "firstSentences" : "Example header files and device driver files The example software uses header files that are based on the Cortex Microcontroller Software Interface Standard (CMSIS). The example software includes ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 90,
      "percentScore" : 21.347042,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "firstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "document_number" : "dui0926",
          "document_version" : "b",
          "content_type" : "User Guide",
          "systopparent" : "3678425",
          "sysurihash" : "zEtoeHvFmErYEvGB",
          "urihash" : "zEtoeHvFmErYEvGB",
          "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "systransactionid" : 861290,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1508244647000,
          "topparentid" : 3678425,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588605522000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719083000,
          "permanentid" : "d8aaff1dcf33f52a1905cd4d2a80fb1a306a2162afdb0c8ae687836c3df9",
          "syslanguage" : [ "English" ],
          "itemid" : "5eb032529931941038e00d31",
          "transactionid" : 861290,
          "title" : "Arm Cortex-M0 DesignStart Eval User Guide ",
          "products" : [ "Cortex-M0" ],
          "date" : 1648719083000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0926:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719083848805828,
          "navigationhierarchiescontenttype" : "User Guide",
          "size" : 3986,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719051983,
          "syssize" : 3986,
          "sysdate" : 1648719083000,
          "haslayout" : "1",
          "topparent" : "3678425",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3678425,
          "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719083000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0926/b/?lang=en",
          "modified" : 1645437304000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719083848805828,
          "uri" : "https://developer.arm.com/documentation/dui0926/b/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M0 DesignStart Eval User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Revision History Revision A 23 December 2015 First release for r1p0 Revision B 25 ...",
        "FirstSentences" : "Arm Cortex-M0 DesignStart Eval User Guide Copyright 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example header files and device driver files ",
        "document_number" : "dui0926",
        "document_version" : "b",
        "content_type" : "User Guide",
        "systopparent" : "3678425",
        "sysurihash" : "tqBtC02E4qqBxÃ±re",
        "urihash" : "tqBtC02E4qqBxÃ±re",
        "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
        "systransactionid" : 861290,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1508244647000,
        "topparentid" : 3678425,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588605522000,
        "sysconcepts" : "header files ; CMSIS ; device drivers ; cortex ; cm0 ; system functions ; registers definitions ; m0 ; preprocessing directive ; special instructions ; Interface Standard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
        "attachmentparentid" : 3678425,
        "parentitem" : "5eb032529931941038e00d31",
        "concepts" : "header files ; CMSIS ; device drivers ; cortex ; cm0 ; system functions ; registers definitions ; m0 ; preprocessing directive ; special instructions ; Interface Standard",
        "documenttype" : "html",
        "isattachment" : "3678425",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719083000,
        "permanentid" : "db8a36f6bcbad6b2159d7b9c9bba4ef13c23845ead1fc615b558f8b509e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5eb032539931941038e00d71",
        "transactionid" : 861290,
        "title" : "Example header files and device driver files ",
        "products" : [ "Cortex-M0" ],
        "date" : 1648719083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0926:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719083107159098,
        "sysisattachment" : "3678425",
        "navigationhierarchiescontenttype" : "User Guide",
        "sysattachmentparentid" : 3678425,
        "size" : 2692,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719051937,
        "syssize" : 2692,
        "sysdate" : 1648719083000,
        "haslayout" : "1",
        "topparent" : "3678425",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3678425,
        "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
        "wordcount" : 121,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
        "modified" : 1645437304000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719083107159098,
        "uri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
        "syscollection" : "default"
      },
      "Title" : "Example header files and device driver files",
      "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/software-examples/example-header-files-and-device-driver-files?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/software-examples/example-header-files-and-device-driver-files",
      "Excerpt" : "core_cmFunc.h CMSIS 3.0 compatible header file for accessing special registers. ... This file imports all the required header files. ... Example header files and device driver files Cortex-M0",
      "FirstSentences" : "Example header files and device driver files The example software uses header files that are based on the Cortex Microcontroller Software Interface Standard (CMSIS). The example software includes ..."
    } ],
    "totalNumberOfChildResults" : 23,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Clock and reset ",
      "document_number" : "dui0926",
      "document_version" : "b",
      "content_type" : "User Guide",
      "systopparent" : "3678425",
      "sysurihash" : "wiLsg9aRXBzLtZxP",
      "urihash" : "wiLsg9aRXBzLtZxP",
      "sysuri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "systransactionid" : 861290,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1508244647000,
      "topparentid" : 3678425,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588605522000,
      "sysconcepts" : "reset ; peripherals ; microcontroller ; clocking ; subsystem ; FPGA ; Verilog file ; APB ; transfer activity ; preprocessing directive ; device-specific testability ; silicon projects",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a2" ],
      "attachmentparentid" : 3678425,
      "parentitem" : "5eb032529931941038e00d31",
      "concepts" : "reset ; peripherals ; microcontroller ; clocking ; subsystem ; FPGA ; Verilog file ; APB ; transfer activity ; preprocessing directive ; device-specific testability ; silicon projects",
      "documenttype" : "html",
      "isattachment" : "3678425",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719087000,
      "permanentid" : "de17925574150183304fb4a78ef002f3334ca71f6682b60b15a2fd15e1ff",
      "syslanguage" : [ "English" ],
      "itemid" : "5eb032539931941038e00d5d",
      "transactionid" : 861290,
      "title" : "Clock and reset ",
      "products" : [ "Cortex-M0" ],
      "date" : 1648719087000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0926:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719087788756926,
      "sysisattachment" : "3678425",
      "navigationhierarchiescontenttype" : "User Guide",
      "sysattachmentparentid" : 3678425,
      "size" : 1699,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719051983,
      "syssize" : 1699,
      "sysdate" : 1648719087000,
      "haslayout" : "1",
      "topparent" : "3678425",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3678425,
      "content_description" : "This book describes the information required for system design and RTL simulation using Cortex-M0 DesignStart Eval.",
      "wordcount" : 127,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0", "Cortex-M|Cortex-M0" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719087000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0926/b/functional-description/clock-and-reset?lang=en",
      "modified" : 1645437304000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719087788756926,
      "uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
      "syscollection" : "default"
    },
    "Title" : "Clock and reset",
    "Uri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "ClickUri" : "https://developer.arm.com/documentation/dui0926/b/functional-description/clock-and-reset?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0926/b/en/functional-description/clock-and-reset",
    "Excerpt" : "Figure 2.7. ... The AHB to APB bridge in the APB subsystem permits the APB peripheral bus to run at a ... The AHB to APB bridge generates the APBACTIVE signal that controls the generation of ...",
    "FirstSentences" : "Clock and reset The example microcontroller uses a single reset and a single clock source. The clock and reset controller performs: The reset synchronization of the reset input. The generation of ..."
  }, {
    "title" : "AMBA Test Interface Controller Data Sheet",
    "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "excerpt" : "Where the term ARM is used it means âARM or any of its subsidiaries as appropriateâ. ... All rights reserved. DDI 0043E DDI 0043E ... Web Address ... http://www.arm.com ... 1.3 ... 1-6",
    "firstSentences" : "AMBA Test Interface Controller Copyright Â© 1995-1997 ARM Limited. All rights reserved. DDI 0043E Data Sheet ii AMBA Test Interface Controller Data Sheet Copyright Â© 1995-1997 ARM Limited. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Test Interface Controller Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
      "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Test Interface Controller Data Sheet ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "au5WjCPPn1Ã±1HqeO",
        "urihash" : "au5WjCPPn1Ã±1HqeO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e3f",
        "transactionid" : 861258,
        "title" : "AMBA Test Interface Controller Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525053817602,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1943,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 1943,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525053817602,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Test Interface Controller Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
      "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AMBA Test Interface Controller",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "excerpt" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that ... It controls the External Bus Interface (EBI) to sample or drive the ASB data bus BD.",
      "firstSentences" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that provides an AMBA bus master for system test. It controls the External Bus Interface (EBI) to sample ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn1Ã±1HqeO",
          "urihash" : "au5WjCPPn1Ã±1HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Test Interface Controller ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "BzKubpljSvouFlGl",
        "urihash" : "BzKubpljSvouFlGl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "Interface Controller ; AMBA ; state machine ; EBI",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "Interface Controller ; AMBA ; state machine ; EBI",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "d65573854caa5dad05701fa8cf83fa630ded9455d7f79b8aefd8f2adc5dd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e41",
        "transactionid" : 861258,
        "title" : "AMBA Test Interface Controller ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525237052659,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 357,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 357,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525237052659,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
        "syscollection" : "default"
      },
      "Title" : "AMBA Test Interface Controller",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller",
      "Excerpt" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that ... It controls the External Bus Interface (EBI) to sample or drive the ASB data bus BD.",
      "FirstSentences" : "Chapter 1. AMBA Test Interface Controller The Test Interface Controller is a state machine that provides an AMBA bus master for system test. It controls the External Bus Interface (EBI) to sample ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "excerpt" : "Functional Description The Test Interface Controller has two fundamental modes of ... system test. The default bus master is selected during reset, when an AMBA system is in low power mode ...",
      "firstSentences" : "Functional Description The Test Interface Controller has two fundamental modes of operation: default bus master. system test. The default bus master is selected during reset, when an AMBA system ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn1Ã±1HqeO",
          "urihash" : "au5WjCPPn1Ã±1HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "HxuW2zIzmgE9EyAB",
        "urihash" : "HxuW2zIzmgE9EyAB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "bus master ; TIC ; AMBA ; TREQB ; TREQA ; TACK signal ; ADDRESS vector ; Inputs Outputs ; external tester ; data transfers",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "bus master ; TIC ; AMBA ; TREQB ; TREQA ; TACK signal ; ADDRESS vector ; Inputs Outputs ; external tester ; data transfers",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "641859bc6eece94d1c7df0df9ebe11f25fc09c3d722721e45ef38ab5151e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e44",
        "transactionid" : 861258,
        "title" : "Functional Description ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525209162586,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 1093,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 1093,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525209162586,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/functional-description",
      "Excerpt" : "Functional Description The Test Interface Controller has two fundamental modes of ... system test. The default bus master is selected during reset, when an AMBA system is in low power mode ...",
      "FirstSentences" : "Functional Description The Test Interface Controller has two fundamental modes of operation: default bus master. system test. The default bus master is selected during reset, when an AMBA system ..."
    }, {
      "title" : "Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "excerpt" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test ... The TIC latches address vectors from the test bus and drives the ASB address bus. ... Figure 1.1.",
      "firstSentences" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test vectors from the external test bus (the 32-bit external data bus, if available) and initiates bus transfers.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Test Interface Controller Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Test Interface Controller Data Sheet ",
          "document_number" : "ddi0043",
          "document_version" : "e",
          "content_type" : "Datasheet",
          "systopparent" : "4876904",
          "sysurihash" : "au5WjCPPn1Ã±1HqeO",
          "urihash" : "au5WjCPPn1Ã±1HqeO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185273264000,
          "topparentid" : 4876904,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369653000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717525000,
          "permanentid" : "6252138c8a6abf4ca7997d46bf0ddf79bd0d26fd13b09c9b388baffa6a6e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e147588295d1e18d34e3f",
          "transactionid" : 861258,
          "title" : "AMBA Test Interface Controller Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648717525000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0043:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717525053817602,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717523914,
          "syssize" : 1943,
          "sysdate" : 1648717525000,
          "haslayout" : "1",
          "topparent" : "4876904",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876904,
          "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717525000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0043/e/?lang=en",
          "modified" : 1638963555000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717525053817602,
          "uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Test Interface Controller Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en",
        "Excerpt" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA Test Interface Controller Data Sheet Copyright 1995-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview ",
        "document_number" : "ddi0043",
        "document_version" : "e",
        "content_type" : "Datasheet",
        "systopparent" : "4876904",
        "sysurihash" : "YKAkNlAD9cMYydQP",
        "urihash" : "YKAkNlAD9cMYydQP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185273264000,
        "topparentid" : 4876904,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369653000,
        "sysconcepts" : "data bus ; interface controller ; TIC ; accesses ; ASB ; AMBA ; block diagram ; highest priority",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876904,
        "parentitem" : "5e8e147588295d1e18d34e3f",
        "concepts" : "data bus ; interface controller ; TIC ; accesses ; ASB ; AMBA ; block diagram ; highest priority",
        "documenttype" : "html",
        "isattachment" : "4876904",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717525000,
        "permanentid" : "ad8e18106866fb667f418521dbcda4b0906382706ac05ad91d173f2cd9cd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e147588295d1e18d34e42",
        "transactionid" : 861258,
        "title" : "Overview ",
        "products" : [ "AMBA" ],
        "date" : 1648717525000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0043:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717525126177842,
        "sysisattachment" : "4876904",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876904,
        "size" : 983,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717523914,
        "syssize" : 983,
        "sysdate" : 1648717525000,
        "haslayout" : "1",
        "topparent" : "4876904",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876904,
        "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717525000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0043/e/amba-test-interface-controller/overview?lang=en",
        "modified" : 1638963555000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717525126177842,
        "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
        "syscollection" : "default"
      },
      "Title" : "Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0043/e/amba-test-interface-controller/overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/amba-test-interface-controller/overview",
      "Excerpt" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test ... The TIC latches address vectors from the test bus and drives the ASB address bus. ... Figure 1.1.",
      "FirstSentences" : "Overview The AMBA Test Interface Controller (TIC) is an ASB bus master that accepts test vectors from the external test bus (the 32-bit external data bus, if available) and initiates bus transfers."
    } ],
    "totalNumberOfChildResults" : 8,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA Test Interface Controller Data Sheet ",
      "document_number" : "ddi0043",
      "document_version" : "e",
      "content_type" : "Datasheet",
      "systopparent" : "4876904",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ru6wMfKyx8ghzznS",
      "urihash" : "ru6wMfKyx8ghzznS",
      "sysuri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
      "systransactionid" : 861258,
      "copyright" : "Copyright Â© 1995-1997 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1185273264000,
      "topparentid" : 4876904,
      "numberofpages" : 16,
      "sysconcepts" : "address vectors ; ARM Limited ; test mode ; data bus ; AMBA systems ; transfers ; signals ; TIC ; HIGH phase ; active LOW ; rising edge ; drives BTRAN ; state machine ; subsequent cycles ; TBUS ; TREQB",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876904,
      "parentitem" : "5e8e147588295d1e18d34e3f",
      "concepts" : "address vectors ; ARM Limited ; test mode ; data bus ; AMBA systems ; transfers ; signals ; TIC ; HIGH phase ; active LOW ; rising edge ; drives BTRAN ; state machine ; subsequent cycles ; TBUS ; TREQB",
      "documenttype" : "pdf",
      "isattachment" : "4876904",
      "sysindexeddate" : 1648717525000,
      "permanentid" : "b290ab97740568a59a07034f2c5dc476dba1a09875c0e4a9d28e9bf23aaa",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e147588295d1e18d34e47",
      "transactionid" : 861258,
      "title" : "AMBA Test Interface Controller Data Sheet ",
      "date" : 1648717525000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0043:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717525240788627,
      "sysisattachment" : "4876904",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876904,
      "size" : 122844,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717524689,
      "syssize" : 122844,
      "sysdate" : 1648717525000,
      "topparent" : "4876904",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4876904,
      "content_description" : "Datasheet providing key information for the AMBA Test Interface Controller.",
      "wordcount" : 536,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717525000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717525240788627,
      "uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA Test Interface Controller Data Sheet",
    "Uri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e147588295d1e18d34e47",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0043/e/en/pdf/DDI0043.pdf",
    "Excerpt" : "Where the term ARM is used it means âARM or any of its subsidiaries as appropriateâ. ... All rights reserved. DDI 0043E DDI 0043E ... Web Address ... http://www.arm.com ... 1.3 ... 1-6",
    "FirstSentences" : "AMBA Test Interface Controller Copyright Â© 1995-1997 ARM Limited. All rights reserved. DDI 0043E Data Sheet ii AMBA Test Interface Controller Data Sheet Copyright Â© 1995-1997 ARM Limited. All ..."
  }, {
    "title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ?",
    "uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004757/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ? ",
      "document_number" : "ka004757",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4798768",
      "sysurihash" : "3llASernTTHTzÃ°Ig",
      "urihash" : "3llASernTTHTzÃ°Ig",
      "sysuri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634812333000,
      "topparentid" : 4798768,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634812394000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648717505000,
      "permanentid" : "7ded32b43634cfb7777dd03c8334846ce0399eb9d4d12e24377adeabbb5b",
      "syslanguage" : [ "English" ],
      "itemid" : "617141eaac265639eac59664",
      "transactionid" : 861257,
      "title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648717505000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004757:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717505581911812,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717504175,
      "syssize" : 63,
      "sysdate" : 1648717505000,
      "haslayout" : "1",
      "topparent" : "4798768",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4798768,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717505000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004757/1-0/?lang=en",
      "modified" : 1634812394000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717505581911812,
      "uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can I configure the width of ACE-Lite interface data bus to 256-bit ?",
    "Uri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004757/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004757/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004757/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Interface attributes",
    "uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "clickUri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "excerpt" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing ... Attribute Description Value Write ID capability The maximum number of different AWID ...",
    "firstSentences" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing bridge are described in: Table 2 Table 3. Attribute Description Value Write ID capability The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
      "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
      "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "YYwQPRW4fE3zF7GN",
        "urihash" : "YYwQPRW4fE3zF7GN",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd21",
        "transactionid" : 861257,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496152667686,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 360,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 360,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496152667686,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
      "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
      "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
    },
    "childResults" : [ {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "excerpt" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to ...",
      "firstSentences" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to registers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "82ILyAJLXw3obu70",
        "urihash" : "82ILyAJLXw3obu70",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "fast clock ; rising edge ; timing ; target speed ; Artisan SAGE ; combinatorial paths ; downwards-synchronizing bridge ; constraints",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "concepts" : "fast clock ; rising edge ; timing ; target speed ; Artisan SAGE ; combinatorial paths ; downwards-synchronizing bridge ; constraints",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "eff11f7b50f408f32bd55657ec9143b729e08db02d8bff267539a1e83a75",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd2d",
        "transactionid" : 861257,
        "title" : "AC characteristics ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496638309818,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 755,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 755,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/physical-data/ac-characteristics?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496638309818,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data/ac-characteristics",
      "Excerpt" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to ...",
      "FirstSentences" : "AC characteristics The downwards-synchronizing bridge adheres to the following timing guidelines. The figures refer to the percentage of clock cycle allowed for each function: inputs to registers ..."
    }, {
      "title" : "Confidentiality status",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "excerpt" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in ... Confidentiality status AMBA 3",
      "firstSentences" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in accordance with the terms of the agreement ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Confidentiality status ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "JxwQVv2NS5sc4M1O",
        "urihash" : "JxwQVv2NS5sc4M1O",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "sysconcepts" : "ARM ; terms of the agreement ; accordance",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "concepts" : "ARM ; terms of the agreement ; accordance",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "90e413c103082a5dc6bd2d5889cd83153e7ebd2fde813bad9c249113f41b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd26",
        "transactionid" : 861257,
        "title" : "Confidentiality status ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496641005981,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 288,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 288,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/preliminary-material/confidentiality-status?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496641005981,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
        "syscollection" : "default"
      },
      "Title" : "Confidentiality status",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/preliminary-material/confidentiality-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/preliminary-material/confidentiality-status",
      "Excerpt" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in ... Confidentiality status AMBA 3",
      "FirstSentences" : "Confidentiality status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to licence restrictions in accordance with the terms of the agreement ..."
    }, {
      "title" : "Physical data",
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "clickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "excerpt" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3",
      "firstSentences" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0011",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993893",
          "sysurihash" : "YYwQPRW4fE3zF7GN",
          "urihash" : "YYwQPRW4fE3zF7GN",
          "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671885000,
          "topparentid" : 4993893,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586848476000,
          "sysconcepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downwards-synchronizing ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717496000,
          "permanentid" : "53811ff0aa7490b1ed7a7c532e4fe345d23623dac989dc667d9a2dffab0d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9562dc8259fe2368e2bd21",
          "transactionid" : 861257,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648717496000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0011:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717496152667686,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717483597,
          "syssize" : 360,
          "sysdate" : 1648717496000,
          "haslayout" : "1",
          "topparent" : "4993893",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993893,
          "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
          "wordcount" : 30,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717496000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0011/a/?lang=en",
          "modified" : 1640097116000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717496152667686,
          "uri" : "https://developer.arm.com/documentation/dto0011/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the ... PrimeCell Infrastructure AMBA 3 AXI Downwards-synchronizing Bridge (BP133) Revision: ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI downwards-synchronizing bridge in the following sections: Preliminary material About the AXI downwards-synchronizing bridge ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Physical data ",
        "document_number" : "dto0011",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993893",
        "sysurihash" : "y9YQuHiXÃ°buCDN2P",
        "urihash" : "y9YQuHiXÃ°buCDN2P",
        "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1184671885000,
        "topparentid" : 4993893,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586848476000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993893,
        "parentitem" : "5e9562dc8259fe2368e2bd21",
        "documenttype" : "html",
        "isattachment" : "4993893",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717496000,
        "permanentid" : "ddbb79e6f6045110e4f9a14986f76cd32503f057b6b5a4f739fa01a6aa45",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9562dc8259fe2368e2bd2c",
        "transactionid" : 861257,
        "title" : "Physical data ",
        "products" : [ "AMBA 3" ],
        "date" : 1648717496000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0011:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717496637210316,
        "sysisattachment" : "4993893",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993893,
        "size" : 89,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717483597,
        "syssize" : 89,
        "sysdate" : 1648717496000,
        "haslayout" : "1",
        "topparent" : "4993893",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993893,
        "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717496000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0011/a/physical-data?lang=en",
        "modified" : 1640097116000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717496637210316,
        "uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
        "syscollection" : "default"
      },
      "Title" : "Physical data",
      "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/physical-data?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/physical-data",
      "Excerpt" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3",
      "FirstSentences" : "Physical data This section describes: AC characteristics Gate count. Physical data AMBA 3"
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Interface attributes ",
      "document_number" : "dto0011",
      "document_version" : "a",
      "content_type" : "Technical Overview",
      "systopparent" : "4993893",
      "sysurihash" : "FdAiSID2roaPJlW4",
      "urihash" : "FdAiSID2roaPJlW4",
      "sysuri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1184671885000,
      "topparentid" : 4993893,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586848476000,
      "sysconcepts" : "Master-dependent Read ; transactions ; slave ; master ; interface ; ARID ; AWID ; bridge ; WID buses",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
      "attachmentparentid" : 4993893,
      "parentitem" : "5e9562dc8259fe2368e2bd21",
      "concepts" : "Master-dependent Read ; transactions ; slave ; master ; interface ; ARID ; AWID ; bridge ; WID buses",
      "documenttype" : "html",
      "isattachment" : "4993893",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717496000,
      "permanentid" : "9029fd5a9f23b1867db17f21e0fee4fe201b8be4afb70c9d28c0214fc07a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9562dc8259fe2368e2bd2b",
      "transactionid" : 861257,
      "title" : "Interface attributes ",
      "products" : [ "AMBA 3" ],
      "date" : 1648717496000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dto0011:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717496725300565,
      "sysisattachment" : "4993893",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 4993893,
      "size" : 1683,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717483597,
      "syssize" : 1683,
      "sysdate" : 1648717496000,
      "haslayout" : "1",
      "topparent" : "4993893",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993893,
      "content_description" : "This Technical Overview describes the functionality of the AXI downwards-synchronizing bridge.",
      "wordcount" : 75,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717496000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dto0011/a/functional-description/interface-attributes?lang=en",
      "modified" : 1640097116000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717496725300565,
      "uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
      "syscollection" : "default"
    },
    "Title" : "Interface attributes",
    "Uri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "PrintableUri" : "https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "ClickUri" : "https://developer.arm.com/documentation/dto0011/a/functional-description/interface-attributes?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0011/a/en/functional-description/interface-attributes",
    "Excerpt" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing ... Attribute Description Value Write ID capability The maximum number of different AWID ...",
    "FirstSentences" : "Interface attributes The master and slave interface attributes for the AXI downwards-synchronizing bridge are described in: Table 2 Table 3. Attribute Description Value Write ID capability The ..."
  }, {
    "title" : "In AHB, what is the difference between a dummy bus master and a default bus master ?",
    "uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001350/1-0/en",
    "excerpt" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... Usually the bus master which is most likely to request the bus is made the default ...",
    "firstSentences" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the \\\"AMBA 2 AHB\\\" protocol the term default bus master is used to describe the ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "In AHB, what is the difference between a dummy bus master and a default bus master ? ",
      "document_number" : "ka001350",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4228691",
      "sysurihash" : "vNphIAwEO2T5TvSb",
      "urihash" : "vNphIAwEO2T5TvSb",
      "sysuri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602060733000,
      "topparentid" : 4228691,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602060775000,
      "sysconcepts" : "bus master ; SPLIT responses ; transfers ; AHB ; AMBA ; arbiter ; requesting access ; Customer non-confidential ; Set Confidentiality ; protocol the term",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "bus master ; SPLIT responses ; transfers ; AHB ; AMBA ; arbiter ; requesting access ; Customer non-confidential ; Set Confidentiality ; protocol the term",
      "documenttype" : "html",
      "sysindexeddate" : 1648717491000,
      "permanentid" : "5cc07ea620eef3670c35f5e744fae7356dc7a4322548ab5f3a8b8233472f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7d81e7bcda971b1456815a",
      "transactionid" : 861257,
      "title" : "In AHB, what is the difference between a dummy bus master and a default bus master ? ",
      "products" : [ "AR500" ],
      "date" : 1648717491000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001350:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717491811699243,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 883,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717462941,
      "syssize" : 883,
      "sysdate" : 1648717491000,
      "haslayout" : "1",
      "topparent" : "4228691",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4228691,
      "wordcount" : 84,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717491000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001350/1-0/?lang=en",
      "modified" : 1602060775000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717491811699243,
      "uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "In AHB, what is the difference between a dummy bus master and a default bus master ?",
    "Uri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001350/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001350/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001350/1-0/en",
    "Excerpt" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... Usually the bus master which is most likely to request the bus is made the default ...",
    "FirstSentences" : "KBA Article ID: KA001350 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the \\\"AMBA 2 AHB\\\" protocol the term default bus master is used to describe the ..."
  }, {
    "title" : "What has caused my simulation to stall, deadlock, or behave unexpectedly?",
    "uri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001405/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001405/1-0/en",
    "excerpt" : "Incorrect initialization procedure For products that have initialization procedures, it is important that ... What has caused my simulation to stall, deadlock, or behave unexpectedly? KBA",
    "firstSentences" : "Article ID: KA001405 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex-A65AE, Cortex- ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What has caused my simulation to stall, deadlock, or behave unexpectedly? ",
      "document_number" : "ka001405",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949199",
      "sysurihash" : "uAShlEfLceUwbViA",
      "urihash" : "uAShlEfLceUwbViA",
      "sysuri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
      "systransactionid" : 861255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1615793049000,
      "topparentid" : 4949199,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1615793152000,
      "sysconcepts" : "core ; memory map ; initialization procedures ; functioning correctly ; transactions ; barriers ; clocks ; signals ; clock-enables ; documentation ; simulations ; peripherals ; connections ; tarmac logs ; ordering constraint",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec6e60e24a5e02d07b2586|5eec6e66e24a5e02d07b258f", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e37e24a5e02d07b2559|5f05b70277b7d3124c7eec17", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b257a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e60e24a5e02d07b2586|5eec6e60e24a5e02d07b2587", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e37e24a5e02d07b2559|5f7364ebf1097610b8102fdc", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
      "concepts" : "core ; memory map ; initialization procedures ; functioning correctly ; transactions ; barriers ; clocks ; signals ; clock-enables ; documentation ; simulations ; peripherals ; connections ; tarmac logs ; ordering constraint",
      "documenttype" : "html",
      "sysindexeddate" : 1648717395000,
      "permanentid" : "bd575a400d717591dc53aa45f80d195a1ca8a37494e27506ebed118a61be",
      "syslanguage" : [ "English" ],
      "itemid" : "604f0c001da8f8344a2c9982",
      "transactionid" : 861255,
      "title" : "What has caused my simulation to stall, deadlock, or behave unexpectedly? ",
      "products" : [ "AD001", "AD002", "AD007", "AD008", "AD020", "AD040", "AT395", "AT396", "AT397", "AT398", "AT400", "AT401", "AT407", "AT408", "AT430", "AT440", "AT480", "AT481", "AT490", "AT497", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "AT570", "AT571", "AT571-PRU", "AT571-TRM", "AT575", "AT575-GRP", "AT577", "AT577-GRP", "CM000-KD-00401", "CM000-KD-00501", "CM000-KD-01901", "CMCRY-KD-00400", "CMCRY-KD-00401", "Cortex-A65", "Cortex-A76", "Cortex-A78", "FM014", "FM016", "FM069", "FM070", "FP026", "FP030", "FR128", "FR129", "FR173", "FR174", "GF37MH003", "GF37MH003-MUL", "GF37MH003-PVT", "GF37MH003-SUL", "GF37MH003-SVC", "GF37MH003-VRL", "GF37MH004", "GF37MH004-MUL", "GF37MH004-PVT", "GF37MH004-SUL", "GF37MH004-SVC", "GF37MH004-VRL", "GF37MH005", "GF37MH005-MUL", "GF37MH005-PVT", "GF37MH005-SUL", "GF37MH005-SVC", "GF37MH005-VRL", "HM001", "HM002", "HM003", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP009", "MP010", "MP011", "MP012", "MP014", "MP015", "MP016", "MP017", "MP019", "MP020", "MP020-GRP", "MP021", "MP022", "MP023", "MP027", "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP035", "MP036", "MP038", "MP040", "MP040-GRP", "MP041", "MP042", "MP043", "MP043-PRU", "MP043-TRM", "MP047", "MP047-GRP", "MP048", "MP049", "MP052", "MP053", "MP054", "MP055", "MP056", "MP056-GRP", "MP057", "MP058", "MP058-SAC-S+M", "MP059", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP069", "MP070", "MP071", "MP072", "MP073", "MP074", "MP074-PRU", "MP074-TRM", "MP075", "MP075-PRU", "MP075-TRM", "MP079", "MP080", "MP081", "MP082", "MP082-PRU", "MP082-TRM", "MP083", "MP083-PRU", "MP083-TRM", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP088", "MP088-GRP", "MP089", "MP090", "MP091", "MP093", "MP094", "MP095", "MP095-PRU", "MP095-TRM", "MP096", "MP096-PRU", "MP096-TRM", "MP097", "MP097-PRU", "MP097-TRM", "MP099", "MP102", "MP102-PRU", "MP102-TRM", "MP103", "MP103-PRU", "MP103-TRM", "MP104", "MP105", "MP127", "MP127-PRU", "MP127-TRM", "MP135", "MP154", "SE35MH003", "SE35MH003-MUL", "SE35MH003-PVT", "SE35MH003-SUL", "SE35MH003-SVC", "SE35MH003-VRL", "SE35MH004", "SE35MH004-MUL", "SE35MH004-PVT", "SE35MH004-SUL", "SE35MH004-SVC", "SE35MH004-VRL", "SE35MH005", "SE35MH005-MUL", "SE35MH005-PVT", "SE35MH005-SUL", "SE35MH005-SVC", "SE35MH005-VRL", "SE35PA005", "SE35PA005-EVK", "SE35PA005-MUL", "SE35PA005-SUL", "SE35PA005-SVC", "SE38MH009", "SE38MH009-EVL", "SE38MH009-MAS", "SE38MH009-MUL", "SE38MH009-PVT", "SE38MH009-SUL", "SE38MH009-SVC", "SE38MH009-VRL", "SE38MH010", "SE38MH010-EVL", "SE38MH010-MAS", "SE38MH010-MUL", "SE38MH010-PVT", "SE38MH010-SUL", "SE38MH010-SVC", "SE38MH010-VRL", "SE38MH011", "SE38MH011-EVL", "SE38MH011-MAS", "SE38MH011-MUL", "SE38MH011-PVT", "SE38MH011-SUL", "SE38MH011-SVC", "SE38MH011-VRL", "SE39MH012", "SE39MH012-EVL", "SE39MH012-MAS", "SE39MH012-MUL", "SE39MH012-PVT", "SE39MH012-SUL", "SE39MH012-SVC", "SE39MH012-VRL", "SE39MH013", "SE39MH013-EVL", "SE39MH013-MAS", "SE39MH013-MUL", "SE39MH013-PVT", "SE39MH013-SUL", "SE39MH013-SVC", "SE39MH013-VRL", "SE39MH014", "SE39MH014-EVL", "SE39MH014-MAS", "SE39MH014-MUL", "SE39MH014-PVT", "SE39MH014-SUL", "SE39MH014-SVC", "SE39MH014-VRL", "SE40MH003", "SE40MH003-MUL", "SE40MH003-PVT", "SE40MH003-SUL", "SE40MH003-SVC", "SE40MH003-VRL", "SE40MH004", "SE40MH004-MUL", "SE40MH004-PVT", "SE40MH004-SUL", "SE40MH004-SVC", "SE40MH004-VRL", "SE40MH007", "SE40MH007-MUL", "SE40MH007-PVT", "SE40MH007-SUL", "SE40MH007-SVC", "SE40MH007-VRL", "SE40MH045", "SE40MH045-MUL", "SE40MH045-PVT", "SE40MH045-SUL", "SE40MH045-SVC", "SE40MH045-VRL", "TS75MH030", "TS75MH030-ESN", "TS75MH030-MUL", "TS75MH030-PVT", "TS75MH030-SUL", "TS75MH030-SVC", "TS75MH030-VRL", "TS75MH031", "TS75MH031-ESN", "TS75MH031-MUL", "TS75MH031-PVT", "TS75MH031-SUL", "TS75MH031-SVC", "TS75MH031-VRL", "TS75MH032", "TS75MH032-ESN", "TS75MH032-MUL", "TS75MH032-PVT", "TS75MH032-SUL", "TS75MH032-SVC", "TS75MH032-VRL", "ZA076", "ZA077", "ZA323", "ZA324", "ZA558", "ZA559", "ZA561", "ZA612", "ZA618", "ZA640", "ZA644", "ZA645", "ZA648", "ZA649", "ZA662", "ZA663", "ZA664", "ZA665", "ZA666", "ZA708", "ZA709", "ZA710", "ZA711", "ZA775", "ZA776", "ZA790", "ZA791", "ZA792", "ZA793", "ZA794", "ZA795", "ZA802", "ZA803", "ZA804", "ZA808", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA848", "ZA849", "ZA850", "ZA851", "ZA852", "ZA882", "ZA883", "ZA887", "ZA888", "ZA895", "ZA897", "ZA899", "ZA900", "ZA901", "ZA903", "ZA922", "ZA923", "ZA928", "ZA934", "ZA935", "ZA936", "ZA937", "ZA938", "ZA944", "ZA945", "ZA946", "ZA947", "ZA948", "ZA951", "ZA964", "ZA965", "ZA966", "ZA967", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB115", "ZB116", "ZB133", "ZB139", "ZB140", "ZB142", "ZB143", "ZB144", "ZB148", "ZB149", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB201", "ZB202", "ZB203", "ZB204", "ZB205", "ZB206", "ZB207", "ZB208", "ZB209", "ZB210", "ZB214", "ZB278", "ZB279", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB305", "ZB322", "ZB330", "ZB360", "ZB361", "ZB362", "ZB363", "ZB402", "ZB403", "ZB405", "ZB406", "ZB408", "ZB409", "ZB410", "ZB411", "ZB412", "ZB413", "ZB415", "ZB422", "ZB423", "ZB424", "ZB425", "ZB426", "ZB427", "ZB476", "ZB477", "ZB478", "ZB479", "ZB480", "ZB492", "ZB493", "ZB504", "ZB509", "ZB517", "ZB518", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB577", "ZB578", "ZB579", "ZB580", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB746", "ZB747", "ZB749", "ZB750", "ZB751", "ZB752", "ZB804", "ZB810", "ZB813", "ZB814", "ZB816", "ZB891", "ZB892", "ZB893" ],
      "date" : 1648717395000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001405:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717395897457696,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 4253,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001405/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717339003,
      "syssize" : 4253,
      "sysdate" : 1648717395000,
      "haslayout" : "1",
      "topparent" : "4949199",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949199,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 314,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-R|Cortex-R4", "Cortex-R|Cortex-R4", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A78", "Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A12", "Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-R|Cortex-R52", "Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A78AE", "Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77", "IP Products|Processors|Cortex-A|Cortex-A76AE", "IP Products|Processors|Cortex-A|Cortex-A76", "IP Products|Processors|Cortex-A|Cortex-A75", "IP Products|Processors|Cortex-A|Cortex-A73", "IP Products|Processors|Cortex-A|Cortex-A72", "IP Products|Processors|Cortex-A|Cortex-A65AE", "IP Products|Processors|Cortex-A|Cortex-A65", "IP Products|Processors|Cortex-A|Cortex-A57", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A12", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A8", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "IP Products|Processors|Cortex-A|Cortex-A78", "IP Products|Processors|Cortex-A|Cortex-A78AE", "IP Products|Processors|Cortex-A|Cortex-A78C", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R52", "IP Products|Processors|Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-R|Cortex-R5", "IP Products|Processors|Cortex-R|Cortex-R4", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "3",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717395000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001405/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001405/1-0/?lang=en",
      "modified" : 1615793152000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717395897457696,
      "uri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What has caused my simulation to stall, deadlock, or behave unexpectedly?",
    "Uri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001405/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001405/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001405/1-0/en",
    "Excerpt" : "Incorrect initialization procedure For products that have initialization procedures, it is important that ... What has caused my simulation to stall, deadlock, or behave unexpectedly? KBA",
    "FirstSentences" : "Article ID: KA001405 Applies To: Cortex-A, Cortex-A12, Cortex-A15, Cortex-A17, Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A5, Cortex-A53, Cortex-A55, Cortex-A57, Cortex-A65, Cortex-A65AE, Cortex- ..."
  }, {
    "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "printableUri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f281e083951795e690a8108",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "excerpt" : "A concise explanation of your comments. ... The page number(s) to which your comments refer ... General suggestion for additions and improvements are also welcome. GENC-005330 v2.1",
    "firstSentences" : "Date of Issue: 27-Jun-2005 AMBAâ¢ 2 AHBâ¢ AMBAâ¢ ARM Errata Notice 2 AHBâ¢ to AMBA 3 AXIâ¢ Bridges (BP136) Document Revision 2.1 PrimeCellÂ® Infrastructure Bridges (BP136) Errata Notice to AMBA 3 AXIâ¢",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 2 AHB to ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
        "document_number" : "genc0053330",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3838867",
        "sysurihash" : "N67XiJcCMCpiTd44",
        "urihash" : "N67XiJcCMCpiTd44",
        "sysuri" : "https://developer.arm.com/documentation/genc0053330/a/en",
        "systransactionid" : 861254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595466061000,
        "topparentid" : 3838867,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596464648000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717314000,
        "permanentid" : "48a922998f9d664bbf392916504add7065b4a254835ff744fa0c2b2eeb0b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f281e083951795e690a8106",
        "transactionid" : 861254,
        "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1648717314000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc0053330:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717314509950171,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717304647,
        "syssize" : 237,
        "sysdate" : 1648717314000,
        "haslayout" : "1",
        "topparent" : "3838867",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838867,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of AhbToBP136.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717314000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc0053330/a/?lang=en",
        "modified" : 1642583015000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717314509950171,
        "uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 2 AHB to ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "printableUri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "clickUri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en",
      "excerpt" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 2 AHB to ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
        "document_number" : "genc0053330",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3838867",
        "sysurihash" : "N67XiJcCMCpiTd44",
        "urihash" : "N67XiJcCMCpiTd44",
        "sysuri" : "https://developer.arm.com/documentation/genc0053330/a/en",
        "systransactionid" : 861254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1595466061000,
        "topparentid" : 3838867,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596464648000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717314000,
        "permanentid" : "48a922998f9d664bbf392916504add7065b4a254835ff744fa0c2b2eeb0b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f281e083951795e690a8106",
        "transactionid" : 861254,
        "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1648717314000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "genc0053330:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717314509950171,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717304647,
        "syssize" : 237,
        "sysdate" : 1648717314000,
        "haslayout" : "1",
        "topparent" : "3838867",
        "label_version" : "a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3838867,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of AhbToBP136.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717314000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/genc0053330/a/?lang=en",
        "modified" : 1642583015000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717314509950171,
        "uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/genc0053330/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/genc0053330/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en",
      "Excerpt" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice This document is only available in a PDF version. Click Download to view. PrimeCell Infrastructure AMBA 2 AHB to ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
      "document_number" : "genc0053330",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3838867",
      "sysauthor" : "ARM",
      "sysurihash" : "W57yBFAEpdlG9TrM",
      "urihash" : "W57yBFAEpdlG9TrM",
      "sysuri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
      "keywords" : "AMBA AXI AHB AhbToAxi Errata",
      "systransactionid" : 861254,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595466061000,
      "topparentid" : 3838867,
      "numberofpages" : 12,
      "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 3838867,
      "parentitem" : "5f281e083951795e690a8106",
      "concepts" : "majority of applications ; levels of severity ; errata ; comments ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "documenttype" : "pdf",
      "isattachment" : "3838867",
      "sysindexeddate" : 1648717314000,
      "permanentid" : "2e77766db86094ffd3e048e16a7331d38dd6186f9c43a0429b08d77aac40",
      "syslanguage" : [ "English" ],
      "itemid" : "5f281e083951795e690a8108",
      "transactionid" : 861254,
      "title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice ",
      "date" : 1648717314000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "genc0053330:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717314694103628,
      "sysisattachment" : "3838867",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3838867,
      "size" : 67489,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f281e083951795e690a8108",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717305452,
      "syssize" : 67489,
      "sysdate" : 1648717314000,
      "topparent" : "3838867",
      "author" : "ARM",
      "label_version" : "a",
      "systopparentid" : 3838867,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p0 of AhbToBP136.",
      "wordcount" : 256,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717314000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f281e083951795e690a8108",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717314694103628,
      "uri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Infrastructure AMBA 2 AHB to AMBA 3 AXI Bridges (BP136) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f281e083951795e690a8108",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/genc0053330/a/en/pdf/BP136-DC-11001_AhbToAxi_r0p0rel0_errata.pdf",
    "Excerpt" : "A concise explanation of your comments. ... The page number(s) to which your comments refer ... General suggestion for additions and improvements are also welcome. GENC-005330 v2.1",
    "FirstSentences" : "Date of Issue: 27-Jun-2005 AMBAâ¢ 2 AHBâ¢ AMBAâ¢ ARM Errata Notice 2 AHBâ¢ to AMBA 3 AXIâ¢ Bridges (BP136) Document Revision 2.1 PrimeCellÂ® Infrastructure Bridges (BP136) Errata Notice to AMBA 3 AXIâ¢"
  }, {
    "title" : "How to render the ESS-600's system \"B\" with the Cortex-M55 processor's r1 version?",
    "uri" : "https://developer.arm.com/documentation/ka004774/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004774/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004774/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004774/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to render the ESS-600's system \"B\" with the Cortex-M55 processor's r1 version? ",
      "document_number" : "ka004774",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4822069",
      "sysurihash" : "Niz9Ã°gbW8Z1WTG2T",
      "urihash" : "Niz9Ã°gbW8Z1WTG2T",
      "sysuri" : "https://developer.arm.com/documentation/ka004774/1-0/en",
      "systransactionid" : 861242,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1627979169000,
      "topparentid" : 4822069,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627979228000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e66e24a5e02d07b2591|5f05b4cc77b7d3124c7eec16", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba112cd74e712c4497243", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648716715000,
      "permanentid" : "efbac4521d2583a09e9397e74c2731090d36b8e5ed7e0dac62b84dc0b38b",
      "syslanguage" : [ "English" ],
      "itemid" : "6108fddc9ebe3a7dbd3a89df",
      "transactionid" : 861242,
      "title" : "How to render the ESS-600's system \"B\" with the Cortex-M55 processor's r1 version? ",
      "products" : [ "AT633", "AT633-PRU", "AT633-TRM", "AT634", "AT634-PRU", "AT634-TRM", "AT635", "AT636", "AT636-PRU", "AT636-TRM", "Cortex-M55", "TM200", "TM200-GRP", "TM201", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1648716715000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004774:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716715116997121,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004774/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716677909,
      "syssize" : 63,
      "sysdate" : 1648716715000,
      "haslayout" : "1",
      "topparent" : "4822069",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4822069,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M55", "Cortex-M|Cortex-M55", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "CoreSight Debug and Trace|CoreSight Components|CoreSight ESS-600 Example System", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M55", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716715000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004774/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004774/1-0/?lang=en",
      "modified" : 1627979228000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716715116997121,
      "uri" : "https://developer.arm.com/documentation/ka004774/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to render the ESS-600's system \"B\" with the Cortex-M55 processor's r1 version?",
    "Uri" : "https://developer.arm.com/documentation/ka004774/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004774/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004774/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004774/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Configuring ARM Caches - Application Note 53",
    "uri" : "https://developer.arm.com/documentation/dai0053/b/en/pdf/DAI0053B_cache_config.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dai0053/b/en/pdf/DAI0053B_cache_config.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f19525920b7cf4bc524c651",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0053/b/en/pdf/DAI0053B_cache_config.pdf",
    "excerpt" : "+1 408 399 5199 ... This document is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any ... Key",
    "firstSentences" : "Application Note 53 ENGLAND Configuring ARM Caches Document number: ARM DAI 0053B Issued: February 1998 Copyright Advanced RISC Machines Ltd (ARM) 1998 Advanced RISC Machines Limited Fulbourn Road",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Configuring ARM Caches - Application Note 53",
      "uri" : "https://developer.arm.com/documentation/dai0053/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0053/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0053/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0053/b/en",
      "excerpt" : "Configuring ARM Caches - Application Note 53 This document is only available in a PDF version. Click Download to view. Configuring ARM Caches - Application Note 53 CPU Architecture",
      "firstSentences" : "Configuring ARM Caches - Application Note 53 This document is only available in a PDF version. Click Download to view. Configuring ARM Caches - Application Note 53 CPU Architecture",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuring ARM Caches - Application Note 53 ",
        "document_number" : "dai0053",
        "document_version" : "b",
        "content_type" : "appNote",
        "systopparent" : "5026849",
        "sysurihash" : "UesxgDAZpKL9gMw8",
        "urihash" : "UesxgDAZpKL9gMw8",
        "sysuri" : "https://developer.arm.com/documentation/dai0053/b/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1595494665000,
        "topparentid" : 5026849,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595495001000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648716610000,
        "permanentid" : "e176e1b49e9c79be84c9c82e977706dbf29948bf47f4887a5aa306b8ff56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19525920b7cf4bc524c64f",
        "transactionid" : 861239,
        "title" : "Configuring ARM Caches - Application Note 53 ",
        "products" : [ "CPU Architecture" ],
        "date" : 1648716610000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0053:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716610541760168,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 180,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0053/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716605343,
        "syssize" : 180,
        "sysdate" : 1648716610000,
        "haslayout" : "1",
        "topparent" : "5026849",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026849,
        "content_description" : "In order to get maximum performance from processors such as ARM710a and StrongARM SA-110 it is necessary to enable the cache. An application may have this done for it by, for example, the underlying microkernel on the system. However, if there is no such kernel an application will have to enable the caches itself.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0053/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0053/b/?lang=en",
        "modified" : 1638270230000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716610541760168,
        "uri" : "https://developer.arm.com/documentation/dai0053/b/en",
        "syscollection" : "default"
      },
      "Title" : "Configuring ARM Caches - Application Note 53",
      "Uri" : "https://developer.arm.com/documentation/dai0053/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0053/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0053/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0053/b/en",
      "Excerpt" : "Configuring ARM Caches - Application Note 53 This document is only available in a PDF version. Click Download to view. Configuring ARM Caches - Application Note 53 CPU Architecture",
      "FirstSentences" : "Configuring ARM Caches - Application Note 53 This document is only available in a PDF version. Click Download to view. Configuring ARM Caches - Application Note 53 CPU Architecture"
    },
    "childResults" : [ {
      "title" : "Configuring ARM Caches - Application Note 53",
      "uri" : "https://developer.arm.com/documentation/dai0053/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0053/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0053/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0053/b/en",
      "excerpt" : "Configuring ARM Caches - Application Note 53 This document is only available in a PDF version. Click Download to view. Configuring ARM Caches - Application Note 53 CPU Architecture",
      "firstSentences" : "Configuring ARM Caches - Application Note 53 This document is only available in a PDF version. Click Download to view. Configuring ARM Caches - Application Note 53 CPU Architecture",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuring ARM Caches - Application Note 53 ",
        "document_number" : "dai0053",
        "document_version" : "b",
        "content_type" : "appNote",
        "systopparent" : "5026849",
        "sysurihash" : "UesxgDAZpKL9gMw8",
        "urihash" : "UesxgDAZpKL9gMw8",
        "sysuri" : "https://developer.arm.com/documentation/dai0053/b/en",
        "systransactionid" : 861239,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1595494665000,
        "topparentid" : 5026849,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595495001000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648716610000,
        "permanentid" : "e176e1b49e9c79be84c9c82e977706dbf29948bf47f4887a5aa306b8ff56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19525920b7cf4bc524c64f",
        "transactionid" : 861239,
        "title" : "Configuring ARM Caches - Application Note 53 ",
        "products" : [ "CPU Architecture" ],
        "date" : 1648716610000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0053:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716610541760168,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 180,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0053/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716605343,
        "syssize" : 180,
        "sysdate" : 1648716610000,
        "haslayout" : "1",
        "topparent" : "5026849",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026849,
        "content_description" : "In order to get maximum performance from processors such as ARM710a and StrongARM SA-110 it is necessary to enable the cache. An application may have this done for it by, for example, the underlying microkernel on the system. However, if there is no such kernel an application will have to enable the caches itself.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0053/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0053/b/?lang=en",
        "modified" : 1638270230000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716610541760168,
        "uri" : "https://developer.arm.com/documentation/dai0053/b/en",
        "syscollection" : "default"
      },
      "Title" : "Configuring ARM Caches - Application Note 53",
      "Uri" : "https://developer.arm.com/documentation/dai0053/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0053/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0053/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0053/b/en",
      "Excerpt" : "Configuring ARM Caches - Application Note 53 This document is only available in a PDF version. Click Download to view. Configuring ARM Caches - Application Note 53 CPU Architecture",
      "FirstSentences" : "Configuring ARM Caches - Application Note 53 This document is only available in a PDF version. Click Download to view. Configuring ARM Caches - Application Note 53 CPU Architecture"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Configuring ARM Caches - Application Note 53 ",
      "document_number" : "dai0053",
      "document_version" : "b",
      "content_type" : "appNote",
      "systopparent" : "5026849",
      "sysurihash" : "ReapDKriHRF0VVWE",
      "urihash" : "ReapDKriHRF0VVWE",
      "sysuri" : "https://developer.arm.com/documentation/dai0053/b/en/pdf/DAI0053B_cache_config.pdf",
      "systransactionid" : 861239,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1595494665000,
      "topparentid" : 5026849,
      "numberofpages" : 13,
      "sysconcepts" : "memory ; pagetables ; inline assembler ; protection unit ; caches ; macros ; compiler ; ARM ; coprocessor ; expressions ; functionality ; statement block ; MEXIT directive ; software development ; instructions ; configuration",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
      "attachmentparentid" : 5026849,
      "parentitem" : "5f19525920b7cf4bc524c64f",
      "concepts" : "memory ; pagetables ; inline assembler ; protection unit ; caches ; macros ; compiler ; ARM ; coprocessor ; expressions ; functionality ; statement block ; MEXIT directive ; software development ; instructions ; configuration",
      "documenttype" : "pdf",
      "isattachment" : "5026849",
      "sysindexeddate" : 1648716610000,
      "permanentid" : "0ac32c7f6c179171b9a8f43dd3de0125aa097f3666530ca9ccce78e51e10",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19525920b7cf4bc524c651",
      "transactionid" : 861239,
      "title" : "Configuring ARM Caches - Application Note 53 ",
      "date" : 1648716610000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0053:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716610664812610,
      "sysisattachment" : "5026849",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 5026849,
      "size" : 51369,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f19525920b7cf4bc524c651",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716606216,
      "syssize" : 51369,
      "sysdate" : 1648716610000,
      "topparent" : "5026849",
      "label_version" : "1.0",
      "systopparentid" : 5026849,
      "content_description" : "In order to get maximum performance from processors such as ARM710a and StrongARM SA-110 it is necessary to enable the cache. An application may have this done for it by, for example, the underlying microkernel on the system. However, if there is no such kernel an application will have to enable the caches itself.",
      "wordcount" : 744,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716610000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f19525920b7cf4bc524c651",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716610664812610,
      "uri" : "https://developer.arm.com/documentation/dai0053/b/en/pdf/DAI0053B_cache_config.pdf",
      "syscollection" : "default"
    },
    "Title" : "Configuring ARM Caches - Application Note 53",
    "Uri" : "https://developer.arm.com/documentation/dai0053/b/en/pdf/DAI0053B_cache_config.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0053/b/en/pdf/DAI0053B_cache_config.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f19525920b7cf4bc524c651",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0053/b/en/pdf/DAI0053B_cache_config.pdf",
    "Excerpt" : "+1 408 399 5199 ... This document is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any ... Key",
    "FirstSentences" : "Application Note 53 ENGLAND Configuring ARM Caches Document number: ARM DAI 0053B Issued: February 1998 Copyright Advanced RISC Machines Ltd (ARM) 1998 Advanced RISC Machines Limited Fulbourn Road"
  }, {
    "title" : "How can I inject and count errors on the Cortex-A53 ?",
    "uri" : "https://developer.arm.com/documentation/ka001393/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001393/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001393/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001393/1-0/en",
    "excerpt" : "For the first error, the exact RAM Type, Way, Address information is recorded and the sticky ... L2MERRSR : A write of any value to the register updates the register to 0x10000000 ... KBA",
    "firstSentences" : "Article ID: KA001393 Applies To: Cortex-A53 Confidentiality: Customer Non-confidential Summary How can I inject and count errors on the Cortex-A53 ? Answer Error Injection : For the Cortex-A53, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How can I inject and count errors on the Cortex-A53 ? ",
      "document_number" : "ka001393",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4828761",
      "sysurihash" : "2iED0UÃ°xua7gSU6Ã±",
      "urihash" : "2iED0UÃ°xua7gSU6Ã±",
      "sysuri" : "https://developer.arm.com/documentation/ka001393/1-0/en",
      "systransactionid" : 861237,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1626502347000,
      "topparentid" : 4828761,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1626502412000,
      "sysconcepts" : "L1 data cache RAMs ; L2DEIEN ; registers ; tag ; event bus ; RAM Type ; sticky ; dirty ; code sequence ; controller ; references ; mechanisms",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
      "concepts" : "L1 data cache RAMs ; L2DEIEN ; registers ; tag ; event bus ; RAM Type ; sticky ; dirty ; code sequence ; controller ; references ; mechanisms",
      "documenttype" : "html",
      "sysindexeddate" : 1648716515000,
      "permanentid" : "a336a06242fc5a690c61cff567fcb2237a1ca0b673ad48971470d83df5e5",
      "syslanguage" : [ "English" ],
      "itemid" : "60f2750c3d73a34b640e0e3e",
      "transactionid" : 861237,
      "title" : "How can I inject and count errors on the Cortex-A53 ? ",
      "products" : [ "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP056", "MP056-GRP", "MP127", "MP127-PRU", "MP127-TRM", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB202", "ZB203", "ZB305", "ZB509" ],
      "date" : 1648716515000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001393:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716515769059728,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 3021,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001393/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716492025,
      "syssize" : 3021,
      "sysdate" : 1648716515000,
      "haslayout" : "1",
      "topparent" : "4828761",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4828761,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 207,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "11",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716515000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001393/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001393/1-0/?lang=en",
      "modified" : 1626502412000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716515769059728,
      "uri" : "https://developer.arm.com/documentation/ka001393/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can I inject and count errors on the Cortex-A53 ?",
    "Uri" : "https://developer.arm.com/documentation/ka001393/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001393/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001393/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001393/1-0/en",
    "Excerpt" : "For the first error, the exact RAM Type, Way, Address information is recorded and the sticky ... L2MERRSR : A write of any value to the register updates the register to 0x10000000 ... KBA",
    "FirstSentences" : "Article ID: KA001393 Applies To: Cortex-A53 Confidentiality: Customer Non-confidential Summary How can I inject and count errors on the Cortex-A53 ? Answer Error Injection : For the Cortex-A53, ..."
  }, {
    "title" : "Configuring a processor core without hardware support for floating point and SIMD",
    "uri" : "https://developer.arm.com/documentation/ka002163/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002163/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002163/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002163/1-0/en",
    "excerpt" : "Article ID: KA002163 Applies To: Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A53, Cortex-A55 ... Configuration option: NEON_FP TRUE, FALSE Removing this hardware support will reduce the area of ...",
    "firstSentences" : "Article ID: KA002163 Applies To: Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A53, Cortex-A55 Confidentiality: Customer Non-confidential Summary The Armv8 processor cores designed for high power ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Configuring a processor core without hardware support for floating point and SIMD ",
      "document_number" : "ka002163",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4815836",
      "sysurihash" : "qP3Wh79shL9hav8K",
      "urihash" : "qP3Wh79shL9hav8K",
      "sysuri" : "https://developer.arm.com/documentation/ka002163/1-0/en",
      "systransactionid" : 863729,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1610037850000,
      "topparentid" : 4815836,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1610037903000,
      "sysconcepts" : "hardware ; floating ; SIMD feature ; floating-point libraries ; compatibility problems ; Configuration option ; area of the core ; Linux",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2572", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256c" ],
      "concepts" : "hardware ; floating ; SIMD feature ; floating-point libraries ; compatibility problems ; Configuration option ; area of the core ; Linux",
      "documenttype" : "html",
      "sysindexeddate" : 1649083128000,
      "permanentid" : "49b851eb67fdc3f6b98b9ec7afe329e7a5acdd882a250575e84892b9a6fe",
      "syslanguage" : [ "English" ],
      "itemid" : "5ff73a8f89a395015c28fca3",
      "transactionid" : 863729,
      "title" : "Configuring a processor core without hardware support for floating point and SIMD ",
      "products" : [ "MP030", "MP030-GRP", "MP031", "MP031-GRP", "MP032", "MP056", "MP056-GRP", "MP060", "MP060-GRP", "MP061", "MP061-GRP", "MP062", "MP063", "MP063-GRP", "MP064", "MP064-GRP", "MP065", "MP066", "MP066-GRP", "MP067", "MP067-GRP", "MP068", "MP070", "MP071", "MP072", "MP085", "MP085-GRP", "MP086", "MP086-GRP", "MP087", "MP087-GRP", "MP099", "MP127", "MP127-PRU", "MP127-TRM", "ZB160", "ZB161", "ZB162", "ZB163", "ZB164", "ZB165", "ZB202", "ZB203", "ZB305", "ZB509", "ZB550", "ZB551", "ZB552", "ZB553", "ZB554", "ZB555", "ZB556", "ZB557", "ZB558", "ZB698", "ZB699", "ZB700", "ZB701", "ZB702", "ZB703", "ZB704", "ZB705", "ZB706", "ZB707", "ZB708", "ZB709", "ZB710", "ZB711", "ZB712", "ZB713", "ZB714", "ZB715", "ZB716", "ZB717", "ZB718", "ZB719", "ZB720", "ZB721", "ZB722", "ZB723", "ZB724", "ZB810", "ZB813", "ZB891" ],
      "date" : 1649083128000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002163:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083128252726539,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1162,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002163/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082907636,
      "syssize" : 1162,
      "sysdate" : 1649083128000,
      "haslayout" : "1",
      "topparent" : "4815836",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815836,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 109,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32", "IP Products|Processors|Cortex-A|Cortex-A34", "Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A55", "Cortex-A|Cortex-A55" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A55", "IP Products|Processors|Cortex-A|Cortex-A53", "IP Products|Processors|Cortex-A|Cortex-A35", "IP Products|Processors|Cortex-A|Cortex-A34", "IP Products|Processors|Cortex-A|Cortex-A32", "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083128000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002163/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002163/1-0/?lang=en",
      "modified" : 1610037903000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083128252726539,
      "uri" : "https://developer.arm.com/documentation/ka002163/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Configuring a processor core without hardware support for floating point and SIMD",
    "Uri" : "https://developer.arm.com/documentation/ka002163/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002163/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002163/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002163/1-0/en",
    "Excerpt" : "Article ID: KA002163 Applies To: Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A53, Cortex-A55 ... Configuration option: NEON_FP TRUE, FALSE Removing this hardware support will reduce the area of ...",
    "FirstSentences" : "Article ID: KA002163 Applies To: Cortex-A32, Cortex-A34, Cortex-A35, Cortex-A53, Cortex-A55 Confidentiality: Customer Non-confidential Summary The Armv8 processor cores designed for high power ..."
  }, {
    "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
    "uri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11732ca06a95ce53f8f2c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ARM Limited. ... LES-PRE-20349 ... Document Number: ARM DAI 0527A ... Version: 1.0",
    "firstSentences" : "Document Number: ARM DAI 0527A Version: 1.0 Application Note Bare-metal Boot Code for ARMv8-A Processors Version 1.0 Non-Confidential Non-Confidential Page 1 of 53 Bare-metal Boot Code for ARMv8-A ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
      "uri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en",
      "excerpt" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view. Bare-metal Boot Code for ARMv8-A Processors Application ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
        "document_number" : "dai0527",
        "document_version" : "a",
        "content_type" : "appNote",
        "systopparent" : "3684356",
        "sysurihash" : "dpawJsRnzoyZYLnK",
        "urihash" : "dpawJsRnzoyZYLnK",
        "sysuri" : "https://developer.arm.com/documentation/dai0527/a/en",
        "systransactionid" : 864248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1517187661000,
        "topparentid" : 3684356,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590761265000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148230000,
        "permanentid" : "cfc64eb734c89877aae4cf760cc7589f8bebb4eb2670b0635a47ba7e4983",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11731ca06a95ce53f8f26",
        "transactionid" : 864248,
        "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
        "products" : [ "Armv8-A" ],
        "date" : 1649148230000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0527:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148230503441681,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148033268,
        "syssize" : 211,
        "sysdate" : 1649148230000,
        "haslayout" : "1",
        "topparent" : "3684356",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684356,
        "content_description" : "This application note is intended to help you write boot code for ARMv8-A processors. You can reference the boot code examples in this application note, and write your own boot code for a bare-metal system that is based on ARMv8-A processors.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148230000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0527/a/?lang=en",
        "modified" : 1638956283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148230503441681,
        "uri" : "https://developer.arm.com/documentation/dai0527/a/en",
        "syscollection" : "default"
      },
      "Title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
      "Uri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en",
      "Excerpt" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view. Bare-metal Boot Code for ARMv8-A Processors Application ..."
    },
    "childResults" : [ {
      "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
      "uri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en",
      "excerpt" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view. Bare-metal Boot Code for ARMv8-A Processors Application ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
        "document_number" : "dai0527",
        "document_version" : "a",
        "content_type" : "appNote",
        "systopparent" : "3684356",
        "sysurihash" : "dpawJsRnzoyZYLnK",
        "urihash" : "dpawJsRnzoyZYLnK",
        "sysuri" : "https://developer.arm.com/documentation/dai0527/a/en",
        "systransactionid" : 864248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1517187661000,
        "topparentid" : 3684356,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590761265000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148230000,
        "permanentid" : "cfc64eb734c89877aae4cf760cc7589f8bebb4eb2670b0635a47ba7e4983",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11731ca06a95ce53f8f26",
        "transactionid" : 864248,
        "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
        "products" : [ "Armv8-A" ],
        "date" : 1649148230000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0527:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148230503441681,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148033268,
        "syssize" : 211,
        "sysdate" : 1649148230000,
        "haslayout" : "1",
        "topparent" : "3684356",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684356,
        "content_description" : "This application note is intended to help you write boot code for ARMv8-A processors. You can reference the boot code examples in this application note, and write your own boot code for a bare-metal system that is based on ARMv8-A processors.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148230000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0527/a/?lang=en",
        "modified" : 1638956283000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148230503441681,
        "uri" : "https://developer.arm.com/documentation/dai0527/a/en",
        "syscollection" : "default"
      },
      "Title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
      "Uri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0527/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0527/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en",
      "Excerpt" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 This document is only available in a PDF version. Click Download to view. Bare-metal Boot Code for ARMv8-A Processors Application ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
      "document_number" : "dai0527",
      "document_version" : "a",
      "content_type" : "appNote",
      "systopparent" : "3684356",
      "sysauthor" : "William Gao",
      "sysurihash" : "jAbeAnYPE72Ã±DQÃ°p",
      "urihash" : "jAbeAnYPE72Ã±DQÃ°p",
      "sysuri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
      "systransactionid" : 864248,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1517187661000,
      "topparentid" : 3684356,
      "numberofpages" : 53,
      "sysconcepts" : "boot code ; initialization ; reset ; registers ; instructions ; functionality ; translation ; caches ; memory ; looped store ; simulations ; arm ; base address ; bare-metal system ; typographical conventions ; general-purpose registers",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "syscompany" : "ARM",
      "attachmentparentid" : 3684356,
      "parentitem" : "5ed11731ca06a95ce53f8f26",
      "concepts" : "boot code ; initialization ; reset ; registers ; instructions ; functionality ; translation ; caches ; memory ; looped store ; simulations ; arm ; base address ; bare-metal system ; typographical conventions ; general-purpose registers",
      "documenttype" : "pdf",
      "isattachment" : "3684356",
      "sysindexeddate" : 1649148232000,
      "permanentid" : "5b6ff1b19b362f4ad8f072b8cd0edc0ed58a566f89ff89480dee0f136b3d",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11732ca06a95ce53f8f2c",
      "transactionid" : 864248,
      "title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527 ",
      "date" : 1649148231000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0527:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148231995433882,
      "sysisattachment" : "3684356",
      "navigationhierarchiescontenttype" : "Application Note",
      "company" : "ARM",
      "sysattachmentparentid" : 3684356,
      "size" : 486695,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11732ca06a95ce53f8f2c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148034438,
      "syssize" : 486695,
      "sysdate" : 1649148231000,
      "topparent" : "3684356",
      "author" : "William Gao",
      "label_version" : "1.0",
      "systopparentid" : 3684356,
      "content_description" : "This application note is intended to help you write boot code for ARMv8-A processors. You can reference the boot code examples in this application note, and write your own boot code for a bare-metal system that is based on ARMv8-A processors.",
      "wordcount" : 1199,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148232000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11732ca06a95ce53f8f2c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148231995433882,
      "uri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
      "syscollection" : "default"
    },
    "Title" : "Bare-metal Boot Code for ARMv8-A Processors Application Note 527",
    "Uri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11732ca06a95ce53f8f2c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0527/a/en/pdf/DAI0527A_baremetal_boot_code_for_ARMv8_A_processors.pdf",
    "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ARM Limited. ... LES-PRE-20349 ... Document Number: ARM DAI 0527A ... Version: 1.0",
    "FirstSentences" : "Document Number: ARM DAI 0527A Version: 1.0 Application Note Bare-metal Boot Code for ARMv8-A Processors Version 1.0 Non-Confidential Non-Confidential Page 1 of 53 Bare-metal Boot Code for ARMv8-A ..."
  }, {
    "title" : "ETM7 Rev 1a Errata Notice",
    "uri" : "https://developer.arm.com/documentation/prdc000627/a/en/pdf/etm7_r1a_errata.pdf",
    "printableUri" : "https://developer.arm.com/documentation/prdc000627/a/en/pdf/etm7_r1a_errata.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed4c9b9ca06a95ce53f91c7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000627/a/en/pdf/etm7_r1a_errata.pdf",
    "excerpt" : "CATEGORY 3 ERRATA Extra instruction traced prior to debug entry ... Page 2 of 15 ... Copyright Â© 2001 ARM Limited. All rights reserved. ... 3 ... 4 ... 5 ... 6 ... 8 ... 9 ... 12 ... Date",
    "firstSentences" : "Document number: Date of Issue: Abstract ETM7-PRDC-000627 3.0 13 February 2003 ETM7 Rev 1a Errata CPU Cores Division Copyright Â© 2001-2003, ARM Limited. All rights reserved. This document ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM7 Rev 1a Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc000627/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc000627/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc000627/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000627/a/en",
      "excerpt" : "ETM7 Rev 1a Errata Notice This document is only available in a PDF version. Click Download to view. ETM7 Rev 1a Errata Notice Debug Visibility and Trace",
      "firstSentences" : "ETM7 Rev 1a Errata Notice This document is only available in a PDF version. Click Download to view. ETM7 Rev 1a Errata Notice Debug Visibility and Trace",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM7 Rev 1a Errata Notice ",
        "document_number" : "prdc000627",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687069",
        "sysurihash" : "01cPkS9tpTrÃ°VIAV",
        "urihash" : "01cPkS9tpTrÃ°VIAV",
        "sysuri" : "https://developer.arm.com/documentation/prdc000627/a/en",
        "systransactionid" : 864248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1168390861000,
        "topparentid" : 3687069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591003577000,
        "sysconcepts" : "Errata ; ETM7",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "Errata ; ETM7",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148221000,
        "permanentid" : "69daa332e66923e22d8340f1873084378cad0ae0bb8889043c0c8c375c92",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4c9b9ca06a95ce53f91c5",
        "transactionid" : 864248,
        "title" : "ETM7 Rev 1a Errata Notice ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649148221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc000627:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148221490582630,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 152,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc000627/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147970542,
        "syssize" : 152,
        "sysdate" : 1649148221000,
        "haslayout" : "1",
        "topparent" : "3687069",
        "label_version" : "1a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687069,
        "content_description" : "This document describes the known errata in the ETM7 Rev 1a design.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc000627/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc000627/a/?lang=en",
        "modified" : 1643281865000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148221490582630,
        "uri" : "https://developer.arm.com/documentation/prdc000627/a/en",
        "syscollection" : "default"
      },
      "Title" : "ETM7 Rev 1a Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc000627/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc000627/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc000627/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000627/a/en",
      "Excerpt" : "ETM7 Rev 1a Errata Notice This document is only available in a PDF version. Click Download to view. ETM7 Rev 1a Errata Notice Debug Visibility and Trace",
      "FirstSentences" : "ETM7 Rev 1a Errata Notice This document is only available in a PDF version. Click Download to view. ETM7 Rev 1a Errata Notice Debug Visibility and Trace"
    },
    "childResults" : [ {
      "title" : "ETM7 Rev 1a Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc000627/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc000627/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc000627/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000627/a/en",
      "excerpt" : "ETM7 Rev 1a Errata Notice This document is only available in a PDF version. Click Download to view. ETM7 Rev 1a Errata Notice Debug Visibility and Trace",
      "firstSentences" : "ETM7 Rev 1a Errata Notice This document is only available in a PDF version. Click Download to view. ETM7 Rev 1a Errata Notice Debug Visibility and Trace",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM7 Rev 1a Errata Notice ",
        "document_number" : "prdc000627",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687069",
        "sysurihash" : "01cPkS9tpTrÃ°VIAV",
        "urihash" : "01cPkS9tpTrÃ°VIAV",
        "sysuri" : "https://developer.arm.com/documentation/prdc000627/a/en",
        "systransactionid" : 864248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1168390861000,
        "topparentid" : 3687069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591003577000,
        "sysconcepts" : "Errata ; ETM7",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "Errata ; ETM7",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148221000,
        "permanentid" : "69daa332e66923e22d8340f1873084378cad0ae0bb8889043c0c8c375c92",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed4c9b9ca06a95ce53f91c5",
        "transactionid" : 864248,
        "title" : "ETM7 Rev 1a Errata Notice ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649148221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc000627:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148221490582630,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 152,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc000627/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147970542,
        "syssize" : 152,
        "sysdate" : 1649148221000,
        "haslayout" : "1",
        "topparent" : "3687069",
        "label_version" : "1a",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687069,
        "content_description" : "This document describes the known errata in the ETM7 Rev 1a design.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc000627/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc000627/a/?lang=en",
        "modified" : 1643281865000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148221490582630,
        "uri" : "https://developer.arm.com/documentation/prdc000627/a/en",
        "syscollection" : "default"
      },
      "Title" : "ETM7 Rev 1a Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc000627/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc000627/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc000627/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000627/a/en",
      "Excerpt" : "ETM7 Rev 1a Errata Notice This document is only available in a PDF version. Click Download to view. ETM7 Rev 1a Errata Notice Debug Visibility and Trace",
      "FirstSentences" : "ETM7 Rev 1a Errata Notice This document is only available in a PDF version. Click Download to view. ETM7 Rev 1a Errata Notice Debug Visibility and Trace"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ETM7 Rev 1a Errata Notice ",
      "document_number" : "prdc000627",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3687069",
      "sysurihash" : "dAEj2mNWdFwGuuCx",
      "urihash" : "dAEj2mNWdFwGuuCx",
      "sysuri" : "https://developer.arm.com/documentation/prdc000627/a/en/pdf/etm7_r1a_errata.pdf",
      "systransactionid" : 864248,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3687069,
      "numberofpages" : 15,
      "sysconcepts" : "workaround ; tracing ; ETM ; errata ; ETM7 ; designs ; ARM ; instruction execution ; power-on reset ; external stalls ; exception vector ; upper address ; correction ; memory system ; device unusable ; majority of applications",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "attachmentparentid" : 3687069,
      "parentitem" : "5ed4c9b9ca06a95ce53f91c5",
      "concepts" : "workaround ; tracing ; ETM ; errata ; ETM7 ; designs ; ARM ; instruction execution ; power-on reset ; external stalls ; exception vector ; upper address ; correction ; memory system ; device unusable ; majority of applications",
      "documenttype" : "pdf",
      "isattachment" : "3687069",
      "sysindexeddate" : 1649148221000,
      "permanentid" : "795602c37af67c7cae2fdb3fb563f78260f2589c967a61ca33e7c143c91e",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed4c9b9ca06a95ce53f91c7",
      "transactionid" : 864248,
      "title" : "ETM7 Rev 1a Errata Notice ",
      "date" : 1649148221000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "prdc000627:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148221819620150,
      "sysisattachment" : "3687069",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3687069,
      "size" : 53569,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed4c9b9ca06a95ce53f91c7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147971614,
      "syssize" : 53569,
      "sysdate" : 1649148221000,
      "topparent" : "3687069",
      "label_version" : "1a",
      "systopparentid" : 3687069,
      "content_description" : "This document describes the known errata in the ETM7 Rev 1a design.",
      "wordcount" : 722,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148221000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed4c9b9ca06a95ce53f91c7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148221819620150,
      "uri" : "https://developer.arm.com/documentation/prdc000627/a/en/pdf/etm7_r1a_errata.pdf",
      "syscollection" : "default"
    },
    "Title" : "ETM7 Rev 1a Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/prdc000627/a/en/pdf/etm7_r1a_errata.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/prdc000627/a/en/pdf/etm7_r1a_errata.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed4c9b9ca06a95ce53f91c7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc000627/a/en/pdf/etm7_r1a_errata.pdf",
    "Excerpt" : "CATEGORY 3 ERRATA Extra instruction traced prior to debug entry ... Page 2 of 15 ... Copyright Â© 2001 ARM Limited. All rights reserved. ... 3 ... 4 ... 5 ... 6 ... 8 ... 9 ... 12 ... Date",
    "FirstSentences" : "Document number: Date of Issue: Abstract ETM7-PRDC-000627 3.0 13 February 2003 ETM7 Rev 1a Errata CPU Cores Division Copyright Â© 2001-2003, ARM Limited. All rights reserved. This document ..."
  }, {
    "title" : "What AXI response value should be given by a slave which contains a mixture of secure and non-secure registers, when a non-secure access is attempted to a secure register?",
    "uri" : "https://developer.arm.com/documentation/ka001935/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001935/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001935/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001935/1-0/en",
    "excerpt" : "KBA Article ID: KA001935 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... If this is possible then a DECERR response can be given when a non-secure access is ...",
    "firstSentences" : "KBA Article ID: KA001935 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer It is recommended that slaves which contain a mix of secure and non-secure registers ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What AXI response value should be given by a slave which contains a mixture of secure and non-secure registers, when a non-secure access is attempted to a secure register? ",
      "document_number" : "ka001935",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235104",
      "sysurihash" : "UDioAhsMgZUhvVl3",
      "urihash" : "UDioAhsMgZUhvVl3",
      "sysuri" : "https://developer.arm.com/documentation/ka001935/1-0/en",
      "systransactionid" : 863729,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602175163000,
      "topparentid" : 4235104,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602175194000,
      "sysconcepts" : "non-secure registers ; mixture of secure ; slaves ; response ; Customer non-confidential ; Set Confidentiality ; Article ID ; KA001935",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "non-secure registers ; mixture of secure ; slaves ; response ; Customer non-confidential ; Set Confidentiality ; Article ID ; KA001935",
      "documenttype" : "html",
      "sysindexeddate" : 1649083111000,
      "permanentid" : "33d12f74cee185ac6cae36fe4f3894735e6548463e04c40459b8083b13c6",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f40dad3be967f7be46e90",
      "transactionid" : 863729,
      "title" : "What AXI response value should be given by a slave which contains a mixture of secure and non-secure registers, when a non-secure access is attempted to a secure register? ",
      "products" : [ "AR500" ],
      "date" : 1649083111000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001935:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083111655322889,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 855,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001935/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082855442,
      "syssize" : 855,
      "sysdate" : 1649083111000,
      "haslayout" : "1",
      "topparent" : "4235104",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235104,
      "wordcount" : 75,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083111000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001935/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001935/1-0/?lang=en",
      "modified" : 1602175194000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083111655322889,
      "uri" : "https://developer.arm.com/documentation/ka001935/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What AXI response value should be given by a slave which contains a mixture of secure and non-secure registers, when a non-secure access is attempted to a secure register?",
    "Uri" : "https://developer.arm.com/documentation/ka001935/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001935/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001935/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001935/1-0/en",
    "Excerpt" : "KBA Article ID: KA001935 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... If this is possible then a DECERR response can be given when a non-secure access is ...",
    "FirstSentences" : "KBA Article ID: KA001935 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer It is recommended that slaves which contain a mix of secure and non-secure registers ..."
  }, {
    "title" : "Are there any issues related to hazard detection on overlapping locations?",
    "uri" : "https://developer.arm.com/documentation/ka001922/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001922/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001922/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001922/1-0/en",
    "excerpt" : "KBA Article ID: KA001922 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... Overlapping locations need to be dealt with appropriately if forwarding is used.",
    "firstSentences" : "KBA Article ID: KA001922 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer Hazard detection needs to be done on the entire \\\"container\\\" of the transfer as ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Are there any issues related to hazard detection on overlapping locations? ",
      "document_number" : "ka001922",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235101",
      "sysurihash" : "5Xf2RXOsq3MEDlFf",
      "urihash" : "5Xf2RXOsq3MEDlFf",
      "sysuri" : "https://developer.arm.com/documentation/ka001922/1-0/en",
      "systransactionid" : 863724,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602174787000,
      "topparentid" : 4235101,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602174799000,
      "sysconcepts" : "overlapping locations ; detection ; transfers ; stalling ; schemes ; forwarding",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "overlapping locations ; detection ; transfers ; stalling ; schemes ; forwarding",
      "documenttype" : "html",
      "sysindexeddate" : 1649082978000,
      "permanentid" : "df224a9fbe6c6742bc8a04ee01baf93072fed26e3c4fa82994a826a837e4",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f3f4fd3be967f7be46e7d",
      "transactionid" : 863724,
      "title" : "Are there any issues related to hazard detection on overlapping locations? ",
      "products" : [ "AR500" ],
      "date" : 1649082978000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001922:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082978847395580,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 554,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001922/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082833410,
      "syssize" : 554,
      "sysdate" : 1649082978000,
      "haslayout" : "1",
      "topparent" : "4235101",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235101,
      "wordcount" : 65,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082978000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001922/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001922/1-0/?lang=en",
      "modified" : 1602174799000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082978847395580,
      "uri" : "https://developer.arm.com/documentation/ka001922/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Are there any issues related to hazard detection on overlapping locations?",
    "Uri" : "https://developer.arm.com/documentation/ka001922/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001922/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001922/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001922/1-0/en",
    "Excerpt" : "KBA Article ID: KA001922 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... Overlapping locations need to be dealt with appropriately if forwarding is used.",
    "FirstSentences" : "KBA Article ID: KA001922 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer Hazard detection needs to be done on the entire \\\"container\\\" of the transfer as ..."
  }, {
    "title" : "How can an external system know about the occurrence of an ECC error?",
    "uri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004754/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004754/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How can an external system know about the occurrence of an ECC error? ",
      "document_number" : "ka004754",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949013",
      "sysurihash" : "86U7aDh1N8zgn8iÃ±",
      "urihash" : "86U7aDh1N8zgn8iÃ±",
      "sysuri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
      "systransactionid" : 863723,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634572172000,
      "topparentid" : 4949013,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634572209000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649082890000,
      "permanentid" : "4725d289172b02c2e5d67518edc7bddc709b8f917f85f53901726cc7cf08",
      "syslanguage" : [ "English" ],
      "itemid" : "616d97b1ac265639eac5942d",
      "transactionid" : 863723,
      "title" : "How can an external system know about the occurrence of an ECC error? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1649082890000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004754:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082890908207188,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004754/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082774154,
      "syssize" : 63,
      "sysdate" : 1649082890000,
      "haslayout" : "1",
      "topparent" : "4949013",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949013,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082890000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004754/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004754/1-0/?lang=en",
      "modified" : 1634572209000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082890908207188,
      "uri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How can an external system know about the occurrence of an ECC error?",
    "Uri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004754/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004754/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004754/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How memory is cached in GPU DDK",
    "uri" : "https://developer.arm.com/documentation/ka002173/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002173/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002173/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002173/1-0/en",
    "excerpt" : "When an APP deletes a texture, the memory of this texture might go through the ... If these pools are full, these physical pages are returned to the OS. ... How memory is cached in GPU DDK KBA",
    "firstSentences" : "Article ID: KA002173 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Bifrost Android, Bifrost Linux, Mali Driver Development Kit, Mali GPUs, Mali-400 CPU, Mali-450 GPU, Mali-470 GPU, ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How memory is cached in GPU DDK ",
      "document_number" : "ka002173",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "5038189",
      "sysurihash" : "Ra5hmILBt0oHGKeD",
      "urihash" : "Ra5hmILBt0oHGKeD",
      "sysuri" : "https://developer.arm.com/documentation/ka002173/1-0/en",
      "systransactionid" : 864246,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1610614488000,
      "topparentid" : 5038189,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1610614501000,
      "sysconcepts" : "memories ; pools ; context ; hoard ; texture ; purge thread ; CMEM allocators ; GPU ; termination ; related MMU ; calls glDeleteTextures ; user applications ; Kbase device ; safely recycled ; process address ; ballooning",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7240e24a5e02d07b270b|5eec7241e24a5e02d07b2711|5eec7242e24a5e02d07b2716", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba131cd74e712c449724e", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba132cd74e712c4497250", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1338e527a03a85ed25a", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25da", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25dc", "5eec7371e24a5e02d07b2752|5eec751be24a5e02d07b27aa|5eec751ce24a5e02d07b27af", "5fa5809d8e527a03a85ed1f7|5eec751ce24a5e02d07b27af", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25e0", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d4", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e99e24a5e02d07b25cf|5eec6e9ae24a5e02d07b25d6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e99e24a5e02d07b25cf|5eec6ea9e24a5e02d07b25d8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ee", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba1458e527a03a85ed25f", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ea", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25ec", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba137cd74e712c4497254", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6ec1e24a5e02d07b25e8", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e6", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5fbba144cd74e712c4497255", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb4e24a5e02d07b25e4", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba134cd74e712c4497252", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d0|5fbba1358e527a03a85ed25c", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e99e24a5e02d07b25cf|5eec6e99e24a5e02d07b25d2", "5eec6e36e24a5e02d07b2557|5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25ce|5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de", "5eec6e99e24a5e02d07b25cf|5eec6eb3e24a5e02d07b25de" ],
      "concepts" : "memories ; pools ; context ; hoard ; texture ; purge thread ; CMEM allocators ; GPU ; termination ; related MMU ; calls glDeleteTextures ; user applications ; Kbase device ; safely recycled ; process address ; ballooning",
      "documenttype" : "html",
      "sysindexeddate" : 1649148139000,
      "permanentid" : "cb55f1465aea2cd97587af22c0d27482a73beb8d68a44a0b963e042c48ef",
      "syslanguage" : [ "English" ],
      "itemid" : "600006e53f22832ff1d6870f",
      "transactionid" : 864246,
      "title" : "How memory is cached in GPU DDK ",
      "products" : [ "BX301A01B", "BX304L01B", "BX304X07X", "BX8110032", "BX9090032", "BX90900MT", "BX909IMIM", "BX909IMMT", "BX9100006", "BX91000MT", "BX910IMIM", "BX910IMMT", "BX9110032", "BX91100MT", "BX911IMIM", "BX911IMMT", "BX9120020", "BX912IMIM", "BX9130004", "BX913IMIM", "BX9140002", "GX570", "GX9040504", "GX9040508", "TX004X07X", "TX9070208", "TX9070616", "TX9080616", "TX9082304", "VX501X08X-PRU", "VX504X08X-TRM-SUP", "VX9150020", "VX915IMIM", "VX915IMIM-PRU", "VX915IMIM-TRM", "VX915X501", "VX915X501-PRU", "VX915X501-TRM", "VX915X504", "VX915X504-PRU", "VX915X504-TRM", "VX915X599", "VX915X599-PRU", "VX915X599-TRM", "VX9160004", "VX91600MT", "VX916IMIM", "ZB337", "ZB338", "ZB343", "ZB344", "ZB345", "ZB346", "ZB399", "ZB521", "ZB607", "ZB610", "ZB610-GRP", "ZB796-GRP", "ZB933-GRP", "ZB936-GRP", "ZB937-GRP", "ZB940-GRP" ],
      "date" : 1649148139000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002173:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148139931473195,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2729,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002173/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147900225,
      "syssize" : 2729,
      "sysdate" : 1649148139000,
      "haslayout" : "1",
      "topparent" : "5038189",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5038189,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 192,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Bifrost Android", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Bifrost", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "Architectures|Media Architectures|Transaction Elimination", "Visual|Transaction Elimination", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-400 CPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Android Vulkan Midgard", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T870 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Linux", "Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit|Valhall Android", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "Mali GPUs|Mali-G77 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "Mali GPUs|Mali-G57 GPU" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Graphics and Multimedia Processors", "IP Products|Graphics and Multimedia Processors|Mali GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali Driver Development Kit", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G77 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G76 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G52 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G31 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G72 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G71 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G57 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-G51 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T860 and Mali-T880 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T820 and Mali-T830 GPUs", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T760 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-T720 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-470 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-450 GPU", "IP Products|Graphics and Multimedia Processors|Mali GPUs|Mali-400 GPU", "Tools and Software", "Tools and Software|Graphics and Gaming", "Tools and Software|Graphics and Gaming|Graphics Development Tools", "Tools and Software|Graphics and Gaming|Graphics Development Tools|OpenGL ES Emulator", "Architectures", "Architectures|Media Architectures", "Architectures|Media Architectures|Transaction Elimination" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148139000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002173/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002173/1-0/?lang=en",
      "modified" : 1610614501000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148139931473195,
      "uri" : "https://developer.arm.com/documentation/ka002173/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How memory is cached in GPU DDK",
    "Uri" : "https://developer.arm.com/documentation/ka002173/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002173/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002173/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002173/1-0/en",
    "Excerpt" : "When an APP deletes a texture, the memory of this texture might go through the ... If these pools are full, these physical pages are returned to the OS. ... How memory is cached in GPU DDK KBA",
    "FirstSentences" : "Article ID: KA002173 Applies To: Android Vulkan Bifrost, Android Vulkan Midgard, Bifrost Android, Bifrost Linux, Mali Driver Development Kit, Mali GPUs, Mali-400 CPU, Mali-450 GPU, Mali-470 GPU, ..."
  }, {
    "title" : "How should I configure and connect a complicated APB interconnect with CoreSight SoC-600?",
    "uri" : "https://developer.arm.com/documentation/ka004597/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004597/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004597/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004597/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How should I configure and connect a complicated APB interconnect with CoreSight SoC-600? ",
      "document_number" : "ka004597",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4528548",
      "sysurihash" : "XWYsVgtIauWR5VzJ",
      "urihash" : "XWYsVgtIauWR5VzJ",
      "sysuri" : "https://developer.arm.com/documentation/ka004597/1-0/en",
      "systransactionid" : 864246,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1615299235000,
      "topparentid" : 4528548,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1615299289000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649148138000,
      "permanentid" : "93ef9ff511162a7380d0bf46f2eb7aa7b85171cfdbdebb062fbecbb64496",
      "syslanguage" : [ "English" ],
      "itemid" : "604782d9ee937942ba3018cb",
      "transactionid" : 864246,
      "title" : "How should I configure and connect a complicated APB interconnect with CoreSight SoC-600? ",
      "products" : [ "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZB725", "ZB726" ],
      "date" : 1649148138000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004597:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148138733833663,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004597/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147884701,
      "syssize" : 63,
      "sysdate" : 1649148138000,
      "haslayout" : "1",
      "topparent" : "4528548",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4528548,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148138000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004597/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004597/1-0/?lang=en",
      "modified" : 1615299289000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148138733833663,
      "uri" : "https://developer.arm.com/documentation/ka004597/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How should I configure and connect a complicated APB interconnect with CoreSight SoC-600?",
    "Uri" : "https://developer.arm.com/documentation/ka004597/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004597/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004597/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004597/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Which Arm products contain CoreSight Narrow Timestamp (NTS) IP components?",
    "uri" : "https://developer.arm.com/documentation/ka001487/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001487/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001487/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001487/1-0/en",
    "excerpt" : "KBA Article ID: KA001487 Applies To: CoreSight SoC-400 Debug and Trace, CoreSight SoC-400-PRP, CoreSight ... Scenario This knowledge article is relevant to system designers considering use of ...",
    "firstSentences" : "KBA Article ID: KA001487 Applies To: CoreSight SoC-400 Debug and Trace, CoreSight SoC-400-PRP, CoreSight SoC-600-PRP Confidentiality: Customer non-confidential Problem\\/Question Which Arm products ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Which Arm products contain CoreSight Narrow Timestamp (NTS) IP components? ",
      "document_number" : "ka001487",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3810162",
      "sysurihash" : "tdrOT2rHsXoIbtdz",
      "urihash" : "tdrOT2rHsXoIbtdz",
      "sysuri" : "https://developer.arm.com/documentation/ka001487/1-0/en",
      "systransactionid" : 864246,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1595865559000,
      "topparentid" : 3810162,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1595865630000,
      "sysconcepts" : "CoreSight SoC ; Narrow Timestamp ; Arm Developer ; Technical Reference Manuals ; sources on-chip ; system designers ; knowledge article ; TM200",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f" ],
      "concepts" : "CoreSight SoC ; Narrow Timestamp ; Arm Developer ; Technical Reference Manuals ; sources on-chip ; system designers ; knowledge article ; TM200",
      "documenttype" : "html",
      "sysindexeddate" : 1649148134000,
      "permanentid" : "7997918fb6510342189bfedb920029d5137d8c4e94f972c10e5b18667e29",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1efa1ef3ab7048299391ee",
      "transactionid" : 864246,
      "title" : "Which Arm products contain CoreSight Narrow Timestamp (NTS) IP components? ",
      "products" : [ "TM100-GRP", "TM100", "TM200" ],
      "date" : 1649148134000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001487:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148134033014765,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1014,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001487/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147979638,
      "syssize" : 1014,
      "sysdate" : 1649148134000,
      "haslayout" : "1",
      "topparent" : "3810162",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3810162,
      "wordcount" : 75,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148134000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001487/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001487/1-0/?lang=en",
      "modified" : 1595865630000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148134033014765,
      "uri" : "https://developer.arm.com/documentation/ka001487/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Which Arm products contain CoreSight Narrow Timestamp (NTS) IP components?",
    "Uri" : "https://developer.arm.com/documentation/ka001487/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001487/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001487/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001487/1-0/en",
    "Excerpt" : "KBA Article ID: KA001487 Applies To: CoreSight SoC-400 Debug and Trace, CoreSight SoC-400-PRP, CoreSight ... Scenario This knowledge article is relevant to system designers considering use of ...",
    "FirstSentences" : "KBA Article ID: KA001487 Applies To: CoreSight SoC-400 Debug and Trace, CoreSight SoC-400-PRP, CoreSight SoC-600-PRP Confidentiality: Customer non-confidential Problem\\/Question Which Arm products ..."
  }, {
    "title" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process",
    "uri" : "https://developer.arm.com/documentation/pfl0311/a/en/pdf/PIPD_Platform_Chartered_65LPe_BR_NC.pdf",
    "printableUri" : "https://developer.arm.com/documentation/pfl0311/a/en/pdf/PIPD_Platform_Chartered_65LPe_BR_NC.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f229818f3ce30357bc28ee6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0311/a/en/pdf/PIPD_Platform_Chartered_65LPe_BR_NC.pdf",
    "excerpt" : "Along with low power consumption and high perform-ance, portable media products require ... The ARM 65LPe Memory IP family provides multiple speed, power and area solutions, ... ARM Contacts",
    "firstSentences" : "ARMÂ® 65LPe Low Power Physical IP Platform Targeting the ARM11â¢ Processor Family and optimized for the Chartered 65LPe Process The ARMÂ® Low Power Platform provides the fundamental building blocks ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process",
      "uri" : "https://developer.arm.com/documentation/pfl0311/a/en",
      "printableUri" : "https://developer.arm.com/documentation/pfl0311/a/en",
      "clickUri" : "https://developer.arm.com/documentation/pfl0311/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0311/a/en",
      "excerpt" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process This document is only available in a PDF ... Click Download to view.",
      "firstSentences" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process ",
        "document_number" : "pfl0311",
        "document_version" : "a",
        "content_type" : "White Paper",
        "systopparent" : "4863020",
        "sysurihash" : "7qg7KrAmLcvaJ39y",
        "urihash" : "7qg7KrAmLcvaJ39y",
        "sysuri" : "https://developer.arm.com/documentation/pfl0311/a/en",
        "systransactionid" : 864246,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1253754061000,
        "topparentid" : 4863020,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596102680000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148112000,
        "permanentid" : "86f8a719646f71764ecb611f55e86452cf06634cf31ac95940568cd169d9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f229818f3ce30357bc28ee4",
        "transactionid" : 864246,
        "title" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process ",
        "products" : [ "Platform design" ],
        "date" : 1649148112000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pfl0311:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148112353872016,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pfl0311/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147913631,
        "syssize" : 337,
        "sysdate" : 1649148112000,
        "haslayout" : "1",
        "topparent" : "4863020",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4863020,
        "content_description" : "The ARM Low Power Platform provides the fundamental building blocks to design high performance, energy-efficient SoCs for handheld consumer products",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "-1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148112000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pfl0311/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pfl0311/a/?lang=en",
        "modified" : 1642687416000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148112353872016,
        "uri" : "https://developer.arm.com/documentation/pfl0311/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process",
      "Uri" : "https://developer.arm.com/documentation/pfl0311/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pfl0311/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/pfl0311/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0311/a/en",
      "Excerpt" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process This document is only available in a PDF ... Click Download to view.",
      "FirstSentences" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process This document is only available in a PDF version. Click Download to view."
    },
    "childResults" : [ {
      "title" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process",
      "uri" : "https://developer.arm.com/documentation/pfl0311/a/en",
      "printableUri" : "https://developer.arm.com/documentation/pfl0311/a/en",
      "clickUri" : "https://developer.arm.com/documentation/pfl0311/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0311/a/en",
      "excerpt" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process This document is only available in a PDF ... Click Download to view.",
      "firstSentences" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process This document is only available in a PDF version. Click Download to view.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process ",
        "document_number" : "pfl0311",
        "document_version" : "a",
        "content_type" : "White Paper",
        "systopparent" : "4863020",
        "sysurihash" : "7qg7KrAmLcvaJ39y",
        "urihash" : "7qg7KrAmLcvaJ39y",
        "sysuri" : "https://developer.arm.com/documentation/pfl0311/a/en",
        "systransactionid" : 864246,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1253754061000,
        "topparentid" : 4863020,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596102680000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649148112000,
        "permanentid" : "86f8a719646f71764ecb611f55e86452cf06634cf31ac95940568cd169d9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f229818f3ce30357bc28ee4",
        "transactionid" : 864246,
        "title" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process ",
        "products" : [ "Platform design" ],
        "date" : 1649148112000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "pfl0311:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148112353872016,
        "navigationhierarchiescontenttype" : "White Paper",
        "size" : 337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/pfl0311/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147913631,
        "syssize" : 337,
        "sysdate" : 1649148112000,
        "haslayout" : "1",
        "topparent" : "4863020",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4863020,
        "content_description" : "The ARM Low Power Platform provides the fundamental building blocks to design high performance, energy-efficient SoCs for handheld consumer products",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
        "document_revision" : "-1",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148112000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/pfl0311/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/pfl0311/a/?lang=en",
        "modified" : 1642687416000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148112353872016,
        "uri" : "https://developer.arm.com/documentation/pfl0311/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process",
      "Uri" : "https://developer.arm.com/documentation/pfl0311/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/pfl0311/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/pfl0311/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0311/a/en",
      "Excerpt" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process This document is only available in a PDF ... Click Download to view.",
      "FirstSentences" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process This document is only available in a PDF version. Click Download to view."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process ",
      "document_number" : "pfl0311",
      "document_version" : "a",
      "content_type" : "White Paper",
      "systopparent" : "4863020",
      "sysurihash" : "d7X2GqNxtTrBTÃ°CN",
      "urihash" : "d7X2GqNxtTrBTÃ°CN",
      "sysuri" : "https://developer.arm.com/documentation/pfl0311/a/en/pdf/PIPD_Platform_Chartered_65LPe_BR_NC.pdf",
      "systransactionid" : 864246,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1253754061000,
      "topparentid" : 4863020,
      "numberofpages" : 4,
      "sysconcepts" : "low power ; fast cache ; memories ; designer ; platform ; compilers ; ARM ; Chartered Reference ; standby mode ; high speed ; Physical IP ; applications ; portable media ; architec-tures",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c" ],
      "attachmentparentid" : 4863020,
      "parentitem" : "5f229818f3ce30357bc28ee4",
      "concepts" : "low power ; fast cache ; memories ; designer ; platform ; compilers ; ARM ; Chartered Reference ; standby mode ; high speed ; Physical IP ; applications ; portable media ; architec-tures",
      "documenttype" : "pdf",
      "isattachment" : "4863020",
      "sysindexeddate" : 1649148113000,
      "permanentid" : "6e8253463a8c894762ff247c7b00afad4840de1e4e94a666be58cebd3033",
      "syslanguage" : [ "English" ],
      "itemid" : "5f229818f3ce30357bc28ee6",
      "transactionid" : 864246,
      "title" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process ",
      "date" : 1649148113000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "pfl0311:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148113079266514,
      "sysisattachment" : "4863020",
      "navigationhierarchiescontenttype" : "White Paper",
      "sysattachmentparentid" : 4863020,
      "size" : 425805,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f229818f3ce30357bc28ee6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147914634,
      "syssize" : 425805,
      "sysdate" : 1649148113000,
      "topparent" : "4863020",
      "label_version" : "1.0",
      "systopparentid" : 4863020,
      "content_description" : "The ARM Low Power Platform provides the fundamental building blocks to design high performance, energy-efficient SoCs for handheld consumer products",
      "wordcount" : 650,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Platform Design" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Platform Design" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148113000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f229818f3ce30357bc28ee6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148113079266514,
      "uri" : "https://developer.arm.com/documentation/pfl0311/a/en/pdf/PIPD_Platform_Chartered_65LPe_BR_NC.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM 65LPe Low Power Physical IP Platform Targeting the ARM11 Processor Family and optimized for the Chartered 65LPe Process",
    "Uri" : "https://developer.arm.com/documentation/pfl0311/a/en/pdf/PIPD_Platform_Chartered_65LPe_BR_NC.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/pfl0311/a/en/pdf/PIPD_Platform_Chartered_65LPe_BR_NC.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f229818f3ce30357bc28ee6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/pfl0311/a/en/pdf/PIPD_Platform_Chartered_65LPe_BR_NC.pdf",
    "Excerpt" : "Along with low power consumption and high perform-ance, portable media products require ... The ARM 65LPe Memory IP family provides multiple speed, power and area solutions, ... ARM Contacts",
    "FirstSentences" : "ARMÂ® 65LPe Low Power Physical IP Platform Targeting the ARM11â¢ Processor Family and optimized for the Chartered 65LPe Process The ARMÂ® Low Power Platform provides the fundamental building blocks ..."
  }, {
    "title" : "Can a master change the control signals for different transactions in a locked sequence?",
    "uri" : "https://developer.arm.com/documentation/ka001902/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001902/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001902/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001902/1-0/en",
    "excerpt" : "KBA Article ID: KA001902 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... This restriction ensures that the full locked sequence (including the unlocking ...",
    "firstSentences" : "KBA Article ID: KA001902 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer It is recommended that a master should not change AxPROT or AxCACHE during a sequence ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Can a master change the control signals for different transactions in a locked sequence? ",
      "document_number" : "ka001902",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235087",
      "sysurihash" : "SC7OOFWMLhÃ°VNAWd",
      "urihash" : "SC7OOFWMLhÃ°VNAWd",
      "sysuri" : "https://developer.arm.com/documentation/ka001902/1-0/en",
      "systransactionid" : 863722,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602173522000,
      "topparentid" : 4235087,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602173545000,
      "sysconcepts" : "locked sequence ; transactions ; control ; master",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "locked sequence ; transactions ; control ; master",
      "documenttype" : "html",
      "sysindexeddate" : 1649082839000,
      "permanentid" : "6db1e94f5e57ecf336ec96ec51d08bf330a899a03ea5c35bd57b0a30caf9",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f3a69d3be967f7be46e5d",
      "transactionid" : 863722,
      "title" : "Can a master change the control signals for different transactions in a locked sequence? ",
      "products" : [ "AR500" ],
      "date" : 1649082839000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001902:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082839507031466,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 451,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001902/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082657968,
      "syssize" : 451,
      "sysdate" : 1649082839000,
      "haslayout" : "1",
      "topparent" : "4235087",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235087,
      "wordcount" : 52,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082839000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001902/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001902/1-0/?lang=en",
      "modified" : 1602173545000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082839507031466,
      "uri" : "https://developer.arm.com/documentation/ka001902/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Can a master change the control signals for different transactions in a locked sequence?",
    "Uri" : "https://developer.arm.com/documentation/ka001902/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001902/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001902/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001902/1-0/en",
    "Excerpt" : "KBA Article ID: KA001902 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... This restriction ensures that the full locked sequence (including the unlocking ...",
    "FirstSentences" : "KBA Article ID: KA001902 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer It is recommended that a master should not change AxPROT or AxCACHE during a sequence ..."
  }, {
    "title" : "How should a 32-bit write access across a 64-bit bus be represented as AXI transactions?",
    "uri" : "https://developer.arm.com/documentation/ka001932/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001932/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001932/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001932/1-0/en",
    "excerpt" : "KBA Article ID: KA001932 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... If the access is not word aligned, but does not cross a 64-bit boundary then it could ...",
    "firstSentences" : "KBA Article ID: KA001932 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer If the access is word aligned then it could be performed using a burst of length 1 and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How should a 32-bit write access across a 64-bit bus be represented as AXI transactions? ",
      "document_number" : "ka001932",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235099",
      "sysurihash" : "JO4FkinÃ°cqÃ°5mÃ±aG",
      "urihash" : "JO4FkinÃ°cqÃ°5mÃ±aG",
      "sysuri" : "https://developer.arm.com/documentation/ka001932/1-0/en",
      "systransactionid" : 863722,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602174710000,
      "topparentid" : 4235099,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602174734000,
      "sysconcepts" : "strobes ; burst ; transactions ; data transfers ; protocol behaviour ; non-confidential Answer ; Set Confidentiality ; Article ID ; recommendation",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "strobes ; burst ; transactions ; data transfers ; protocol behaviour ; non-confidential Answer ; Set Confidentiality ; Article ID ; recommendation",
      "documenttype" : "html",
      "sysindexeddate" : 1649082821000,
      "permanentid" : "e239872d4ea3c3f804df9c83ab73ee5b582da49cac3bf42aadc7f447f01e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f3f0ed3be967f7be46e78",
      "transactionid" : 863722,
      "title" : "How should a 32-bit write access across a 64-bit bus be represented as AXI transactions? ",
      "products" : [ "AR500" ],
      "date" : 1649082821000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001932:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082821613077887,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1060,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001932/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082629035,
      "syssize" : 1060,
      "sysdate" : 1649082821000,
      "haslayout" : "1",
      "topparent" : "4235099",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235099,
      "wordcount" : 94,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082821000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001932/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001932/1-0/?lang=en",
      "modified" : 1602174734000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082821613077887,
      "uri" : "https://developer.arm.com/documentation/ka001932/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How should a 32-bit write access across a 64-bit bus be represented as AXI transactions?",
    "Uri" : "https://developer.arm.com/documentation/ka001932/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001932/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001932/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001932/1-0/en",
    "Excerpt" : "KBA Article ID: KA001932 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... If the access is not word aligned, but does not cross a 64-bit boundary then it could ...",
    "FirstSentences" : "KBA Article ID: KA001932 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer If the access is word aligned then it could be performed using a burst of length 1 and ..."
  }, {
    "title" : "CoreSight SoC-600 discovery test errors out before discovering all components",
    "uri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001066/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001066/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight SoC-600 discovery test errors out before discovering all components ",
      "document_number" : "ka001066",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3701218",
      "sysurihash" : "qin328KUbQvzRT3V",
      "urihash" : "qin328KUbQvzRT3V",
      "sysuri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
      "systransactionid" : 864221,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1589977593000,
      "topparentid" : 3701218,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1589977610000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649146811000,
      "permanentid" : "4a8b27d6e6bea6893076d82339a8fe8a1849d001f6111fba021f8fb13efd",
      "syslanguage" : [ "English" ],
      "itemid" : "5ec5220a9c42c40e855ae0e7",
      "transactionid" : 864221,
      "title" : "CoreSight SoC-600 discovery test errors out before discovering all components ",
      "products" : [ "TM200-GRP", "TM200" ],
      "date" : 1649146811000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001066:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146811631133743,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001066/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146456106,
      "syssize" : 63,
      "sysdate" : 1649146811000,
      "haslayout" : "1",
      "topparent" : "3701218",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3701218,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146811000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001066/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001066/1-0/?lang=en",
      "modified" : 1589977610000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146811631133743,
      "uri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight SoC-600 discovery test errors out before discovering all components",
    "Uri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001066/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001066/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001066/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "When nRESET signal is asserted, is the clock inside the NPU gated?",
    "uri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004743/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "When nRESET signal is asserted, is the clock inside the NPU gated? ",
      "document_number" : "ka004743",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4791084",
      "sysurihash" : "gÃ±LRROriYgHNQtv5",
      "urihash" : "gÃ±LRROriYgHNQtv5",
      "sysuri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
      "systransactionid" : 864304,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1633776097000,
      "topparentid" : 4791084,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1633776129000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b6", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b6", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b6", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b4", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b4", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b4", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b2", "60368534d6f3ea0b00e84794|5eec6e84e24a5e02d07b25b2", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5eec6e84e24a5e02d07b25b2", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba084cd74e712c449720e" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649150905000,
      "permanentid" : "8c6eeb68371a8b356fa92f9c420113afbac5556d59a2918e391c1da0cc37",
      "syslanguage" : [ "English" ],
      "itemid" : "61617201e4f35d248467bc20",
      "transactionid" : 864304,
      "title" : "When nRESET signal is asserted, is the clock inside the NPU gated? ",
      "products" : [ "Ethos-N37", "Ethos-N57", "Ethos-N77", "Ethos-N78", "ML001", "ML001-PRU", "ML001-TRM", "ML002", "ML002-PRU", "ML002-TRM", "ML003", "ML003-PRU", "ML003-TRM", "ML007", "ML008" ],
      "date" : 1649150905000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004743:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150905838760576,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150782088,
      "syssize" : 63,
      "sysdate" : 1649150905000,
      "haslayout" : "1",
      "topparent" : "4791084",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4791084,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N37", "Ethos NPUs|Ethos-N37", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N37", "Machine Learning|Ethos-N|Ethos-N57", "Ethos NPUs|Ethos-N57", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N57", "Machine Learning|Ethos-N|Ethos-N77", "Ethos NPUs|Ethos-N77", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N77", "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Machine Learning|Ethos-N|Ethos-N NPU Static Performance Analyzer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N77", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N57", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N37", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150905000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004743/1-0/?lang=en",
      "modified" : 1633776129000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150905838760576,
      "uri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "When nRESET signal is asserted, is the clock inside the NPU gated?",
    "Uri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004743/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004743/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004743/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What causes a STICKYERR in a CoreSight Debug Access Port?",
    "uri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001433/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001433/1-0/en",
    "excerpt" : "Check that power or clock have not been illegally removed from the domain (or domains) being accessed during the debug session. ... What causes a STICKYERR in a CoreSight Debug Access Port?",
    "firstSentences" : "KBA Article ID: KA001433 Applies To: (NTBSS) CoreSight DAP Lite, CoreSight SoC-400 Debug and Trace Confidentiality: Customer non-confidential Summary What are the possible causes of a STICKYERR in ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What causes a STICKYERR in a CoreSight Debug Access Port? ",
      "document_number" : "ka001433",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949198",
      "sysurihash" : "NJf4fÃ°C58OwInTdD",
      "urihash" : "NJf4fÃ°C58OwInTdD",
      "sysuri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1595857880000,
      "topparentid" : 4949198,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1595857911000,
      "sysconcepts" : "DAP bus ; Check ; clocks ; signals ; SoC ; APs ; documentation ; power ; Integration Kit ; minimum duration ; illegally removed ; basic intergration ; unexpected assertion of STICKYERR ; Implementations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
      "concepts" : "DAP bus ; Check ; clocks ; signals ; SoC ; APs ; documentation ; power ; Integration Kit ; minimum duration ; illegally removed ; basic intergration ; unexpected assertion of STICKYERR ; Implementations",
      "documenttype" : "html",
      "sysindexeddate" : 1649085721000,
      "permanentid" : "a802488412aae2f9a56f5ae66e02f9cd1d6af247c3086d0931b06c1363ae",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1edbf7f3ab7048299391c7",
      "transactionid" : 863781,
      "title" : "What causes a STICKYERR in a CoreSight Debug Access Port? ",
      "products" : [ "TM940", "TM100-GRP" ],
      "date" : 1649085721000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001433:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085721133186886,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2396,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001433/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085532688,
      "syssize" : 2396,
      "sysdate" : 1649085721000,
      "haslayout" : "1",
      "topparent" : "4949198",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949198,
      "wordcount" : 193,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085721000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001433/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001433/1-0/?lang=en",
      "modified" : 1595857911000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085721133186886,
      "uri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What causes a STICKYERR in a CoreSight Debug Access Port?",
    "Uri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001433/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001433/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001433/1-0/en",
    "Excerpt" : "Check that power or clock have not been illegally removed from the domain (or domains) being accessed during the debug session. ... What causes a STICKYERR in a CoreSight Debug Access Port?",
    "FirstSentences" : "KBA Article ID: KA001433 Applies To: (NTBSS) CoreSight DAP Lite, CoreSight SoC-400 Debug and Trace Confidentiality: Customer non-confidential Summary What are the possible causes of a STICKYERR in ..."
  }, {
    "title" : "AXI Configurable Interconnect (PL300)",
    "uri" : "https://developer.arm.com/documentation/epl300/a/en/pdf/PL300-DC-11001_aci_r0p1_00rel0_errata.pdf",
    "printableUri" : "https://developer.arm.com/documentation/epl300/a/en/pdf/PL300-DC-11001_aci_r0p1_00rel0_errata.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5eccdf0ebed5dc7cc0ac0676",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/epl300/a/en/pdf/PL300-DC-11001_aci_r0p1_00rel0_errata.pdf",
    "excerpt" : "A concise explanation of your comments ... Non Confidential ... All rights reserved. Page 3 of 13 Date of Issue: 12 October 2005 ... Contents ... INTRODUCTION ... ERRATA SUMMARY TABLE",
    "firstSentences" : "Date of Issue: 12 October 2005 ARM Errata Notice AXI Configurable Interconnect (PL300) Document Revision 1.0 ARM PrimeCell AXI Configurable Interconnect (PL300) Errata Notice This document ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AXI Configurable Interconnect (PL300)",
      "uri" : "https://developer.arm.com/documentation/epl300/a/en",
      "printableUri" : "https://developer.arm.com/documentation/epl300/a/en",
      "clickUri" : "https://developer.arm.com/documentation/epl300/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/epl300/a/en",
      "excerpt" : "AXI Configurable Interconnect (PL300) This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AXI Configurable Interconnect (PL300) This document is only available in a PDF version. Click Download to view. AXI Configurable Interconnect (PL300) AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI Configurable Interconnect (PL300) ",
        "document_number" : "epl300",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3686220",
        "sysurihash" : "FiDVYN55wMDWbioN",
        "urihash" : "FiDVYN55wMDWbioN",
        "sysuri" : "https://developer.arm.com/documentation/epl300/a/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3686220,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590484750000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715512000,
        "permanentid" : "c0a1e748f05818ae0c6d116b85702df2a3fe4d3e1505801a247d5cc64ae1",
        "syslanguage" : [ "English" ],
        "itemid" : "5eccdf0ebed5dc7cc0ac0674",
        "transactionid" : 861216,
        "title" : "AXI Configurable Interconnect (PL300) ",
        "products" : [ "AXI" ],
        "date" : 1648715512000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "epl300:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715512175974890,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 153,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/epl300/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715510109,
        "syssize" : 153,
        "sysdate" : 1648715512000,
        "haslayout" : "1",
        "topparent" : "3686220",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686220,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1-00rel0.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715512000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/epl300/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/epl300/a/?lang=en",
        "modified" : 1642504146000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715512175974890,
        "uri" : "https://developer.arm.com/documentation/epl300/a/en",
        "syscollection" : "default"
      },
      "Title" : "AXI Configurable Interconnect (PL300)",
      "Uri" : "https://developer.arm.com/documentation/epl300/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/epl300/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/epl300/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/epl300/a/en",
      "Excerpt" : "AXI Configurable Interconnect (PL300) This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AXI Configurable Interconnect (PL300) This document is only available in a PDF version. Click Download to view. AXI Configurable Interconnect (PL300) AXI"
    },
    "childResults" : [ {
      "title" : "AXI Configurable Interconnect (PL300)",
      "uri" : "https://developer.arm.com/documentation/epl300/a/en",
      "printableUri" : "https://developer.arm.com/documentation/epl300/a/en",
      "clickUri" : "https://developer.arm.com/documentation/epl300/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/epl300/a/en",
      "excerpt" : "AXI Configurable Interconnect (PL300) This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AXI Configurable Interconnect (PL300) This document is only available in a PDF version. Click Download to view. AXI Configurable Interconnect (PL300) AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI Configurable Interconnect (PL300) ",
        "document_number" : "epl300",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3686220",
        "sysurihash" : "FiDVYN55wMDWbioN",
        "urihash" : "FiDVYN55wMDWbioN",
        "sysuri" : "https://developer.arm.com/documentation/epl300/a/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3686220,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590484750000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715512000,
        "permanentid" : "c0a1e748f05818ae0c6d116b85702df2a3fe4d3e1505801a247d5cc64ae1",
        "syslanguage" : [ "English" ],
        "itemid" : "5eccdf0ebed5dc7cc0ac0674",
        "transactionid" : 861216,
        "title" : "AXI Configurable Interconnect (PL300) ",
        "products" : [ "AXI" ],
        "date" : 1648715512000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "epl300:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715512175974890,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 153,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/epl300/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715510109,
        "syssize" : 153,
        "sysdate" : 1648715512000,
        "haslayout" : "1",
        "topparent" : "3686220",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686220,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1-00rel0.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715512000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/epl300/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/epl300/a/?lang=en",
        "modified" : 1642504146000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715512175974890,
        "uri" : "https://developer.arm.com/documentation/epl300/a/en",
        "syscollection" : "default"
      },
      "Title" : "AXI Configurable Interconnect (PL300)",
      "Uri" : "https://developer.arm.com/documentation/epl300/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/epl300/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/epl300/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/epl300/a/en",
      "Excerpt" : "AXI Configurable Interconnect (PL300) This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AXI Configurable Interconnect (PL300) This document is only available in a PDF version. Click Download to view. AXI Configurable Interconnect (PL300) AXI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI Configurable Interconnect (PL300) ",
      "document_number" : "epl300",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3686220",
      "sysurihash" : "XHhXhBwÃ°ULRzmdhx",
      "urihash" : "XHhXhBwÃ°ULRzmdhx",
      "sysuri" : "https://developer.arm.com/documentation/epl300/a/en/pdf/PL300-DC-11001_aci_r0p1_00rel0_errata.pdf",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3686220,
      "numberofpages" : 13,
      "sysconcepts" : "errata ; majority of applications ; levels of severity ; comments ; ARM ; PL300 ; AXI Configurable ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 3686220,
      "parentitem" : "5eccdf0ebed5dc7cc0ac0674",
      "concepts" : "errata ; majority of applications ; levels of severity ; comments ; ARM ; PL300 ; AXI Configurable ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice",
      "documenttype" : "pdf",
      "isattachment" : "3686220",
      "sysindexeddate" : 1648715512000,
      "permanentid" : "600e614bffd0b9d31ea426d974a76633077c3a8346ade2d72ca525ce201c",
      "syslanguage" : [ "English" ],
      "itemid" : "5eccdf0ebed5dc7cc0ac0676",
      "transactionid" : 861216,
      "title" : "AXI Configurable Interconnect (PL300) ",
      "date" : 1648715512000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "epl300:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715512392351693,
      "sysisattachment" : "3686220",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3686220,
      "size" : 23650,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5eccdf0ebed5dc7cc0ac0676",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715511300,
      "syssize" : 23650,
      "sysdate" : 1648715512000,
      "topparent" : "3686220",
      "label_version" : "1.0",
      "systopparentid" : 3686220,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1-00rel0.",
      "wordcount" : 256,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715512000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5eccdf0ebed5dc7cc0ac0676",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715512392351693,
      "uri" : "https://developer.arm.com/documentation/epl300/a/en/pdf/PL300-DC-11001_aci_r0p1_00rel0_errata.pdf",
      "syscollection" : "default"
    },
    "Title" : "AXI Configurable Interconnect (PL300)",
    "Uri" : "https://developer.arm.com/documentation/epl300/a/en/pdf/PL300-DC-11001_aci_r0p1_00rel0_errata.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/epl300/a/en/pdf/PL300-DC-11001_aci_r0p1_00rel0_errata.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5eccdf0ebed5dc7cc0ac0676",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/epl300/a/en/pdf/PL300-DC-11001_aci_r0p1_00rel0_errata.pdf",
    "Excerpt" : "A concise explanation of your comments ... Non Confidential ... All rights reserved. Page 3 of 13 Date of Issue: 12 October 2005 ... Contents ... INTRODUCTION ... ERRATA SUMMARY TABLE",
    "FirstSentences" : "Date of Issue: 12 October 2005 ARM Errata Notice AXI Configurable Interconnect (PL300) Document Revision 1.0 ARM PrimeCell AXI Configurable Interconnect (PL300) Errata Notice This document ..."
  }, {
    "title" : "Core Type Revision Identification Application Note 99",
    "uri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed1094dca06a95ce53f8a9d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
    "excerpt" : "ARM web address http://www.arm.com ... ii ... Copyright Â© 2002, 2003. ARM Limited. All rights reserved. ... Table of Contents ... Application Note 99 ... ARM DAI 0099C ... 1 ... 2",
    "firstSentences" : "Application Note 99 Core Type & Revision Identification Document number: ARM DAI 0099C Issued: November 2003 Copyright ARM Limited 2002, 2003 Copyright Â© 2002, 2003. ARM Limited. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Core Type Revision Identification Application Note 99",
      "uri" : "https://developer.arm.com/documentation/dai0099/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0099/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en",
      "excerpt" : "Core Type Revision Identification Application Note 99 This document is only available in ... Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
      "firstSentences" : "Core Type Revision Identification Application Note 99 This document is only available in a PDF version. Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Core Type Revision Identification Application Note 99 ",
        "document_number" : "dai0099",
        "document_version" : "c",
        "content_type" : "appNote",
        "systopparent" : "5022676",
        "sysurihash" : "riT3MtyHYR6QfxlÃ±",
        "urihash" : "riT3MtyHYR6QfxlÃ±",
        "sysuri" : "https://developer.arm.com/documentation/dai0099/c/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1168390861000,
        "topparentid" : 5022676,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757709000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715495000,
        "permanentid" : "d1f079710869547d12071f32e633ab59528be291feb3375995351741e45b",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed1094dca06a95ce53f8a94",
        "transactionid" : 861216,
        "title" : "Core Type Revision Identification Application Note 99 ",
        "products" : [ "CPU Architecture" ],
        "date" : 1648715495000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0099:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715495609777910,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492300,
        "syssize" : 198,
        "sysdate" : 1648715495000,
        "haslayout" : "1",
        "topparent" : "5022676",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022676,
        "content_description" : "This application note, together with the appropriate Technical Reference Manual (TRM), describes CP15 Register 0, core TAP ID settings, and ways of implementing separate SoC identification numbers. ",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715495000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0099/c/?lang=en",
        "modified" : 1638377080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715495609777910,
        "uri" : "https://developer.arm.com/documentation/dai0099/c/en",
        "syscollection" : "default"
      },
      "Title" : "Core Type Revision Identification Application Note 99",
      "Uri" : "https://developer.arm.com/documentation/dai0099/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0099/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en",
      "Excerpt" : "Core Type Revision Identification Application Note 99 This document is only available in ... Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
      "FirstSentences" : "Core Type Revision Identification Application Note 99 This document is only available in a PDF version. Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture"
    },
    "childResults" : [ {
      "title" : "Core Type Revision Identification Application Note 99",
      "uri" : "https://developer.arm.com/documentation/dai0099/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dai0099/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en",
      "excerpt" : "Core Type Revision Identification Application Note 99 This document is only available in ... Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
      "firstSentences" : "Core Type Revision Identification Application Note 99 This document is only available in a PDF version. Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Core Type Revision Identification Application Note 99 ",
        "document_number" : "dai0099",
        "document_version" : "c",
        "content_type" : "appNote",
        "systopparent" : "5022676",
        "sysurihash" : "riT3MtyHYR6QfxlÃ±",
        "urihash" : "riT3MtyHYR6QfxlÃ±",
        "sysuri" : "https://developer.arm.com/documentation/dai0099/c/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1168390861000,
        "topparentid" : 5022676,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590757709000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715495000,
        "permanentid" : "d1f079710869547d12071f32e633ab59528be291feb3375995351741e45b",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed1094dca06a95ce53f8a94",
        "transactionid" : 861216,
        "title" : "Core Type Revision Identification Application Note 99 ",
        "products" : [ "CPU Architecture" ],
        "date" : 1648715495000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dai0099:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715495609777910,
        "navigationhierarchiescontenttype" : "Application Note",
        "size" : 198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492300,
        "syssize" : 198,
        "sysdate" : 1648715495000,
        "haslayout" : "1",
        "topparent" : "5022676",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022676,
        "content_description" : "This application note, together with the appropriate Technical Reference Manual (TRM), describes CP15 Register 0, core TAP ID settings, and ways of implementing separate SoC identification numbers. ",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715495000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dai0099/c/?lang=en",
        "modified" : 1638377080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715495609777910,
        "uri" : "https://developer.arm.com/documentation/dai0099/c/en",
        "syscollection" : "default"
      },
      "Title" : "Core Type Revision Identification Application Note 99",
      "Uri" : "https://developer.arm.com/documentation/dai0099/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dai0099/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dai0099/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en",
      "Excerpt" : "Core Type Revision Identification Application Note 99 This document is only available in ... Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture",
      "FirstSentences" : "Core Type Revision Identification Application Note 99 This document is only available in a PDF version. Click Download to view. Core Type Revision Identification Application Note 99 CPU Architecture"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Core Type Revision Identification Application Note 99 ",
      "document_number" : "dai0099",
      "document_version" : "c",
      "content_type" : "appNote",
      "systopparent" : "5022676",
      "sysauthor" : "jrhodes",
      "sysurihash" : "BbC1MelMRNeH7Iji",
      "urihash" : "BbC1MelMRNeH7Iji",
      "sysuri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 5022676,
      "numberofpages" : 11,
      "sysconcepts" : "ARM cores ; CP15 ; registers ; documentation ; implementations ; JTAG ; TAPID ; ARM7TDMI ; allocation ; coprocessor ; capability ; partners ; Multi-ICE ; TAP controller ; scan ; ASIC designer",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753" ],
      "attachmentparentid" : 5022676,
      "parentitem" : "5ed1094dca06a95ce53f8a94",
      "concepts" : "ARM cores ; CP15 ; registers ; documentation ; implementations ; JTAG ; TAPID ; ARM7TDMI ; allocation ; coprocessor ; capability ; partners ; Multi-ICE ; TAP controller ; scan ; ASIC designer",
      "documenttype" : "pdf",
      "isattachment" : "5022676",
      "sysindexeddate" : 1648715496000,
      "permanentid" : "2ecf7539f117dd8de4756fff2314e57a4c9fbb91bf76543de0b4b7917bf1",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed1094dca06a95ce53f8a9d",
      "transactionid" : 861216,
      "title" : "Core Type Revision Identification Application Note 99 ",
      "date" : 1648715496000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dai0099:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715496153404277,
      "sysisattachment" : "5022676",
      "navigationhierarchiescontenttype" : "Application Note",
      "sysattachmentparentid" : 5022676,
      "size" : 200563,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed1094dca06a95ce53f8a9d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715493313,
      "syssize" : 200563,
      "sysdate" : 1648715496000,
      "topparent" : "5022676",
      "author" : "jrhodes",
      "label_version" : "1.0",
      "systopparentid" : 5022676,
      "content_description" : "This application note, together with the appropriate Technical Reference Manual (TRM), describes CP15 Register 0, core TAP ID settings, and ways of implementing separate SoC identification numbers. ",
      "wordcount" : 638,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715496000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed1094dca06a95ce53f8a9d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715496153404277,
      "uri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
      "syscollection" : "default"
    },
    "Title" : "Core Type Revision Identification Application Note 99",
    "Uri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed1094dca06a95ce53f8a9d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dai0099/c/en/pdf/DAI0099C_core_type_rev_id.pdf",
    "Excerpt" : "ARM web address http://www.arm.com ... ii ... Copyright Â© 2002, 2003. ARM Limited. All rights reserved. ... Table of Contents ... Application Note 99 ... ARM DAI 0099C ... 1 ... 2",
    "FirstSentences" : "Application Note 99 Core Type & Revision Identification Document number: ARM DAI 0099C Issued: November 2003 Copyright ARM Limited 2002, 2003 Copyright Â© 2002, 2003. ARM Limited. All rights reserved."
  }, {
    "title" : "AXI-AHB Bridges (BP137) Errata Notice",
    "uri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed12388ca06a95ce53f9097",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
    "excerpt" : "The document title ... A concise explanation of your comments ... BP137-DC-11001 ... Non Confidential ... Â© Copyright ARM Limited 2005. All rights reserved. Page 3 of 16 ... 347897:",
    "firstSentences" : "Date of Issue: 05 Oct 2005 ARM Errata Notice AXI-AHB Bridges (BP137) Document Revision 2.0 ARM Infrastructure PrimeCell AXI-AHB Bridges (BP137) Errata Notice This document contains all errata ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AXI-AHB Bridges (BP137) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/ebp137/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ebp137/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en",
      "excerpt" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view. AXI-AHB Bridges (BP137) Errata Notice AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI-AHB Bridges (BP137) Errata Notice ",
        "document_number" : "ebp137",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "4947977",
        "sysurihash" : "aiBFBW9lFTbAu4J3",
        "urihash" : "aiBFBW9lFTbAu4J3",
        "sysuri" : "https://developer.arm.com/documentation/ebp137/a/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1168390861000,
        "topparentid" : 4947977,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590764424000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "3c24551c7dbfba8de3ce8e7f72d2b4981e70427fe1d68781171b0d680719",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed12388ca06a95ce53f9095",
        "transactionid" : 864209,
        "title" : "AXI-AHB Bridges (BP137) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ebp137:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181254135447,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 153,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145852658,
        "syssize" : 153,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "4947977",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947977,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of AXIToAHB.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ebp137/a/?lang=en",
        "modified" : 1642435967000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181254135447,
        "uri" : "https://developer.arm.com/documentation/ebp137/a/en",
        "syscollection" : "default"
      },
      "Title" : "AXI-AHB Bridges (BP137) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/ebp137/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ebp137/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en",
      "Excerpt" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view. AXI-AHB Bridges (BP137) Errata Notice AXI"
    },
    "childResults" : [ {
      "title" : "AXI-AHB Bridges (BP137) Errata Notice",
      "uri" : "https://developer.arm.com/documentation/ebp137/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ebp137/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en",
      "excerpt" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view. AXI-AHB Bridges (BP137) Errata Notice AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI-AHB Bridges (BP137) Errata Notice ",
        "document_number" : "ebp137",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "4947977",
        "sysurihash" : "aiBFBW9lFTbAu4J3",
        "urihash" : "aiBFBW9lFTbAu4J3",
        "sysuri" : "https://developer.arm.com/documentation/ebp137/a/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1168390861000,
        "topparentid" : 4947977,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590764424000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "3c24551c7dbfba8de3ce8e7f72d2b4981e70427fe1d68781171b0d680719",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed12388ca06a95ce53f9095",
        "transactionid" : 864209,
        "title" : "AXI-AHB Bridges (BP137) Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ebp137:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181254135447,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 153,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145852658,
        "syssize" : 153,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "4947977",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4947977,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of AXIToAHB.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ebp137/a/?lang=en",
        "modified" : 1642435967000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181254135447,
        "uri" : "https://developer.arm.com/documentation/ebp137/a/en",
        "syscollection" : "default"
      },
      "Title" : "AXI-AHB Bridges (BP137) Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/ebp137/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ebp137/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ebp137/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en",
      "Excerpt" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AXI-AHB Bridges (BP137) Errata Notice This document is only available in a PDF version. Click Download to view. AXI-AHB Bridges (BP137) Errata Notice AXI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AXI-AHB Bridges (BP137) Errata Notice ",
      "document_number" : "ebp137",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "4947977",
      "sysurihash" : "B5pÃ±TkCt4QÃ°CkL4B",
      "urihash" : "B5pÃ±TkCt4QÃ°CkL4B",
      "sysuri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 4947977,
      "numberofpages" : 16,
      "sysconcepts" : "AHB ; Design Manual ; HTRANS output ; bursts ; AXI ; transactions ; transfers ; timing path ; master port ; TrustZone security ; majority of applications ; implications ; workaround ; AxiToAhbLiteMOVL",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 4947977,
      "parentitem" : "5ed12388ca06a95ce53f9095",
      "concepts" : "AHB ; Design Manual ; HTRANS output ; bursts ; AXI ; transactions ; transfers ; timing path ; master port ; TrustZone security ; majority of applications ; implications ; workaround ; AxiToAhbLiteMOVL",
      "documenttype" : "pdf",
      "isattachment" : "4947977",
      "sysindexeddate" : 1649146184000,
      "permanentid" : "16856bb7579472c254daba689bb34a89c831997ceeb7d8be81e18c4c34e5",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed12388ca06a95ce53f9097",
      "transactionid" : 864209,
      "title" : "AXI-AHB Bridges (BP137) Errata Notice ",
      "date" : 1649146184000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ebp137:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146184948282406,
      "sysisattachment" : "4947977",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 4947977,
      "size" : 51531,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed12388ca06a95ce53f9097",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145853570,
      "syssize" : 51531,
      "sysdate" : 1649146184000,
      "topparent" : "4947977",
      "label_version" : "r0p1",
      "systopparentid" : 4947977,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of AXIToAHB.",
      "wordcount" : 569,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146184000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed12388ca06a95ce53f9097",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146184948282406,
      "uri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
      "syscollection" : "default"
    },
    "Title" : "AXI-AHB Bridges (BP137) Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed12388ca06a95ce53f9097",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ebp137/a/en/pdf/BP137-DC-11001-r0p1-00rel0_Errata.pdf",
    "Excerpt" : "The document title ... A concise explanation of your comments ... BP137-DC-11001 ... Non Confidential ... Â© Copyright ARM Limited 2005. All rights reserved. Page 3 of 16 ... 347897:",
    "FirstSentences" : "Date of Issue: 05 Oct 2005 ARM Errata Notice AXI-AHB Bridges (BP137) Document Revision 2.0 ARM Infrastructure PrimeCell AXI-AHB Bridges (BP137) Errata Notice This document contains all errata ..."
  }, {
    "title" : "What AXI response value should be given to a non-secure access to a secure address location?",
    "uri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001351/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001351/1-0/en",
    "excerpt" : "KBA Article ID: KA001351 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... If the slave is performing the security check, then a non-secure access to a secure ...",
    "firstSentences" : "KBA Article ID: KA001351 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the interconnect, if a non-secure transaction address is decoded as being destined ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What AXI response value should be given to a non-secure access to a secure address location? ",
      "document_number" : "ka001351",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3849110",
      "sysurihash" : "LVvo82iYEpfXÃ±e6K",
      "urihash" : "LVvo82iYEpfXÃ±e6K",
      "sysuri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1597410096000,
      "topparentid" : 3849110,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1597410183000,
      "sysconcepts" : "non-secure access ; security ; response ; slave ; bus error ; Customer non-confidential ; Set Confidentiality ; Article ID",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "non-secure access ; security ; response ; slave ; bus error ; Customer non-confidential ; Set Confidentiality ; Article ID",
      "documenttype" : "html",
      "sysindexeddate" : 1648715493000,
      "permanentid" : "0b8a61731fd1e5104d1ff8b505add4865ef4f2d1e6103a08eced72f44b07",
      "syslanguage" : [ "English" ],
      "itemid" : "5f368b8760a93e65927c7956",
      "transactionid" : 861216,
      "title" : "What AXI response value should be given to a non-secure access to a secure address location? ",
      "products" : [ "AR500" ],
      "date" : 1648715493000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001351:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715493249201999,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 665,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001351/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715471688,
      "syssize" : 665,
      "sysdate" : 1648715493000,
      "haslayout" : "1",
      "topparent" : "3849110",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3849110,
      "wordcount" : 64,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715493000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001351/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001351/1-0/?lang=en",
      "modified" : 1597410183000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715493249201999,
      "uri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What AXI response value should be given to a non-secure access to a secure address location?",
    "Uri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001351/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001351/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001351/1-0/en",
    "Excerpt" : "KBA Article ID: KA001351 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... If the slave is performing the security check, then a non-secure access to a secure ...",
    "FirstSentences" : "KBA Article ID: KA001351 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer In the interconnect, if a non-secure transaction address is decoded as being destined ..."
  }, {
    "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
    "uri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8815b1f86e16515cdb7dd0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "excerpt" : "Section 3.5.17, Synchronization Frequency register (DE 680819) PRD08-PRDC-010560 1.0 ... Copyright Â© 2009 ARM Limited. All rights reserved. Non-Confidential ... 3 3 ... 4 ... Released",
    "firstSentences" : "Document number: Date of Issue: Author: Abstract Embedded Trace Macrocell Architecture Specification Revision O Errata PRD08-PRDC-010560 1.0 2 April 2009 ARM Processor Division Â© Copyright ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
        "document_number" : "prdc010560",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687303",
        "sysurihash" : "ncEmXbWzDOjSwp7w",
        "urihash" : "ncEmXbWzDOjSwp7w",
        "sysuri" : "https://developer.arm.com/documentation/prdc010560/a/en",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1251075661000,
        "topparentid" : 3687303,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602753969000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084999000,
        "permanentid" : "ee270917fc58961a8fafd6d41ceafd608a7f04bc2ea9b6dc0554856a92f1",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8815b1f86e16515cdb7dce",
        "transactionid" : 863767,
        "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649084999000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc010560:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084999969973702,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 254,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084847868,
        "syssize" : 254,
        "sysdate" : 1649084999000,
        "haslayout" : "1",
        "topparent" : "3687303",
        "label_version" : "3.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687303,
        "content_description" : "This document describes errata and clarifications to the Embedded Trace Macrocell Architecture Specification, ETMv1.0 to ETMv3.4, ARM IHI 0014 rev O.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084999000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc010560/a/?lang=en",
        "modified" : 1644834512000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084999969973702,
        "uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture ..."
    },
    "childResults" : [ {
      "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
      "uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "printableUri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "clickUri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en",
      "excerpt" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
        "document_number" : "prdc010560",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687303",
        "sysurihash" : "ncEmXbWzDOjSwp7w",
        "urihash" : "ncEmXbWzDOjSwp7w",
        "sysuri" : "https://developer.arm.com/documentation/prdc010560/a/en",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1251075661000,
        "topparentid" : 3687303,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602753969000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084999000,
        "permanentid" : "ee270917fc58961a8fafd6d41ceafd608a7f04bc2ea9b6dc0554856a92f1",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8815b1f86e16515cdb7dce",
        "transactionid" : 863767,
        "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649084999000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "prdc010560:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084999969973702,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 254,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084847868,
        "syssize" : 254,
        "sysdate" : 1649084999000,
        "haslayout" : "1",
        "topparent" : "3687303",
        "label_version" : "3.4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687303,
        "content_description" : "This document describes errata and clarifications to the Embedded Trace Macrocell Architecture Specification, ETMv1.0 to ETMv3.4, ARM IHI 0014 rev O.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084999000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/prdc010560/a/?lang=en",
        "modified" : 1644834512000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084999969973702,
        "uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/prdc010560/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/prdc010560/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en",
      "Excerpt" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice This document is only available in a PDF version. Click Download to view. Embedded Trace Macrocell Architecture ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
      "document_number" : "prdc010560",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3687303",
      "sysauthor" : "_",
      "sysurihash" : "9g49jgnIKa2rANzO",
      "urihash" : "9g49jgnIKa2rANzO",
      "sysuri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
      "systransactionid" : 863767,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1251075661000,
      "topparentid" : 3687303,
      "numberofpages" : 5,
      "sysconcepts" : "registers ; Reserved Trace ; sequencer ; Programming ; reads ; accesses ; footnotes ; memory map ; UNDEFINED locations ; incomplete ; abbreviations",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "syscompany" : "ARM",
      "attachmentparentid" : 3687303,
      "parentitem" : "5f8815b1f86e16515cdb7dce",
      "concepts" : "registers ; Reserved Trace ; sequencer ; Programming ; reads ; accesses ; footnotes ; memory map ; UNDEFINED locations ; incomplete ; abbreviations",
      "documenttype" : "pdf",
      "isattachment" : "3687303",
      "sysindexeddate" : 1649085000000,
      "permanentid" : "cf7c5b281b3ab1fa079f5a7811b7edf25d3a3a253b58ff517a568d5affa7",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8815b1f86e16515cdb7dd0",
      "transactionid" : 863767,
      "title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice ",
      "date" : 1649085000000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "prdc010560:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085000128319641,
      "sysisattachment" : "3687303",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "company" : "ARM",
      "sysattachmentparentid" : 3687303,
      "size" : 31279,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8815b1f86e16515cdb7dd0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084848814,
      "syssize" : 31279,
      "sysdate" : 1649085000000,
      "topparent" : "3687303",
      "author" : "_",
      "label_version" : "3.4",
      "systopparentid" : 3687303,
      "content_description" : "This document describes errata and clarifications to the Embedded Trace Macrocell Architecture Specification, ETMv1.0 to ETMv3.4, ARM IHI 0014 rev O.",
      "wordcount" : 193,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085000000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8815b1f86e16515cdb7dd0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085000128319641,
      "uri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Embedded Trace Macrocell Architecture Specification Revision O Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8815b1f86e16515cdb7dd0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/prdc010560/a/en/pdf/ETM_Architecture_Errata_Revision_O_1.0.pdf",
    "Excerpt" : "Section 3.5.17, Synchronization Frequency register (DE 680819) PRD08-PRDC-010560 1.0 ... Copyright Â© 2009 ARM Limited. All rights reserved. Non-Confidential ... 3 3 ... 4 ... Released",
    "FirstSentences" : "Document number: Date of Issue: Author: Abstract Embedded Trace Macrocell Architecture Specification Revision O Errata PRD08-PRDC-010560 1.0 2 April 2009 ARM Processor Division Â© Copyright ARM ..."
  }, {
    "title" : "Signal Description",
    "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/signal-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/signal-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/signal-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/signal-description",
    "excerpt" : "The bus becomes valid during the BCLK LOW phase of the transfer and remains valid ... XOEN out Chip PAD This is the output enable for devices on the external bus. ... Signal Description AMBA",
    "firstSentences" : "Signal Description Name Type Source\\/Destination Description BA[30:0] in Current master System address bus (excluding most significant bit). The address becomes valid in the HIGH phase of BCLK ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA Static Memory Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
      "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA Static Memory Interface Data Sheet ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "wSPÃ±QbWfXlutvDKW",
        "urihash" : "wSPÃ±QbWfXlutvDKW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "systransactionid" : 861289,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719050000,
        "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d70",
        "transactionid" : 861289,
        "title" : "AMBA Static Memory Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1648719050000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719050055169817,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1877,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 1877,
        "sysdate" : 1648719050000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719050000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719050055169817,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA Static Memory Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
      "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Memory devices",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-devices",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-devices",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/example-system-external-memory/memory-devices?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-devices",
      "excerpt" : "Memory devices Two types of memory devices are used for external memory in the example system: the (now ... the Intel 27128 ROM\\u2014a 128Kbit device arranged as 16Kx8, with active LOW output ...",
      "firstSentences" : "Memory devices Two types of memory devices are used for external memory in the example system: the (now outdated) Intel 51256sl SRAM\\u2014a 256Kbit device arranged 32Kx8, with active LOW write ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Static Memory Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Static Memory Interface Data Sheet ",
          "document_number" : "ddi0052",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876966",
          "sysurihash" : "wSPÃ±QbWfXlutvDKW",
          "urihash" : "wSPÃ±QbWfXlutvDKW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "systransactionid" : 861289,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365936000,
          "topparentid" : 4876966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370908000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719050000,
          "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e195cfd977155116a3d70",
          "transactionid" : 861289,
          "title" : "AMBA Static Memory Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648719050000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0052:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719050055169817,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719012275,
          "syssize" : 1877,
          "sysdate" : 1648719050000,
          "haslayout" : "1",
          "topparent" : "4876966",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876966,
          "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719050000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0052/c/?lang=en",
          "modified" : 1638963765000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719050055169817,
          "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Static Memory Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory devices ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "xI3n98Ã°Pba8Ã±z5lF",
        "urihash" : "xI3n98Ã°Pba8Ã±z5lF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-devices",
        "systransactionid" : 861289,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "select inputs ; active LOW ; memory devices ; Intel ; u2014a ; data sheets ; ROM ; SRAM",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876966,
        "parentitem" : "5e8e195cfd977155116a3d70",
        "concepts" : "select inputs ; active LOW ; memory devices ; Intel ; u2014a ; data sheets ; ROM ; SRAM",
        "documenttype" : "html",
        "isattachment" : "4876966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719054000,
        "permanentid" : "68b1607cc25665dd501016bcf766120d7734809c76f9c76e879078a3c338",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d7c",
        "transactionid" : 861289,
        "title" : "Memory devices ",
        "products" : [ "AMBA" ],
        "date" : 1648719054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719054541722127,
        "sysisattachment" : "4876966",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876966,
        "size" : 513,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/example-system-external-memory/memory-devices?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 513,
        "sysdate" : 1648719054000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/example-system-external-memory/memory-devices?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/example-system-external-memory/memory-devices?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719054541722127,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-devices",
        "syscollection" : "default"
      },
      "Title" : "Memory devices",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-devices",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-devices",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/example-system-external-memory/memory-devices?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-devices",
      "Excerpt" : "Memory devices Two types of memory devices are used for external memory in the example system: the (now ... the Intel 27128 ROM\\u2014a 128Kbit device arranged as 16Kx8, with active LOW output ...",
      "FirstSentences" : "Memory devices Two types of memory devices are used for external memory in the example system: the (now outdated) Intel 51256sl SRAM\\u2014a 256Kbit device arranged 32Kx8, with active LOW write ..."
    }, {
      "title" : "Memory connection",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-connection",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-connection",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/example-system-external-memory/memory-connection?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-connection",
      "excerpt" : "Memory connection In all, 28 SRAMs and 4 ROMs are used. The SRAMs are connected in a 4 by 7 array, giving 128Kb (32K 32-bit words) in each of the banks 0 to 6. ... Memory connection AMBA",
      "firstSentences" : "Memory connection In all, 28 SRAMs and 4 ROMs are used. The SRAMs are connected in a 4 by 7 array, giving 128Kb (32K 32-bit words) in each of the banks 0 to 6. In each bank the appropriate chip ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Static Memory Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Static Memory Interface Data Sheet ",
          "document_number" : "ddi0052",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876966",
          "sysurihash" : "wSPÃ±QbWfXlutvDKW",
          "urihash" : "wSPÃ±QbWfXlutvDKW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "systransactionid" : 861289,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365936000,
          "topparentid" : 4876966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370908000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719050000,
          "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e195cfd977155116a3d70",
          "transactionid" : 861289,
          "title" : "AMBA Static Memory Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648719050000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0052:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719050055169817,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719012275,
          "syssize" : 1877,
          "sysdate" : 1648719050000,
          "haslayout" : "1",
          "topparent" : "4876966",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876966,
          "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719050000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0052/c/?lang=en",
          "modified" : 1638963765000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719050055169817,
          "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Static Memory Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory connection ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "32YnuuzrOd0iuvfK",
        "urihash" : "32YnuuzrOd0iuvfK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-connection",
        "systransactionid" : 861289,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "ROM ; SRAMs ; XWEN ; banks ; connections ; test programs ; file epromX ; chip select ; simulation ; controls",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876966,
        "parentitem" : "5e8e195cfd977155116a3d70",
        "concepts" : "ROM ; SRAMs ; XWEN ; banks ; connections ; test programs ; file epromX ; chip select ; simulation ; controls",
        "documenttype" : "html",
        "isattachment" : "4876966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719054000,
        "permanentid" : "4ff52d5bc600b2a74f7cba5dbe0f829d12eeedab9f16ad2482edec5415ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d7d",
        "transactionid" : 861289,
        "title" : "Memory connection ",
        "products" : [ "AMBA" ],
        "date" : 1648719054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719054140020591,
        "sysisattachment" : "4876966",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876966,
        "size" : 644,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/example-system-external-memory/memory-connection?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 644,
        "sysdate" : 1648719054000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/example-system-external-memory/memory-connection?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/example-system-external-memory/memory-connection?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719054140020591,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-connection",
        "syscollection" : "default"
      },
      "Title" : "Memory connection",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-connection",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-connection",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/example-system-external-memory/memory-connection?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/example-system-external-memory/memory-connection",
      "Excerpt" : "Memory connection In all, 28 SRAMs and 4 ROMs are used. The SRAMs are connected in a 4 by 7 array, giving 128Kb (32K 32-bit words) in each of the banks 0 to 6. ... Memory connection AMBA",
      "FirstSentences" : "Memory connection In all, 28 SRAMs and 4 ROMs are used. The SRAMs are connected in a 4 by 7 array, giving 128Kb (32K 32-bit words) in each of the banks 0 to 6. In each bank the appropriate chip ..."
    }, {
      "title" : "Configurable memory access wait states",
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states",
      "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states",
      "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states",
      "excerpt" : "Configurable memory access wait states The SMI only supports global (ie. the same for every bank) wait ... This is configurable (in the VHDL model, not in synthesized hardware) between zero ...",
      "firstSentences" : "Configurable memory access wait states The SMI only supports global (ie. the same for every bank) wait states for read and write accesses. This is configurable (in the VHDL model, not in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA Static Memory Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA Static Memory Interface Data Sheet ",
          "document_number" : "ddi0052",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876966",
          "sysurihash" : "wSPÃ±QbWfXlutvDKW",
          "urihash" : "wSPÃ±QbWfXlutvDKW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "systransactionid" : 861289,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365936000,
          "topparentid" : 4876966,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370908000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719050000,
          "permanentid" : "b6f773592b460fcf6d79233a76e682f3fe351113baea8cde316f95573229",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e195cfd977155116a3d70",
          "transactionid" : 861289,
          "title" : "AMBA Static Memory Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1648719050000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0052:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719050055169817,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1877,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719012275,
          "syssize" : 1877,
          "sysdate" : 1648719050000,
          "haslayout" : "1",
          "topparent" : "4876966",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876966,
          "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719050000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0052/c/?lang=en",
          "modified" : 1638963765000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719050055169817,
          "uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA Static Memory Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en",
        "Excerpt" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA Static Memory Interface Data Sheet Copyright 1997 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configurable memory access wait states ",
        "document_number" : "ddi0052",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876966",
        "sysurihash" : "8T0GQthZx6hibrsF",
        "urihash" : "8T0GQthZx6hibrsF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states",
        "systransactionid" : 861289,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365936000,
        "topparentid" : 4876966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370908000,
        "sysconcepts" : "wait states ; accesses ; reads ; SMI ; memory ; XWAIT ; WriteWaits ; constants ReadWaits ; XWEN signal ; data information ; synthesized hardware ; supports global",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876966,
        "parentitem" : "5e8e195cfd977155116a3d70",
        "concepts" : "wait states ; accesses ; reads ; SMI ; memory ; XWAIT ; WriteWaits ; constants ReadWaits ; XWEN signal ; data information ; synthesized hardware ; supports global",
        "documenttype" : "html",
        "isattachment" : "4876966",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719050000,
        "permanentid" : "a93a322b32b835bbd45f50bc11b9aefe4a569169eb0386eeeda45fa02967",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e195cfd977155116a3d79",
        "transactionid" : 861289,
        "title" : "Configurable memory access wait states ",
        "products" : [ "AMBA" ],
        "date" : 1648719050000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0052:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719050537843030,
        "sysisattachment" : "4876966",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876966,
        "size" : 1232,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719012275,
        "syssize" : 1232,
        "sysdate" : 1648719050000,
        "haslayout" : "1",
        "topparent" : "4876966",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876966,
        "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719050000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0052/c/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states?lang=en",
        "modified" : 1638963765000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719050537843030,
        "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states",
        "syscollection" : "default"
      },
      "Title" : "Configurable memory access wait states",
      "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/functional-description/configurable-memory-access-wait-states",
      "Excerpt" : "Configurable memory access wait states The SMI only supports global (ie. the same for every bank) wait ... This is configurable (in the VHDL model, not in synthesized hardware) between zero ...",
      "FirstSentences" : "Configurable memory access wait states The SMI only supports global (ie. the same for every bank) wait states for read and write accesses. This is configurable (in the VHDL model, not in ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Signal Description ",
      "document_number" : "ddi0052",
      "document_version" : "c",
      "content_type" : "Datasheet",
      "systopparent" : "4876966",
      "sysurihash" : "Ã±uFtGKW8g85pYL5M",
      "urihash" : "Ã±uFtGKW8g85pYL5M",
      "sysuri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/signal-description",
      "systransactionid" : 861290,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176365936000,
      "topparentid" : 4876966,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370908000,
      "sysconcepts" : "HIGH phase ; bus ; transfers ; AMBA ; ASB ; signals ; Chip PAD ; slave response ; external memory ; boot ROM ; Interface Controller ; little-endian ; peripherals ; complete ; conjunction",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876966,
      "parentitem" : "5e8e195cfd977155116a3d70",
      "concepts" : "HIGH phase ; bus ; transfers ; AMBA ; ASB ; signals ; Chip PAD ; slave response ; external memory ; boot ROM ; Interface Controller ; little-endian ; peripherals ; complete ; conjunction",
      "documenttype" : "html",
      "isattachment" : "4876966",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719061000,
      "permanentid" : "d77ca6b49ee3397ec481e6c6d25d6aec64d6b7d65ac01f77602e2b85b85e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e195cfd977155116a3d74",
      "transactionid" : 861290,
      "title" : "Signal Description ",
      "products" : [ "AMBA" ],
      "date" : 1648719060000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0052:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719060530578340,
      "sysisattachment" : "4876966",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876966,
      "size" : 4275,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/signal-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719012275,
      "syssize" : 4275,
      "sysdate" : 1648719060000,
      "haslayout" : "1",
      "topparent" : "4876966",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4876966,
      "content_description" : "Datasheet providing key information for the AMBA Static Memory Interface.",
      "wordcount" : 204,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719061000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/signal-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0052/c/amba-static-memory-interface/signal-description?lang=en",
      "modified" : 1638963765000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719060530578340,
      "uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/signal-description",
      "syscollection" : "default"
    },
    "Title" : "Signal Description",
    "Uri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/signal-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/signal-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0052/c/amba-static-memory-interface/signal-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0052/c/en/amba-static-memory-interface/signal-description",
    "Excerpt" : "The bus becomes valid during the BCLK LOW phase of the transfer and remains valid ... XOEN out Chip PAD This is the output enable for devices on the external bus. ... Signal Description AMBA",
    "FirstSentences" : "Signal Description Name Type Source\\/Destination Description BA[30:0] in Current master System address bus (excluding most significant bit). The address becomes valid in the HIGH phase of BCLK ..."
  }, {
    "title" : "What is the state of the NPU after an IRQ occurs?",
    "uri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004749/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004749/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is the state of the NPU after an IRQ occurs? ",
      "document_number" : "ka004749",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4796801",
      "sysurihash" : "97w90gÃ±RÃ±cn6fHo8",
      "urihash" : "97w90gÃ±RÃ±cn6fHo8",
      "sysuri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
      "systransactionid" : 863766,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1634556575000,
      "topparentid" : 4796801,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1634556608000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649084973000,
      "permanentid" : "92274c08f96dd36847ea78e4cb6bbd47ffe3f356a99428a0bf3199c1a452",
      "syslanguage" : [ "English" ],
      "itemid" : "616d5ac0ac265639eac5941c",
      "transactionid" : 863766,
      "title" : "What is the state of the NPU after an IRQ occurs? ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1649084973000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004749:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084973706616008,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004749/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084868527,
      "syssize" : 63,
      "sysdate" : 1649084973000,
      "haslayout" : "1",
      "topparent" : "4796801",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4796801,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084973000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004749/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004749/1-0/?lang=en",
      "modified" : 1634556608000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084973706616008,
      "uri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the state of the NPU after an IRQ occurs?",
    "Uri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004749/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004749/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004749/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Why do the CoreSight SoC-600 APB bridges support an address width up to 37 bits wide?",
    "uri" : "https://developer.arm.com/documentation/ka001472/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001472/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001472/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001472/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Why do the CoreSight SoC-600 APB bridges support an address width up to 37 bits wide? ",
      "document_number" : "ka001472",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3801632",
      "sysurihash" : "85nvItoL6MTAEQz8",
      "urihash" : "85nvItoL6MTAEQz8",
      "sysuri" : "https://developer.arm.com/documentation/ka001472/1-0/en",
      "systransactionid" : 863766,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1594981797000,
      "topparentid" : 3801632,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594981861000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649084972000,
      "permanentid" : "7b4afbaa63f8311fa29e8cfcfef06cdfcc0f69b4bc3babb3d4f285f779da",
      "syslanguage" : [ "English" ],
      "itemid" : "5f117de50daa596235e83cb7",
      "transactionid" : 863766,
      "title" : "Why do the CoreSight SoC-600 APB bridges support an address width up to 37 bits wide? ",
      "products" : [ "TM200-GRP", "TM200" ],
      "date" : 1649084972000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001472:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084972134339098,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001472/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084782686,
      "syssize" : 63,
      "sysdate" : 1649084972000,
      "haslayout" : "1",
      "topparent" : "3801632",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3801632,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084972000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001472/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001472/1-0/?lang=en",
      "modified" : 1594981861000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084972134339098,
      "uri" : "https://developer.arm.com/documentation/ka001472/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Why do the CoreSight SoC-600 APB bridges support an address width up to 37 bits wide?",
    "Uri" : "https://developer.arm.com/documentation/ka001472/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001472/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001472/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001472/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "How to connect the dbgswenable signal of a processor if I am creating CoreSight SoC-600 based debug&trace system?",
    "uri" : "https://developer.arm.com/documentation/ka004812/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004812/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004812/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004812/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How to connect the dbgswenable signal of a processor if I am creating CoreSight SoC-600 based debug&trace system? ",
      "document_number" : "ka004812",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4864600",
      "sysurihash" : "MqdYYQay9bFJHjow",
      "urihash" : "MqdYYQay9bFJHjow",
      "sysuri" : "https://developer.arm.com/documentation/ka004812/1-0/en",
      "systransactionid" : 863765,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1628663943000,
      "topparentid" : 4864600,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1628664032000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b258b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2576", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e60e24a5e02d07b2586|5eec6e61e24a5e02d07b2589", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265f", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649084878000,
      "permanentid" : "d7e121aa296b593ba5736ca16404f73236e21a97ebf74f2efb1f679f38e3",
      "syslanguage" : [ "English" ],
      "itemid" : "611370e0674a052ae36c7572",
      "transactionid" : 863765,
      "title" : "How to connect the dbgswenable signal of a processor if I am creating CoreSight SoC-600 based debug&trace system? ",
      "products" : [ "AT395", "AT396", "AT397", "AT398", "AT550", "AT550-GRP", "AT551", "AT552", "AT554", "AT555", "AT556", "AT560", "AT561", "AT562", "CM000-KD-00401", "CM000-KD-00501", "FM014", "FM016", "FP026", "FP030", "FR128", "FR129", "MP004", "MP005", "MP006", "MP007", "MP008", "MP008-GRP", "MP012", "MP014", "MP015", "MP016", "MP017", "MP020", "MP020-GRP", "MP021", "MP022", "MP035", "MP036", "MP038", "MP088", "MP088-GRP", "TM200", "TM200-GRP", "TM250", "TM250-PRU", "TM250-TRM", "ZA644", "ZA645", "ZA775", "ZA776", "ZA802", "ZA803", "ZA804", "ZA819", "ZA820", "ZA829", "ZA830", "ZA831", "ZA832", "ZA833", "ZA834", "ZA835", "ZA836", "ZA850", "ZA887", "ZA895", "ZA903", "ZA922", "ZA923", "ZA928", "ZA934", "ZA935", "ZA937", "ZA938", "ZA964", "ZA965", "ZA966", "ZA967", "ZA988", "ZA989", "ZA999", "ZB000", "ZB001", "ZB002", "ZB013", "ZB142", "ZB143", "ZB144", "ZB214", "ZB280", "ZB283", "ZB284", "ZB285", "ZB286", "ZB360", "ZB361", "ZB362", "ZB408", "ZB493", "ZB517", "ZB725", "ZB726", "ZB746", "ZB747", "ZB893" ],
      "date" : 1649084878000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004812:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084878583567097,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004812/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084701831,
      "syssize" : 63,
      "sysdate" : 1649084878000,
      "haslayout" : "1",
      "topparent" : "4864600",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4864600,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9", "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics", "IP Products|DesignStart|Pro", "IP Products|DesignStart|Eval", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-R|Cortex-R7", "Cortex-R|Cortex-R7", "IP Products|Processors|Cortex-A|Cortex-A17", "Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-R|Cortex-R8", "Cortex-R|Cortex-R8", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "Architectures|CPU Architecture|Debug Visibility and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A17", "IP Products|Processors|Cortex-A|Cortex-A9", "IP Products|Processors|Cortex-A|Cortex-A7", "IP Products|Processors|Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R8", "IP Products|Processors|Cortex-R|Cortex-R7", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084878000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004812/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004812/1-0/?lang=en",
      "modified" : 1628664032000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084878583567097,
      "uri" : "https://developer.arm.com/documentation/ka004812/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How to connect the dbgswenable signal of a processor if I am creating CoreSight SoC-600 based debug&trace system?",
    "Uri" : "https://developer.arm.com/documentation/ka004812/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004812/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004812/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004812/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation?",
    "uri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002159/1-0/en",
    "excerpt" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 ... However, because of implementation changes in the kernel in version 2.3, it is not bit- ... KBA",
    "firstSentences" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Answer The 16-bit versions of the TANH and LOGISTIC operators ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation? ",
      "document_number" : "ka002159",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4355495",
      "sysurihash" : "Nj8lwtzGpn3dr8sX",
      "urihash" : "Nj8lwtzGpn3dr8sX",
      "sysuri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
      "systransactionid" : 861207,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1632385187000,
      "topparentid" : 4355495,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1632385274000,
      "sysconcepts" : "pull ; kernel ; tensorflow ; output bit-exact ; Ethos-U NPU ; LOGISTIC operators ; running TANH ; github",
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba087cd74e712c449720f" ],
      "concepts" : "pull ; kernel ; tensorflow ; output bit-exact ; Ethos-U NPU ; LOGISTIC operators ; running TANH ; github",
      "documenttype" : "html",
      "sysindexeddate" : 1648715026000,
      "permanentid" : "c24988c3734a3eef83a75c84839f9535bf25ac78042541dbcb8d065d4df3",
      "syslanguage" : [ "English" ],
      "itemid" : "614c38fad5c3af0155495115",
      "transactionid" : 861207,
      "title" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML005", "ML006" ],
      "date" : 1648715026000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002159:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715026301363758,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 729,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715022692,
      "syssize" : 729,
      "sysdate" : 1648715026000,
      "haslayout" : "1",
      "topparent" : "4355495",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4355495,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 71,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Machine Learning|Ethos-U|Ethos-U Functional Model" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "6",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715026000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002159/1-0/?lang=en",
      "modified" : 1632385274000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715026301363758,
      "uri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "When running TANH and LOGISTIC operators on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation?",
    "Uri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002159/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002159/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002159/1-0/en",
    "Excerpt" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 ... However, because of implementation changes in the kernel in version 2.3, it is not bit- ... KBA",
    "FirstSentences" : "Article ID: KA002159 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Answer The 16-bit versions of the TANH and LOGISTIC operators ..."
  }, {
    "title" : "Master state machine",
    "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "excerpt" : "The state machine will therefore enter the IdleHld state. ... This is handled by the XferHld and XfrGnt states. ... L_dbefix)) Mabe = Granted BTRAN = (!nMREQ, SEQ) dbefix = (!nMREQ & !",
    "firstSentences" : "Master state machine The following paragraphs provide an overview of the state machine functionality, and a description in terms of a state diagram. The state machine provides the control for the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA ARM710a Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
      "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA ARM710a Interface Data Sheet ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "kVliFceYwHKw6I4U",
        "urihash" : "kVliFceYwHKw6I4U",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080661000,
        "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35bfa",
        "transactionid" : 863678,
        "title" : "AMBA ARM710a Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649080661000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080661682713414,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1732,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 1732,
        "sysdate" : 1649080661000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080661000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080661682713414,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA ARM710a Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
      "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AMBA ARM710a Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "excerpt" : "Chapter 1. AMBA ARM710a Interface Data Sheet This document describes the logic to convert an ARM710a ... It contains the following sections: Overview Hardware interface and signal ...",
      "firstSentences" : "Chapter 1. AMBA ARM710a Interface Data Sheet This document describes the logic to convert an ARM710a microprocessor core to an Advanced System Bus (ASB) bus master. It contains the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA ARM710a Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA ARM710a Interface Data Sheet ",
          "document_number" : "ddi0068",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876980",
          "sysurihash" : "kVliFceYwHKw6I4U",
          "urihash" : "kVliFceYwHKw6I4U",
          "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365911000,
          "topparentid" : 4876980,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371215000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080661000,
          "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a8f88295d1e18d35bfa",
          "transactionid" : 863678,
          "title" : "AMBA ARM710a Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080661000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0068:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080661682713414,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1732,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080552841,
          "syssize" : 1732,
          "sysdate" : 1649080661000,
          "haslayout" : "1",
          "topparent" : "4876980",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876980,
          "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080661000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0068/c/?lang=en",
          "modified" : 1638963824000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080661682713414,
          "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA ARM710a Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA ARM710a Interface Data Sheet ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "7xMZBULr2cTjYsMF",
        "urihash" : "7xMZBULr2cTjYsMF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "bus ; interface ; ARM710a ; operation block ; Overview Hardware ; Advanced System ; microprocessor core ; Data Sheet",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876980,
        "parentitem" : "5e8e1a8f88295d1e18d35bfa",
        "concepts" : "bus ; interface ; ARM710a ; operation block ; Overview Hardware ; Advanced System ; microprocessor core ; Data Sheet",
        "documenttype" : "html",
        "isattachment" : "4876980",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080662000,
        "permanentid" : "480af5801606927425ef8d76fac2cbe9135abf90e5030ef2e65adaf26ecd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35bfc",
        "transactionid" : 863678,
        "title" : "AMBA ARM710a Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649080661000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080661993809159,
        "sysisattachment" : "4876980",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876980,
        "size" : 320,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 320,
        "sysdate" : 1649080661000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080662000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/amba-arm710a-interface-data-sheet?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080661993809159,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
        "syscollection" : "default"
      },
      "Title" : "AMBA ARM710a Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet",
      "Excerpt" : "Chapter 1. AMBA ARM710a Interface Data Sheet This document describes the logic to convert an ARM710a ... It contains the following sections: Overview Hardware interface and signal ...",
      "FirstSentences" : "Chapter 1. AMBA ARM710a Interface Data Sheet This document describes the logic to convert an ARM710a microprocessor core to an Advanced System Bus (ASB) bus master. It contains the following ..."
    }, {
      "title" : "AMBA ARM710a Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
      "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA ARM710a Interface Data Sheet ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "kVliFceYwHKw6I4U",
        "urihash" : "kVliFceYwHKw6I4U",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080661000,
        "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35bfa",
        "transactionid" : 863678,
        "title" : "AMBA ARM710a Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649080661000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080661682713414,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1732,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 1732,
        "sysdate" : 1649080661000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 133,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080661000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080661682713414,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA ARM710a Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
      "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Slave operation (test mode)",
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "excerpt" : "These responses are normally all LOW, but for state machine test can be driven to other values. ... BWAIT 14 As BERROR. ... BWRITE 11 This is a simple multiplex of BWRITE signal.",
      "firstSentences" : "Slave operation (test mode) When the block is selected as a slave, it is possible to write and read test vectors to the core using the AMBA test methodology. The master state machine described in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA ARM710a Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA ARM710a Interface Data Sheet ",
          "document_number" : "ddi0068",
          "document_version" : "c",
          "content_type" : "Datasheet",
          "systopparent" : "4876980",
          "sysurihash" : "kVliFceYwHKw6I4U",
          "urihash" : "kVliFceYwHKw6I4U",
          "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "systransactionid" : 863678,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176365911000,
          "topparentid" : 4876980,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371215000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080661000,
          "permanentid" : "1219a0b5880ffe453698baf06cf8cc0a25f943ea75d2324932e64719af32",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a8f88295d1e18d35bfa",
          "transactionid" : 863678,
          "title" : "AMBA ARM710a Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649080661000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0068:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080661682713414,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1732,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080552841,
          "syssize" : 1732,
          "sysdate" : 1649080661000,
          "haslayout" : "1",
          "topparent" : "4876980",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876980,
          "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080661000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0068/c/?lang=en",
          "modified" : 1638963824000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080661682713414,
          "uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA ARM710a Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en",
        "Excerpt" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "AMBA ARM710a Interface Data Sheet Copyright 1996-1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Slave operation (test mode) ",
        "document_number" : "ddi0068",
        "document_version" : "c",
        "content_type" : "Datasheet",
        "systopparent" : "4876980",
        "sysurihash" : "CK0di2KanycOWqzu",
        "urihash" : "CK0di2KanycOWqzu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
        "systransactionid" : 863678,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176365911000,
        "topparentid" : 4876980,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371215000,
        "sysconcepts" : "state machine ; test vectors ; interface controller ; core ; bus ; sequencing ; slave ; AGNT ; position Comments ; critical paths ; tristate driver ; multiplexers ; responses",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876980,
        "parentitem" : "5e8e1a8f88295d1e18d35bfa",
        "concepts" : "state machine ; test vectors ; interface controller ; core ; bus ; sequencing ; slave ; AGNT ; position Comments ; critical paths ; tristate driver ; multiplexers ; responses",
        "documenttype" : "html",
        "isattachment" : "4876980",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080659000,
        "permanentid" : "9fb36ea464a87ab0a77e292f6f2a92bdb6630a09e138bd55102f02fef458",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a8f88295d1e18d35c02",
        "transactionid" : 863678,
        "title" : "Slave operation (test mode) ",
        "products" : [ "AMBA" ],
        "date" : 1649080659000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0068:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080659441996186,
        "sysisattachment" : "4876980",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876980,
        "size" : 6005,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080552841,
        "syssize" : 6005,
        "sysdate" : 1649080659000,
        "haslayout" : "1",
        "topparent" : "4876980",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876980,
        "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080659000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-?lang=en",
        "modified" : 1638963824000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080659441996186,
        "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
        "syscollection" : "default"
      },
      "Title" : "Slave operation (test mode)",
      "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/slave-operation--test-mode-",
      "Excerpt" : "These responses are normally all LOW, but for state machine test can be driven to other values. ... BWAIT 14 As BERROR. ... BWRITE 11 This is a simple multiplex of BWRITE signal.",
      "FirstSentences" : "Slave operation (test mode) When the block is selected as a slave, it is possible to write and read test vectors to the core using the AMBA test methodology. The master state machine described in ..."
    } ],
    "totalNumberOfChildResults" : 9,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Master state machine ",
      "document_number" : "ddi0068",
      "document_version" : "c",
      "content_type" : "Datasheet",
      "systopparent" : "4876980",
      "sysurihash" : "DSDfDtdor4lpEvrQ",
      "urihash" : "DSDfDtdor4lpEvrQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
      "systransactionid" : 863678,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176365911000,
      "topparentid" : 4876980,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371215000,
      "sysconcepts" : "state machine ; master ; AMBA systems ; berror ; indicating ; interface ; control ; diagram ; paragraphs ; sequentiality ; memory requests ; rising edge ; tristate drivers ; transparent ; u2014a slave",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876980,
      "parentitem" : "5e8e1a8f88295d1e18d35bfa",
      "concepts" : "state machine ; master ; AMBA systems ; berror ; indicating ; interface ; control ; diagram ; paragraphs ; sequentiality ; memory requests ; rising edge ; tristate drivers ; transparent ; u2014a slave",
      "documenttype" : "html",
      "isattachment" : "4876980",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080664000,
      "permanentid" : "15ee720b940ee0c9787faec52fc6a81ba5c76c03a69c015f4d6d7af1af01",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1a8f88295d1e18d35c01",
      "transactionid" : 863678,
      "title" : "Master state machine ",
      "products" : [ "AMBA" ],
      "date" : 1649080664000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0068:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080664108174604,
      "sysisattachment" : "4876980",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876980,
      "size" : 5076,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080552841,
      "syssize" : 5076,
      "sysdate" : 1649080664000,
      "haslayout" : "1",
      "topparent" : "4876980",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4876980,
      "content_description" : "Datasheet providing key information for the AMBA ARM710a Interface.",
      "wordcount" : 244,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080664000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine?lang=en",
      "modified" : 1638963824000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080664108174604,
      "uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
      "syscollection" : "default"
    },
    "Title" : "Master state machine",
    "Uri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0068/c/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0068/c/en/amba-arm710a-interface-data-sheet/function-and-operation-block/master-state-machine",
    "Excerpt" : "The state machine will therefore enter the IdleHld state. ... This is handled by the XferHld and XfrGnt states. ... L_dbefix)) Mabe = Granted BTRAN = (!nMREQ, SEQ) dbefix = (!nMREQ & !",
    "FirstSentences" : "Master state machine The following paragraphs provide an overview of the state machine functionality, and a description in terms of a state diagram. The state machine provides the control for the ..."
  }, {
    "title" : "How do you ensure interoperability between AXI components?",
    "uri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001939/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001939/1-0/en",
    "excerpt" : "KBA Article ID: KA001939 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... For example, a slave should support all the different possible lengths of burst, but ...",
    "firstSentences" : "KBA Article ID: KA001939 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The approach to interoperability is that components must support all combinations of ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "How do you ensure interoperability between AXI components? ",
      "document_number" : "ka001939",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4235109",
      "sysurihash" : "qkDO5rw8AEFBqojk",
      "urihash" : "qkDO5rw8AEFBqojk",
      "sysuri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
      "systransactionid" : 863758,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1602175350000,
      "topparentid" : 4235109,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602175367000,
      "sysconcepts" : "burst ; interoperability ; Customer non-confidential ; Set Confidentiality ; Article ID ; policy ; master ; slave",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "burst ; interoperability ; Customer non-confidential ; Set Confidentiality ; Article ID ; policy ; master ; slave",
      "documenttype" : "html",
      "sysindexeddate" : 1649084543000,
      "permanentid" : "2115dacc34b416c0a2e1cac582ebc8fa2ad6058ca902bc123e8dd0c02119",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7f4187d3be967f7be46e9e",
      "transactionid" : 863758,
      "title" : "How do you ensure interoperability between AXI components? ",
      "products" : [ "AR500" ],
      "date" : 1649084543000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001939:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084543236481921,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 553,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001939/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084190531,
      "syssize" : 553,
      "sysdate" : 1649084543000,
      "haslayout" : "1",
      "topparent" : "4235109",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4235109,
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084543000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001939/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001939/1-0/?lang=en",
      "modified" : 1602175367000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084543236481921,
      "uri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "How do you ensure interoperability between AXI components?",
    "Uri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001939/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001939/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001939/1-0/en",
    "Excerpt" : "KBA Article ID: KA001939 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... For example, a slave should support all the different possible lengths of burst, but ...",
    "FirstSentences" : "KBA Article ID: KA001939 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer The approach to interoperability is that components must support all combinations of ..."
  }, {
    "title" : "ELA-600 testcode decompression script not working with more recent Python versions",
    "uri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004650/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ELA-600 testcode decompression script not working with more recent Python versions ",
      "document_number" : "ka004650",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4830224",
      "sysurihash" : "UtI6h7hgk8nPbfNq",
      "urihash" : "UtI6h7hgk8nPbfNq",
      "sysuri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
      "systransactionid" : 861205,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1619093128000,
      "topparentid" : 4830224,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1619093224000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2659", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648714874000,
      "permanentid" : "eab18a59af3c0a10436f44e3b7b3011857103ad6832f3ef34c52bb75c387",
      "syslanguage" : [ "English" ],
      "itemid" : "608166e85e70d934bc69f14d",
      "transactionid" : 861205,
      "title" : "ELA-600 testcode decompression script not working with more recent Python versions ",
      "products" : [ "TM310", "TM310-GRP", "TM310-PRU", "TM310-TRM" ],
      "date" : 1648714874000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004650:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714874442318703,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714850248,
      "syssize" : 63,
      "sysdate" : 1648714874000,
      "haslayout" : "1",
      "topparent" : "4830224",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4830224,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-600 Embedded Logic Analyzer", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714874000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004650/1-0/?lang=en",
      "modified" : 1619093224000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714874442318703,
      "uri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "ELA-600 testcode decompression script not working with more recent Python versions",
    "Uri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004650/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004650/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004650/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What are the debugging features available for Ethos-N78?",
    "uri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004724/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What are the debugging features available for Ethos-N78?  ",
      "document_number" : "ka004724",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4753712",
      "sysurihash" : "bN1UrrDRQhkfNNr0",
      "urihash" : "bN1UrrDRQhkfNNr0",
      "sysuri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
      "systransactionid" : 861205,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1631787301000,
      "topparentid" : 4753712,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1631787381000,
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217", "60368534d6f3ea0b00e84794|5fbba0838e527a03a85ed217", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0808e527a03a85ed216|5fbba0838e527a03a85ed217" ],
      "documenttype" : "html",
      "sysindexeddate" : 1648714873000,
      "permanentid" : "93cde152acd2ef9beb3a3f471f36adcfe51d32990ff7bc0f0a4dc9e15221",
      "syslanguage" : [ "English" ],
      "itemid" : "61431975674a052ae36ca82a",
      "transactionid" : 861205,
      "title" : "What are the debugging features available for Ethos-N78?  ",
      "products" : [ "Ethos-N78", "ML007" ],
      "date" : 1648714872000,
      "confidentiality" : "Confidential",
      "document_id" : "ka004724:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714872995135776,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714847090,
      "syssize" : 63,
      "sysdate" : 1648714872000,
      "haslayout" : "1",
      "topparent" : "4753712",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4753712,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-N|Ethos-N78", "Ethos NPUs|Ethos-N78", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-N", "IP Products|Processors|Machine Learning|Ethos-N|Ethos-N78", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714873000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004724/1-0/?lang=en",
      "modified" : 1631787381000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714872995135776,
      "uri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What are the debugging features available for Ethos-N78?",
    "Uri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004724/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004724/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004724/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "What is the difference between AHB SPLIT and RETRY responses ?",
    "uri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001349/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001349/1-0/en",
    "excerpt" : "KBA Article ID: KA001349 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... These responses allow a data phase transfer to appear completed to avoid stalling the ...",
    "firstSentences" : "KBA Article ID: KA001349 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer SPLIT and RETRY responses are used by AMBA 2 AHB slaves which require a large number ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is the difference between AHB SPLIT and RETRY responses ? ",
      "document_number" : "ka001349",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4228689",
      "sysurihash" : "A8tnPsm63q0e4gzR",
      "urihash" : "A8tnPsm63q0e4gzR",
      "sysuri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
      "systransactionid" : 863677,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602058899000,
      "topparentid" : 4228689,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602058950000,
      "sysconcepts" : "RETRY responses ; masters ; AHB Arbiter ; AMBA ; priority ; bus ; slaves ; maximum efficiency ; non-confidential Answer ; Documentation Set Confidentiality",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "RETRY responses ; masters ; AHB Arbiter ; AMBA ; priority ; bus ; slaves ; maximum efficiency ; non-confidential Answer ; Documentation Set Confidentiality",
      "documenttype" : "html",
      "sysindexeddate" : 1649080624000,
      "permanentid" : "04a470e72cac5968dcc93c851e6dbfa5c2bea7efbae9362e3a7a15d3dc73",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7d7ac6d3be967f7be46d6a",
      "transactionid" : 863677,
      "title" : "What is the difference between AHB SPLIT and RETRY responses ? ",
      "products" : [ "AR500" ],
      "date" : 1649080624000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001349:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080624624034252,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1312,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001349/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080509053,
      "syssize" : 1312,
      "sysdate" : 1649080624000,
      "haslayout" : "1",
      "topparent" : "4228689",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4228689,
      "wordcount" : 115,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080624000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001349/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001349/1-0/?lang=en",
      "modified" : 1602058950000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080624624034252,
      "uri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "What is the difference between AHB SPLIT and RETRY responses ?",
    "Uri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001349/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001349/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001349/1-0/en",
    "Excerpt" : "KBA Article ID: KA001349 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... These responses allow a data phase transfer to appear completed to avoid stalling the ...",
    "FirstSentences" : "KBA Article ID: KA001349 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer SPLIT and RETRY responses are used by AMBA 2 AHB slaves which require a large number ..."
  }, {
    "title" : "Difference between Memory Arena and Tensor Arena",
    "uri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka004688/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka004688/1-0/en",
    "excerpt" : "Article ID: KA004688 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential ... If the user needs an application to work on TFLu framework running inference on Ethos-U55 ...",
    "firstSentences" : "Article ID: KA004688 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Summary: TensorFlow Lite micro for Microcontrollers requires users to supply a memory arena when an ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Difference between Memory Arena and Tensor Arena ",
      "document_number" : "ka004688",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4667195",
      "sysurihash" : "P61n7BTxOiXDK52U",
      "urihash" : "P61n7BTxOiXDK52U",
      "sysuri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
      "systransactionid" : 861204,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1625486265000,
      "topparentid" : 4667195,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1625486326000,
      "sysconcepts" : "Tensor Arena ; Arm ; Ethos ; inferences ; framework ; micro ; TFLu ; Total SRAM ; interpreter ; Slew Data ; Embedded Compiler ; reporter ; resolver ; Preallocate ; userspace",
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b" ],
      "concepts" : "Tensor Arena ; Arm ; Ethos ; inferences ; framework ; micro ; TFLu ; Total SRAM ; interpreter ; Slew Data ; Embedded Compiler ; reporter ; resolver ; Preallocate ; userspace",
      "documenttype" : "html",
      "sysindexeddate" : 1648714807000,
      "permanentid" : "d66c5298bc7d0c0dc525b1f73d0cc2abbcaeb91a04da88c41d231119f20f",
      "syslanguage" : [ "English" ],
      "itemid" : "60e2f3f60320e92fa40b8301",
      "transactionid" : 861204,
      "title" : "Difference between Memory Arena and Tensor Arena ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML006" ],
      "date" : 1648714807000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka004688:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714807099748271,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 2146,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka004688/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714806117,
      "syssize" : 2146,
      "sysdate" : 1648714807000,
      "haslayout" : "1",
      "topparent" : "4667195",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4667195,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 160,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "2",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714807000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka004688/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka004688/1-0/?lang=en",
      "modified" : 1625486326000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714807099748271,
      "uri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Difference between Memory Arena and Tensor Arena",
    "Uri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka004688/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka004688/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka004688/1-0/en",
    "Excerpt" : "Article ID: KA004688 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential ... If the user needs an application to work on TFLu framework running inference on Ethos-U55 ...",
    "FirstSentences" : "Article ID: KA004688 Applies To: Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Summary: TensorFlow Lite micro for Microcontrollers requires users to supply a memory arena when an ..."
  }, {
    "title" : "Signal descriptions",
    "uri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/dto0023/b/signal-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "excerpt" : "Signal descriptions Table 5 lists the non-standard AXI and scan signals. Name Type Description ACLKM Input Master interface clock ACLKS Input Slave interface clock ARESETMn Input Master ...",
    "firstSentences" : "Signal descriptions Table 5 lists the non-standard AXI and scan signals. Name Type Description ACLKM Input Master interface clock ACLKS Input Slave interface clock ARESETMn Input Master interface ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
      "excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
      "firstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
        "document_number" : "dto0023",
        "document_version" : "b",
        "content_type" : "Technical Overview",
        "systopparent" : "4993649",
        "sysurihash" : "awCnQ0MkObvQqqgX",
        "urihash" : "awCnQ0MkObvQqqgX",
        "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "systransactionid" : 861204,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671670000,
        "topparentid" : 4993649,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847903000,
        "sysconcepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "concepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714792000,
        "permanentid" : "ac49ed98792eadc16a768e1ea92214fe3ddd47f658918630b50f6aa69338",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95609f8259fe2368e2bd0c",
        "transactionid" : 861204,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0023:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714792070942138,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 327,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714788647,
        "syssize" : 327,
        "sysdate" : 1648714792000,
        "haslayout" : "1",
        "topparent" : "4993649",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993649,
        "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0023/b/?lang=en",
        "modified" : 1640097370000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714792070942138,
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0023/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
      "Excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
      "FirstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ..."
    },
    "childResults" : [ {
      "title" : "Interface attributes",
      "uri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "clickUri" : "https://developer.arm.com/documentation/dto0023/b/functional-description/interface-attributes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "excerpt" : "Interface attributes The following tables list the master and slave interface attributes for the bridge ... Attribute Description Value Combined issuing capability The maximum number of active ...",
      "firstSentences" : "Interface attributes The following tables list the master and slave interface attributes for the bridge: Table 2 Table 3. Attribute Description Value Combined issuing capability The maximum number ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "document_number" : "dto0023",
          "document_version" : "b",
          "content_type" : "Technical Overview",
          "systopparent" : "4993649",
          "sysurihash" : "awCnQ0MkObvQqqgX",
          "urihash" : "awCnQ0MkObvQqqgX",
          "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "systransactionid" : 861204,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671670000,
          "topparentid" : 4993649,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847903000,
          "sysconcepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714792000,
          "permanentid" : "ac49ed98792eadc16a768e1ea92214fe3ddd47f658918630b50f6aa69338",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95609f8259fe2368e2bd0c",
          "transactionid" : 861204,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0023:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714792070942138,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 327,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714788647,
          "syssize" : 327,
          "sysdate" : 1648714792000,
          "haslayout" : "1",
          "topparent" : "4993649",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993649,
          "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
          "wordcount" : 29,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0023/b/?lang=en",
          "modified" : 1640097370000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714792070942138,
          "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interface attributes ",
        "document_number" : "dto0023",
        "document_version" : "b",
        "content_type" : "Technical Overview",
        "systopparent" : "4993649",
        "sysurihash" : "ES5Ã°SIoQZ0XyNIWr",
        "urihash" : "ES5Ã°SIoQZ0XyNIWr",
        "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
        "systransactionid" : 861204,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671670000,
        "topparentid" : 4993649,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847903000,
        "sysconcepts" : "read transactions ; issuing capability ; slave ; master ; interface ; ARID ; bridge ; Slave-dependent Combined ; address storage",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993649,
        "parentitem" : "5e95609f8259fe2368e2bd0c",
        "concepts" : "read transactions ; issuing capability ; slave ; master ; interface ; ARID ; bridge ; Slave-dependent Combined ; address storage",
        "documenttype" : "html",
        "isattachment" : "4993649",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714802000,
        "permanentid" : "f0193f4048cdf19596a7c48bf6d265c33d927e2ba96c5d62c747de06fcd6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95609f8259fe2368e2bd17",
        "transactionid" : 861204,
        "title" : "Interface attributes ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714802000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0023:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714802143155488,
        "sysisattachment" : "4993649",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993649,
        "size" : 1958,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/functional-description/interface-attributes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714788647,
        "syssize" : 1958,
        "sysdate" : 1648714802000,
        "haslayout" : "1",
        "topparent" : "4993649",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993649,
        "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714802000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/functional-description/interface-attributes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0023/b/functional-description/interface-attributes?lang=en",
        "modified" : 1640097370000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714802143155488,
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
        "syscollection" : "default"
      },
      "Title" : "Interface attributes",
      "Uri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/functional-description/interface-attributes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/functional-description/interface-attributes",
      "Excerpt" : "Interface attributes The following tables list the master and slave interface attributes for the bridge ... Attribute Description Value Combined issuing capability The maximum number of active ...",
      "FirstSentences" : "Interface attributes The following tables list the master and slave interface attributes for the bridge: Table 2 Table 3. Attribute Description Value Combined issuing capability The maximum number ..."
    }, {
      "title" : "Web address",
      "uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "clickUri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/web-address?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "excerpt" : "Web address http:\\/\\/www.arm.com Web address AMBA 3",
      "firstSentences" : "Web address http:\\/\\/www.arm.com Web address AMBA 3",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "document_number" : "dto0023",
          "document_version" : "b",
          "content_type" : "Technical Overview",
          "systopparent" : "4993649",
          "sysurihash" : "awCnQ0MkObvQqqgX",
          "urihash" : "awCnQ0MkObvQqqgX",
          "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "systransactionid" : 861204,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671670000,
          "topparentid" : 4993649,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847903000,
          "sysconcepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714792000,
          "permanentid" : "ac49ed98792eadc16a768e1ea92214fe3ddd47f658918630b50f6aa69338",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95609f8259fe2368e2bd0c",
          "transactionid" : 861204,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0023:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714792070942138,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 327,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714788647,
          "syssize" : 327,
          "sysdate" : 1648714792000,
          "haslayout" : "1",
          "topparent" : "4993649",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993649,
          "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
          "wordcount" : 29,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0023/b/?lang=en",
          "modified" : 1640097370000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714792070942138,
          "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Web address ",
        "document_number" : "dto0023",
        "document_version" : "b",
        "content_type" : "Technical Overview",
        "systopparent" : "4993649",
        "sysurihash" : "t3sM4sxCkIlA8iMC",
        "urihash" : "t3sM4sxCkIlA8iMC",
        "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
        "systransactionid" : 861204,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1184671670000,
        "topparentid" : 4993649,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847903000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993649,
        "parentitem" : "5e95609f8259fe2368e2bd0c",
        "documenttype" : "html",
        "isattachment" : "4993649",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714802000,
        "permanentid" : "12c7325e53e0198ba20d585be04690594e1c1332c061c7f3e15de0a6fa24",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95609f8259fe2368e2bd13",
        "transactionid" : 861204,
        "title" : "Web address ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714802000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0023:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714802048181174,
        "sysisattachment" : "4993649",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993649,
        "size" : 51,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/web-address?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714788647,
        "syssize" : 51,
        "sysdate" : 1648714802000,
        "haslayout" : "1",
        "topparent" : "4993649",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993649,
        "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
        "wordcount" : 8,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714802000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/web-address?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0023/b/preliminary-material/web-address?lang=en",
        "modified" : 1640097370000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714802048181174,
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
        "syscollection" : "default"
      },
      "Title" : "Web address",
      "Uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/web-address?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/web-address",
      "Excerpt" : "Web address http:\\/\\/www.arm.com Web address AMBA 3",
      "FirstSentences" : "Web address http:\\/\\/www.arm.com Web address AMBA 3"
    }, {
      "title" : "Confidentiality status",
      "uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "clickUri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/confidentiality-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "excerpt" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license ... Confidentiality status AMBA 3",
      "firstSentences" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license agreement. Confidentiality status AMBA 3",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "firstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "document_number" : "dto0023",
          "document_version" : "b",
          "content_type" : "Technical Overview",
          "systopparent" : "4993649",
          "sysurihash" : "awCnQ0MkObvQqqgX",
          "urihash" : "awCnQ0MkObvQqqgX",
          "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "systransactionid" : 861204,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671670000,
          "topparentid" : 4993649,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847903000,
          "sysconcepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI asynchronous ; functionality ; data Signal ; Preliminary material ; technical overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714792000,
          "permanentid" : "ac49ed98792eadc16a768e1ea92214fe3ddd47f658918630b50f6aa69338",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95609f8259fe2368e2bd0c",
          "transactionid" : 861204,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0023:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714792070942138,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 327,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714788647,
          "syssize" : 327,
          "sysdate" : 1648714792000,
          "haslayout" : "1",
          "topparent" : "4993649",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993649,
          "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
          "wordcount" : 29,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0023/b/?lang=en",
          "modified" : 1640097370000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714792070942138,
          "uri" : "https://developer.arm.com/documentation/dto0023/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en",
        "Excerpt" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Asynchronous Bridge (BP132) Revision: r0p1 ...",
        "FirstSentences" : "This technical overview describes the functionality of the AXI asynchronous bridge in the following sections: Preliminary material About the AXI asynchronous bridge Functional description Physical ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Confidentiality status ",
        "document_number" : "dto0023",
        "document_version" : "b",
        "content_type" : "Technical Overview",
        "systopparent" : "4993649",
        "sysurihash" : "kQOWFkLQc3Zfbiow",
        "urihash" : "kQOWFkLQc3Zfbiow",
        "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
        "systransactionid" : 861204,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1184671670000,
        "topparentid" : 4993649,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847903000,
        "sysconcepts" : "agreement ; accordance",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993649,
        "parentitem" : "5e95609f8259fe2368e2bd0c",
        "concepts" : "agreement ; accordance",
        "documenttype" : "html",
        "isattachment" : "4993649",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714795000,
        "permanentid" : "75fa4fa3d25da5a65a07dc8ff44227ef253277882dc7ffb3cf8b593e8eea",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95609f8259fe2368e2bd11",
        "transactionid" : 861204,
        "title" : "Confidentiality status ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714795000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0023:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714795455756833,
        "sysisattachment" : "4993649",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993649,
        "size" : 189,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/confidentiality-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714788647,
        "syssize" : 189,
        "sysdate" : 1648714795000,
        "haslayout" : "1",
        "topparent" : "4993649",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993649,
        "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714795000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/confidentiality-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0023/b/preliminary-material/confidentiality-status?lang=en",
        "modified" : 1640097370000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714795455756833,
        "uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
        "syscollection" : "default"
      },
      "Title" : "Confidentiality status",
      "Uri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/preliminary-material/confidentiality-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/preliminary-material/confidentiality-status",
      "Excerpt" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license ... Confidentiality status AMBA 3",
      "FirstSentences" : "Confidentiality status This document is Non-Confidential. This document can only be distributed in accordance with the terms set out in your license agreement. Confidentiality status AMBA 3"
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Signal descriptions ",
      "document_number" : "dto0023",
      "document_version" : "b",
      "content_type" : "Technical Overview",
      "systopparent" : "4993649",
      "sysurihash" : "lrstÃ±TufBUs8rÃ°6t",
      "urihash" : "lrstÃ±TufBUs8rÃ°6t",
      "sysuri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
      "systransactionid" : 861204,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1184671670000,
      "topparentid" : 4993649,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586847903000,
      "sysconcepts" : "slave interface ; signals ; channel ; AXI ; bypass mode ; read data ; bridge ; Protocol Specification ; request SCANENABLE",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
      "attachmentparentid" : 4993649,
      "parentitem" : "5e95609f8259fe2368e2bd0c",
      "concepts" : "slave interface ; signals ; channel ; AXI ; bypass mode ; read data ; bridge ; Protocol Specification ; request SCANENABLE",
      "documenttype" : "html",
      "isattachment" : "4993649",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714802000,
      "permanentid" : "7e01478ee06ac1c6b82b66d163cea4f8c2a1d9335597eb04380011971d7e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9560a08259fe2368e2bd1b",
      "transactionid" : 861204,
      "title" : "Signal descriptions ",
      "products" : [ "AMBA 3" ],
      "date" : 1648714802000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dto0023:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714802181333940,
      "sysisattachment" : "4993649",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 4993649,
      "size" : 2118,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dto0023/b/signal-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714788647,
      "syssize" : 2118,
      "sysdate" : 1648714802000,
      "haslayout" : "1",
      "topparent" : "4993649",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993649,
      "content_description" : "This Technical Overview describes the functionality of the AXI asynchronous bridge.",
      "wordcount" : 95,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714802000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dto0023/b/signal-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dto0023/b/signal-descriptions?lang=en",
      "modified" : 1640097370000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714802181333940,
      "uri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
      "syscollection" : "default"
    },
    "Title" : "Signal descriptions",
    "Uri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/dto0023/b/signal-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0023/b/en/signal-descriptions",
    "Excerpt" : "Signal descriptions Table 5 lists the non-standard AXI and scan signals. Name Type Description ACLKM Input Master interface clock ACLKS Input Slave interface clock ARESETMn Input Master ...",
    "FirstSentences" : "Signal descriptions Table 5 lists the non-standard AXI and scan signals. Name Type Description ACLKM Input Master interface clock ACLKS Input Slave interface clock ARESETMn Input Master interface ..."
  }, {
    "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
    "uri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e955e1e8259fe2368e2bcba",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "excerpt" : "All rights reserved. ... ARM DTO 0018A ... http://www.arm.com ... Copyright Â© 2005 ARM Limited. ... 3 Technical Overview PrimeCellÂ® Infrastructure AMBAâ¢ 3 AXI Downsizer (BP131) Revision: ... 2",
    "firstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ARM DTO 0018A This Technical Overview describes the functionality of the AXI downsizer in the following ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
      "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
      "excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
      "firstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
        "document_number" : "dto0018",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993860",
        "sysurihash" : "3qBHjZybaAHOpFÃ°J",
        "urihash" : "3qBHjZybaAHOpFÃ°J",
        "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671715000,
        "topparentid" : 4993860,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847261000,
        "sysconcepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "concepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714780000,
        "permanentid" : "7e2ead7e0d5ff448ba11936424be165abebcebd62cb2d1d0f15ee38f5bb8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e1d8259fe2368e2bca7",
        "transactionid" : 861203,
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714777000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0018:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714777659829980,
        "navigationhierarchiescontenttype" : "Technical Overview",
        "size" : 297,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714775899,
        "syssize" : 297,
        "sysdate" : 1648714777000,
        "haslayout" : "1",
        "topparent" : "4993860",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993860,
        "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0018/a/?lang=en",
        "modified" : 1640097316000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714777659829980,
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/dto0018/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
      "Excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
      "FirstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ..."
    },
    "childResults" : [ {
      "title" : "About the AXI downsizer",
      "uri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "clickUri" : "https://developer.arm.com/documentation/dto0018/a/about-the-axi-downsizer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "excerpt" : "About the AXI downsizer DownsizerAxi is an AXI infrastructure component that enables you to connect a ... It converts 64-bit AXI transactions into appropriate 32-bit transactions, and handles ...",
      "firstSentences" : "About the AXI downsizer DownsizerAxi is an AXI infrastructure component that enables you to connect a 64-bit AXI bus to a 32-bit AXI bus. It converts 64-bit AXI transactions into appropriate 32- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "firstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0018",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993860",
          "sysurihash" : "3qBHjZybaAHOpFÃ°J",
          "urihash" : "3qBHjZybaAHOpFÃ°J",
          "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "systransactionid" : 861203,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671715000,
          "topparentid" : 4993860,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847261000,
          "sysconcepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714780000,
          "permanentid" : "7e2ead7e0d5ff448ba11936424be165abebcebd62cb2d1d0f15ee38f5bb8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e955e1d8259fe2368e2bca7",
          "transactionid" : 861203,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714777000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0018:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714777659829980,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714775899,
          "syssize" : 297,
          "sysdate" : 1648714777000,
          "haslayout" : "1",
          "topparent" : "4993860",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993860,
          "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
          "wordcount" : 28,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714780000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0018/a/?lang=en",
          "modified" : 1640097316000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714777659829980,
          "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "Excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "FirstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the AXI downsizer ",
        "document_number" : "dto0018",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993860",
        "sysurihash" : "9Ã±W6seQrÃ±ptTA7Zv",
        "urihash" : "9Ã±W6seQrÃ±ptTA7Zv",
        "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671715000,
        "topparentid" : 4993860,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847261000,
        "sysconcepts" : "transactions ; data transfers ; AXI ; port ; multiplexing ; DownsizerAxi ; FIXED burst ; word aligned ; clock cycles ; single outstanding ; exclusive accesses ; locked sequences ; AxLEN copied ; infrastructure component",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993860,
        "parentitem" : "5e955e1d8259fe2368e2bca7",
        "concepts" : "transactions ; data transfers ; AXI ; port ; multiplexing ; DownsizerAxi ; FIXED burst ; word aligned ; clock cycles ; single outstanding ; exclusive accesses ; locked sequences ; AxLEN copied ; infrastructure component",
        "documenttype" : "html",
        "isattachment" : "4993860",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714780000,
        "permanentid" : "365418b819bbb4b4354487d87b12c7dd151b631c41c049108b514f80c59a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e1d8259fe2368e2bcaf",
        "transactionid" : 861203,
        "title" : "About the AXI downsizer ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714777000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0018:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714777719903913,
        "sysisattachment" : "4993860",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993860,
        "size" : 2259,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/about-the-axi-downsizer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714775899,
        "syssize" : 2259,
        "sysdate" : 1648714777000,
        "haslayout" : "1",
        "topparent" : "4993860",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993860,
        "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/about-the-axi-downsizer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0018/a/about-the-axi-downsizer?lang=en",
        "modified" : 1640097316000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714777719903913,
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
        "syscollection" : "default"
      },
      "Title" : "About the AXI downsizer",
      "Uri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/about-the-axi-downsizer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/about-the-axi-downsizer",
      "Excerpt" : "About the AXI downsizer DownsizerAxi is an AXI infrastructure component that enables you to connect a ... It converts 64-bit AXI transactions into appropriate 32-bit transactions, and handles ...",
      "FirstSentences" : "About the AXI downsizer DownsizerAxi is an AXI infrastructure component that enables you to connect a 64-bit AXI bus to a 32-bit AXI bus. It converts 64-bit AXI transactions into appropriate 32- ..."
    }, {
      "title" : "Pass-through mode",
      "uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "clickUri" : "https://developer.arm.com/documentation/dto0018/a/functional-description/pass-through-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "excerpt" : "Pass-through mode When the size of an incoming transaction is 32 bits or less, DownsizerAxi operates in ... In pass-through mode, the first data transfer of the transaction can take place two ...",
      "firstSentences" : "Pass-through mode When the size of an incoming transaction is 32 bits or less, DownsizerAxi operates in pass-through mode. In pass-through mode, the first data transfer of the transaction can take ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "firstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0018",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993860",
          "sysurihash" : "3qBHjZybaAHOpFÃ°J",
          "urihash" : "3qBHjZybaAHOpFÃ°J",
          "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "systransactionid" : 861203,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671715000,
          "topparentid" : 4993860,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847261000,
          "sysconcepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714780000,
          "permanentid" : "7e2ead7e0d5ff448ba11936424be165abebcebd62cb2d1d0f15ee38f5bb8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e955e1d8259fe2368e2bca7",
          "transactionid" : 861203,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714777000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0018:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714777659829980,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714775899,
          "syssize" : 297,
          "sysdate" : 1648714777000,
          "haslayout" : "1",
          "topparent" : "4993860",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993860,
          "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
          "wordcount" : 28,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714780000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0018/a/?lang=en",
          "modified" : 1640097316000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714777659829980,
          "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "Excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "FirstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Pass-through mode ",
        "document_number" : "dto0018",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993860",
        "sysurihash" : "RMÃ°THHZÃ°5nXdPuÃ°j",
        "urihash" : "RMÃ°THHZÃ°5nXdPuÃ°j",
        "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671715000,
        "topparentid" : 4993860,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847261000,
        "sysconcepts" : "data transfer ; pass-through mode ; clock cycles ; transaction ; combinatorial logic ; progress ; AxVALIDS ; DownsizerAxi",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993860,
        "parentitem" : "5e955e1d8259fe2368e2bca7",
        "concepts" : "data transfer ; pass-through mode ; clock cycles ; transaction ; combinatorial logic ; progress ; AxVALIDS ; DownsizerAxi",
        "documenttype" : "html",
        "isattachment" : "4993860",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714780000,
        "permanentid" : "1645e817a520f64e60c5211dcbd7dc65276e0d5ce845ca3130e2e27260a2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e1d8259fe2368e2bcb1",
        "transactionid" : 861203,
        "title" : "Pass-through mode ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714777000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0018:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714777690801747,
        "sysisattachment" : "4993860",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993860,
        "size" : 445,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/functional-description/pass-through-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714775899,
        "syssize" : 445,
        "sysdate" : 1648714777000,
        "haslayout" : "1",
        "topparent" : "4993860",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993860,
        "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/functional-description/pass-through-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0018/a/functional-description/pass-through-mode?lang=en",
        "modified" : 1640097316000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714777690801747,
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
        "syscollection" : "default"
      },
      "Title" : "Pass-through mode",
      "Uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/functional-description/pass-through-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/functional-description/pass-through-mode",
      "Excerpt" : "Pass-through mode When the size of an incoming transaction is 32 bits or less, DownsizerAxi operates in ... In pass-through mode, the first data transfer of the transaction can take place two ...",
      "FirstSentences" : "Pass-through mode When the size of an incoming transaction is 32 bits or less, DownsizerAxi operates in pass-through mode. In pass-through mode, the first data transfer of the transaction can take ..."
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/dto0018/a/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "excerpt" : "Functional description DownsizerAxi is an AXI infrastructure component that enables you to connect a ... It converts 64-bit AXI transactions into appropriate 32-bit transactions, and handles ...",
      "firstSentences" : "Functional description DownsizerAxi is an AXI infrastructure component that enables you to connect a 64-bit AXI bus to a 32-bit AXI bus. It converts 64-bit AXI transactions into appropriate 32-bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "firstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "document_number" : "dto0018",
          "document_version" : "a",
          "content_type" : "Technical Overview",
          "systopparent" : "4993860",
          "sysurihash" : "3qBHjZybaAHOpFÃ°J",
          "urihash" : "3qBHjZybaAHOpFÃ°J",
          "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "systransactionid" : 861203,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184671715000,
          "topparentid" : 4993860,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586847261000,
          "sysconcepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
          "concepts" : "AXI downsizer ; functionality ; data Signal ; Preliminary material ; Technical Overview",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714780000,
          "permanentid" : "7e2ead7e0d5ff448ba11936424be165abebcebd62cb2d1d0f15ee38f5bb8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e955e1d8259fe2368e2bca7",
          "transactionid" : 861203,
          "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
          "products" : [ "AMBA 3" ],
          "date" : 1648714777000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dto0018:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714777659829980,
          "navigationhierarchiescontenttype" : "Technical Overview",
          "size" : 297,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714775899,
          "syssize" : 297,
          "sysdate" : 1648714777000,
          "haslayout" : "1",
          "topparent" : "4993860",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993860,
          "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
          "wordcount" : 28,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714780000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dto0018/a/?lang=en",
          "modified" : 1640097316000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714777659829980,
          "uri" : "https://developer.arm.com/documentation/dto0018/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en",
        "Excerpt" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: ... PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ...",
        "FirstSentences" : "This Technical Overview describes the functionality of the AXI downsizer in the following sections: Preliminary material About the AXI downsizer Functional description Physical data Signal ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "dto0018",
        "document_version" : "a",
        "content_type" : "Technical Overview",
        "systopparent" : "4993860",
        "sysurihash" : "PKZÃ±uQZUWpcqxu8u",
        "urihash" : "PKZÃ±uQZUWpcqxu8u",
        "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
        "systransactionid" : 861203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184671715000,
        "topparentid" : 4993860,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586847261000,
        "sysconcepts" : "AXI ; transactions ; channels ; DownsizerAxi ; infrastructure component ; Functional",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
        "attachmentparentid" : 4993860,
        "parentitem" : "5e955e1d8259fe2368e2bca7",
        "concepts" : "AXI ; transactions ; channels ; DownsizerAxi ; infrastructure component ; Functional",
        "documenttype" : "html",
        "isattachment" : "4993860",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714780000,
        "permanentid" : "6e83147868a68e082679116888c29e7b935c1a1d0e6a6d2c2228dac52c89",
        "syslanguage" : [ "English" ],
        "itemid" : "5e955e1d8259fe2368e2bcb0",
        "transactionid" : 861203,
        "title" : "Functional description ",
        "products" : [ "AMBA 3" ],
        "date" : 1648714777000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dto0018:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714777682235271,
        "sysisattachment" : "4993860",
        "navigationhierarchiescontenttype" : "Technical Overview",
        "sysattachmentparentid" : 4993860,
        "size" : 466,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dto0018/a/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714775899,
        "syssize" : 466,
        "sysdate" : 1648714777000,
        "haslayout" : "1",
        "topparent" : "4993860",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993860,
        "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dto0018/a/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dto0018/a/functional-description?lang=en",
        "modified" : 1640097316000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714777682235271,
        "uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/dto0018/a/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/functional-description",
      "Excerpt" : "Functional description DownsizerAxi is an AXI infrastructure component that enables you to connect a ... It converts 64-bit AXI transactions into appropriate 32-bit transactions, and handles ...",
      "FirstSentences" : "Functional description DownsizerAxi is an AXI infrastructure component that enables you to connect a 64-bit AXI bus to a 32-bit AXI bus. It converts 64-bit AXI transactions into appropriate 32-bit ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
      "document_number" : "dto0018",
      "document_version" : "a",
      "content_type" : "Technical Overview",
      "systopparent" : "4993860",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cnKvbcA5zc1mHmtc",
      "urihash" : "cnKvbcA5zc1mHmtc",
      "sysuri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
      "systransactionid" : 861203,
      "copyright" : "Copyright Â© 2005 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1184671715000,
      "topparentid" : 4993860,
      "numberofpages" : 10,
      "sysconcepts" : "signals ; data transfers ; clock cycles ; master port ; transactions ; AXI downsizer ; ARM Limited ; ID capability ; FIXED burst ; DownsizerAxi ; word aligned ; infrastructure component",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2767", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767" ],
      "attachmentparentid" : 4993860,
      "parentitem" : "5e955e1d8259fe2368e2bca7",
      "concepts" : "signals ; data transfers ; clock cycles ; master port ; transactions ; AXI downsizer ; ARM Limited ; ID capability ; FIXED burst ; DownsizerAxi ; word aligned ; infrastructure component",
      "documenttype" : "pdf",
      "isattachment" : "4993860",
      "sysindexeddate" : 1648714780000,
      "permanentid" : "19fa2ca28b58ce7d02430bf6811a1024171bc30dfa4e9dd987886f9532b9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e955e1e8259fe2368e2bcba",
      "transactionid" : 861203,
      "title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ",
      "date" : 1648714778000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dto0018:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714778031683605,
      "sysisattachment" : "4993860",
      "navigationhierarchiescontenttype" : "Technical Overview",
      "sysattachmentparentid" : 4993860,
      "size" : 96090,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e955e1e8259fe2368e2bcba",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714777468,
      "syssize" : 96090,
      "sysdate" : 1648714778000,
      "topparent" : "4993860",
      "author" : "ARM Limited",
      "label_version" : "r0p0",
      "systopparentid" : 4993860,
      "content_description" : "This Technical Overview describes the functionality of the AXI downsizer.",
      "wordcount" : 418,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AMBA 3", "Architecture|AMBA Specifications|AMBA 3", "System IP|AMBA|AMBA 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 3" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714780000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e955e1e8259fe2368e2bcba",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714778031683605,
      "uri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview",
    "Uri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e955e1e8259fe2368e2bcba",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dto0018/a/en/pdf/DTO0018_primecell_infrastructure_amba3_axi_downsizer_r0p0_to.pdf",
    "Excerpt" : "All rights reserved. ... ARM DTO 0018A ... http://www.arm.com ... Copyright Â© 2005 ARM Limited. ... 3 Technical Overview PrimeCellÂ® Infrastructure AMBAâ¢ 3 AXI Downsizer (BP131) Revision: ... 2",
    "FirstSentences" : "PrimeCell Infrastructure AMBA 3 AXI Downsizer (BP131) Revision: r0p0 Technical Overview ARM DTO 0018A This Technical Overview describes the functionality of the AXI downsizer in the following ..."
  }, {
    "title" : "Build Arm NN custom backend plugins",
    "uri" : "https://developer.arm.com/documentation/102274/2108/en",
    "printableUri" : "https://developer.arm.com/documentation/102274/2108/en",
    "clickUri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en",
    "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
    "firstSentences" : "Build Arm NN custom backend plugins Tutorial Revision: Version 21.08 Release information Issue Date Confidentiality Change 0100-01 31 October 2019 Non-Confidential First release 0100-02 25 August ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "How the custom backend works",
      "uri" : "https://developer.arm.com/documentation/102274/2108/en/How-the-custom-backend-works",
      "printableUri" : "https://developer.arm.com/documentation/102274/2108/en/How-the-custom-backend-works",
      "clickUri" : "https://developer.arm.com/documentation/102274/2108/How-the-custom-backend-works?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en/How-the-custom-backend-works",
      "excerpt" : "How the custom backend works The unit tests that are included in the example custom plugin ... To see how it works, we will look at the AdditionToPreCompiledTest() example in the ... Figure 1.",
      "firstSentences" : "How the custom backend works The unit tests that are included in the example custom plugin illustrate how the custom plugin works. To see how it works, we will look at the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Build Arm NN custom backend plugins",
        "uri" : "https://developer.arm.com/documentation/102274/2108/en",
        "printableUri" : "https://developer.arm.com/documentation/102274/2108/en",
        "clickUri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Build Arm NN custom backend plugins Tutorial Revision: Version 21.08 Release information Issue Date Confidentiality Change 0100-01 31 October 2019 Non-Confidential First release 0100-02 25 August ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Build Arm NN custom backend plugins ",
          "document_number" : "102274",
          "document_version" : "2108",
          "content_type" : "Tutorial",
          "systopparent" : "4847363",
          "sysurihash" : "T2uOVrsOjAJ6GXg9",
          "urihash" : "T2uOVrsOjAJ6GXg9",
          "sysuri" : "https://developer.arm.com/documentation/102274/2108/en",
          "systransactionid" : 921730,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1630886400000,
          "topparentid" : 4847363,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1630936533000,
          "sysconcepts" : "arm ; Non-Confidential ; Confidentiality ; customers ; implementations ; written agreement ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "arm ; Non-Confidential ; Confidentiality ; customers ; implementations ; written agreement ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658312542000,
          "permanentid" : "73336afbd69fb92223e16958065e98c037b58d7587829e79f67229fa72ef",
          "syslanguage" : [ "English" ],
          "itemid" : "61361dd5674a052ae36c9aa1",
          "transactionid" : 921730,
          "title" : "Build Arm NN custom backend plugins ",
          "products" : [ "Arm NN" ],
          "date" : 1658312542000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Machine Learning", "Artificial intelligence", "Neural networks", "Open Source Software", "Linux" ],
          "document_id" : "102274:2108:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658312542120579694,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4670,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658312517699,
          "syssize" : 4670,
          "sysdate" : 1658312542000,
          "haslayout" : "1",
          "topparent" : "4847363",
          "label_version" : "21.08",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4847363,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "Learn how to write a custom backend for Arm NN.",
          "wordcount" : 326,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2108-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658312542000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102274/2108/?lang=en",
          "modified" : 1658312509000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658312542120579694,
          "uri" : "https://developer.arm.com/documentation/102274/2108/en",
          "syscollection" : "default"
        },
        "Title" : "Build Arm NN custom backend plugins",
        "Uri" : "https://developer.arm.com/documentation/102274/2108/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102274/2108/en",
        "ClickUri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Build Arm NN custom backend plugins Tutorial Revision: Version 21.08 Release information Issue Date Confidentiality Change 0100-01 31 October 2019 Non-Confidential First release 0100-02 25 August ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "How the custom backend works ",
        "document_number" : "102274",
        "document_version" : "2108",
        "content_type" : "Tutorial",
        "systopparent" : "4847363",
        "sysurihash" : "jM2Ã°0fsK5gOg9eaO",
        "urihash" : "jM2Ã°0fsK5gOg9eaO",
        "sysuri" : "https://developer.arm.com/documentation/102274/2108/en/How-the-custom-backend-works",
        "systransactionid" : 921730,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1630886400000,
        "topparentid" : 4847363,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1630936533000,
        "sysconcepts" : "backends ; layers ; custom plugin ; graph ; optimizations ; nIConnectableLayer ; AddInputLayer ; tensor buffers ; workloads sequentially ; calling OptimizeSubGraph ; ILayerSupport interface ; EnqueueWorkload ; outputTensors ; LayerSupported ; AddOutputLayer ; AddAdditionLayer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4847363,
        "parentitem" : "61361dd5674a052ae36c9aa1",
        "concepts" : "backends ; layers ; custom plugin ; graph ; optimizations ; nIConnectableLayer ; AddInputLayer ; tensor buffers ; workloads sequentially ; calling OptimizeSubGraph ; ILayerSupport interface ; EnqueueWorkload ; outputTensors ; LayerSupported ; AddOutputLayer ; AddAdditionLayer",
        "documenttype" : "html",
        "isattachment" : "4847363",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658312542000,
        "permanentid" : "4b7b5838aad3d115fa9c7d1fae3edb13a6d3845e7c9532e94ce7cf8fb59c",
        "syslanguage" : [ "English" ],
        "itemid" : "61361dd5674a052ae36c9aad",
        "transactionid" : 921730,
        "title" : "How the custom backend works ",
        "products" : [ "Arm NN" ],
        "date" : 1658312542000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Machine Learning", "Artificial intelligence", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102274:2108:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658312542081474155,
        "sysisattachment" : "4847363",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4847363,
        "size" : 4290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102274/2108/How-the-custom-backend-works?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658312517699,
        "syssize" : 4290,
        "sysdate" : 1658312542000,
        "haslayout" : "1",
        "topparent" : "4847363",
        "label_version" : "21.08",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4847363,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "Learn how to write a custom backend for Arm NN.",
        "wordcount" : 248,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2108-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658312542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102274/2108/How-the-custom-backend-works?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102274/2108/How-the-custom-backend-works?lang=en",
        "modified" : 1658312509000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658312542081474155,
        "uri" : "https://developer.arm.com/documentation/102274/2108/en/How-the-custom-backend-works",
        "syscollection" : "default"
      },
      "Title" : "How the custom backend works",
      "Uri" : "https://developer.arm.com/documentation/102274/2108/en/How-the-custom-backend-works",
      "PrintableUri" : "https://developer.arm.com/documentation/102274/2108/en/How-the-custom-backend-works",
      "ClickUri" : "https://developer.arm.com/documentation/102274/2108/How-the-custom-backend-works?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en/How-the-custom-backend-works",
      "Excerpt" : "How the custom backend works The unit tests that are included in the example custom plugin ... To see how it works, we will look at the AdditionToPreCompiledTest() example in the ... Figure 1.",
      "FirstSentences" : "How the custom backend works The unit tests that are included in the example custom plugin illustrate how the custom plugin works. To see how it works, we will look at the ..."
    }, {
      "title" : "Conventions",
      "uri" : "https://developer.arm.com/documentation/102274/2108/en/Introduction/Conventions",
      "printableUri" : "https://developer.arm.com/documentation/102274/2108/en/Introduction/Conventions",
      "clickUri" : "https://developer.arm.com/documentation/102274/2108/Introduction/Conventions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en/Introduction/Conventions",
      "excerpt" : "Denotes signal names. ... monospace underline Denotes a permitted abbreviation for a command or option. ... Conventions Arm NNmlneural networkartificial intelligence ecosystem",
      "firstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Build Arm NN custom backend plugins",
        "uri" : "https://developer.arm.com/documentation/102274/2108/en",
        "printableUri" : "https://developer.arm.com/documentation/102274/2108/en",
        "clickUri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Build Arm NN custom backend plugins Tutorial Revision: Version 21.08 Release information Issue Date Confidentiality Change 0100-01 31 October 2019 Non-Confidential First release 0100-02 25 August ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Build Arm NN custom backend plugins ",
          "document_number" : "102274",
          "document_version" : "2108",
          "content_type" : "Tutorial",
          "systopparent" : "4847363",
          "sysurihash" : "T2uOVrsOjAJ6GXg9",
          "urihash" : "T2uOVrsOjAJ6GXg9",
          "sysuri" : "https://developer.arm.com/documentation/102274/2108/en",
          "systransactionid" : 921730,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1630886400000,
          "topparentid" : 4847363,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1630936533000,
          "sysconcepts" : "arm ; Non-Confidential ; Confidentiality ; customers ; implementations ; written agreement ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "arm ; Non-Confidential ; Confidentiality ; customers ; implementations ; written agreement ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658312542000,
          "permanentid" : "73336afbd69fb92223e16958065e98c037b58d7587829e79f67229fa72ef",
          "syslanguage" : [ "English" ],
          "itemid" : "61361dd5674a052ae36c9aa1",
          "transactionid" : 921730,
          "title" : "Build Arm NN custom backend plugins ",
          "products" : [ "Arm NN" ],
          "date" : 1658312542000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Machine Learning", "Artificial intelligence", "Neural networks", "Open Source Software", "Linux" ],
          "document_id" : "102274:2108:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658312542120579694,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4670,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658312517699,
          "syssize" : 4670,
          "sysdate" : 1658312542000,
          "haslayout" : "1",
          "topparent" : "4847363",
          "label_version" : "21.08",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4847363,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "Learn how to write a custom backend for Arm NN.",
          "wordcount" : 326,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2108-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658312542000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102274/2108/?lang=en",
          "modified" : 1658312509000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658312542120579694,
          "uri" : "https://developer.arm.com/documentation/102274/2108/en",
          "syscollection" : "default"
        },
        "Title" : "Build Arm NN custom backend plugins",
        "Uri" : "https://developer.arm.com/documentation/102274/2108/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102274/2108/en",
        "ClickUri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Build Arm NN custom backend plugins Tutorial Revision: Version 21.08 Release information Issue Date Confidentiality Change 0100-01 31 October 2019 Non-Confidential First release 0100-02 25 August ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Conventions ",
        "document_number" : "102274",
        "document_version" : "2108",
        "content_type" : "Tutorial",
        "systopparent" : "4847363",
        "sysurihash" : "HhjlBFpLNE0oiRED",
        "urihash" : "HhjlBFpLNE0oiRED",
        "sysuri" : "https://developer.arm.com/documentation/102274/2108/en/Introduction/Conventions",
        "systransactionid" : 921730,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1630886400000,
        "topparentid" : 4847363,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1630936533000,
        "sysconcepts" : "Arm documentation ; typographical conventions ; meaning ; lists ; system failure ; monospace ; damage ; commands ; assembler syntax ; language keywords ; industry standard ; recommendation ; abbreviation ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4847363,
        "parentitem" : "61361dd5674a052ae36c9aa1",
        "concepts" : "Arm documentation ; typographical conventions ; meaning ; lists ; system failure ; monospace ; damage ; commands ; assembler syntax ; language keywords ; industry standard ; recommendation ; abbreviation ; subsections",
        "documenttype" : "html",
        "isattachment" : "4847363",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658312542000,
        "permanentid" : "c4197de47099070111215c62bf8d7e3f5402cac72b68c424360c016a921e",
        "syslanguage" : [ "English" ],
        "itemid" : "61361dd5674a052ae36c9aa4",
        "transactionid" : 921730,
        "title" : "Conventions ",
        "products" : [ "Arm NN" ],
        "date" : 1658312542000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Machine Learning", "Artificial intelligence", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102274:2108:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658312542048649189,
        "sysisattachment" : "4847363",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4847363,
        "size" : 2217,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102274/2108/Introduction/Conventions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658312517699,
        "syssize" : 2217,
        "sysdate" : 1658312542000,
        "haslayout" : "1",
        "topparent" : "4847363",
        "label_version" : "21.08",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4847363,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "Learn how to write a custom backend for Arm NN.",
        "wordcount" : 167,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2108-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658312542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102274/2108/Introduction/Conventions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102274/2108/Introduction/Conventions?lang=en",
        "modified" : 1658312509000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658312542048649189,
        "uri" : "https://developer.arm.com/documentation/102274/2108/en/Introduction/Conventions",
        "syscollection" : "default"
      },
      "Title" : "Conventions",
      "Uri" : "https://developer.arm.com/documentation/102274/2108/en/Introduction/Conventions",
      "PrintableUri" : "https://developer.arm.com/documentation/102274/2108/en/Introduction/Conventions",
      "ClickUri" : "https://developer.arm.com/documentation/102274/2108/Introduction/Conventions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en/Introduction/Conventions",
      "Excerpt" : "Denotes signal names. ... monospace underline Denotes a permitted abbreviation for a command or option. ... Conventions Arm NNmlneural networkartificial intelligence ecosystem",
      "FirstSentences" : "Conventions The following subsections describe conventions used in Arm documents. Glossary The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms."
    }, {
      "title" : "Deciding which backends to assign to each layer using the GetLayerSupport function",
      "uri" : "https://developer.arm.com/documentation/102274/2108/en/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function",
      "printableUri" : "https://developer.arm.com/documentation/102274/2108/en/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function",
      "clickUri" : "https://developer.arm.com/documentation/102274/2108/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function",
      "excerpt" : "Deciding which backends to assign to each layer using the GetLayerSupport function During optimization, Arm NN ... The IsLayer<x>Supported() functions indicate whether the backend supports the ...",
      "firstSentences" : "Deciding which backends to assign to each layer using the GetLayerSupport function During optimization, Arm NN must decide which layers are supported by the backend. The IsLayer<x>Supported() ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Build Arm NN custom backend plugins",
        "uri" : "https://developer.arm.com/documentation/102274/2108/en",
        "printableUri" : "https://developer.arm.com/documentation/102274/2108/en",
        "clickUri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "Build Arm NN custom backend plugins Tutorial Revision: Version 21.08 Release information Issue Date Confidentiality Change 0100-01 31 October 2019 Non-Confidential First release 0100-02 25 August ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Build Arm NN custom backend plugins ",
          "document_number" : "102274",
          "document_version" : "2108",
          "content_type" : "Tutorial",
          "systopparent" : "4847363",
          "sysurihash" : "T2uOVrsOjAJ6GXg9",
          "urihash" : "T2uOVrsOjAJ6GXg9",
          "sysuri" : "https://developer.arm.com/documentation/102274/2108/en",
          "systransactionid" : 921730,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1630886400000,
          "topparentid" : 4847363,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1630936533000,
          "sysconcepts" : "arm ; Non-Confidential ; Confidentiality ; customers ; implementations ; written agreement ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
          "concepts" : "arm ; Non-Confidential ; Confidentiality ; customers ; implementations ; written agreement ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1658312542000,
          "permanentid" : "73336afbd69fb92223e16958065e98c037b58d7587829e79f67229fa72ef",
          "syslanguage" : [ "English" ],
          "itemid" : "61361dd5674a052ae36c9aa1",
          "transactionid" : 921730,
          "title" : "Build Arm NN custom backend plugins ",
          "products" : [ "Arm NN" ],
          "date" : 1658312542000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiesprocessortype" : "AI and ML Processors",
          "navigationhierarchiestopics" : [ "Machine Learning", "Artificial intelligence", "Neural networks", "Open Source Software", "Linux" ],
          "document_id" : "102274:2108:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1658312542120579694,
          "navigationhierarchiescontenttype" : "Tutorial",
          "size" : 4670,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1658312517699,
          "syssize" : 4670,
          "sysdate" : 1658312542000,
          "haslayout" : "1",
          "topparent" : "4847363",
          "label_version" : "21.08",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4847363,
          "navigationhierarchiescategories" : [ "AI/ML" ],
          "content_description" : "Learn how to write a custom backend for Arm NN.",
          "wordcount" : 326,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "2108-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1658312542000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102274/2108/?lang=en",
          "modified" : 1658312509000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1658312542120579694,
          "uri" : "https://developer.arm.com/documentation/102274/2108/en",
          "syscollection" : "default"
        },
        "Title" : "Build Arm NN custom backend plugins",
        "Uri" : "https://developer.arm.com/documentation/102274/2108/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102274/2108/en",
        "ClickUri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "Build Arm NN custom backend plugins Tutorial Revision: Version 21.08 Release information Issue Date Confidentiality Change 0100-01 31 October 2019 Non-Confidential First release 0100-02 25 August ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Deciding which backends to assign to each layer using the GetLayerSupport function ",
        "document_number" : "102274",
        "document_version" : "2108",
        "content_type" : "Tutorial",
        "systopparent" : "4847363",
        "sysurihash" : "Z1sd8ykDjbuXdUMO",
        "urihash" : "Z1sd8ykDjbuXdUMO",
        "sysuri" : "https://developer.arm.com/documentation/102274/2108/en/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function",
        "systransactionid" : 921730,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1630886400000,
        "topparentid" : 4847363,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1630936533000,
        "sysconcepts" : "backends ; const TensorInfo ; bool CustomLayerSupport ; GetLayerSupport function ; input0 ; IsAdditionSupported ; Arm ; optimization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
        "attachmentparentid" : 4847363,
        "parentitem" : "61361dd5674a052ae36c9aa1",
        "concepts" : "backends ; const TensorInfo ; bool CustomLayerSupport ; GetLayerSupport function ; input0 ; IsAdditionSupported ; Arm ; optimization",
        "documenttype" : "html",
        "isattachment" : "4847363",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1658312542000,
        "permanentid" : "68593ffa218e0ec5f41121cb50014008d90be226ffa4b4f96c198646e7f4",
        "syslanguage" : [ "English" ],
        "itemid" : "61361dd5674a052ae36c9ab5",
        "transactionid" : 921730,
        "title" : "Deciding which backends to assign to each layer using the GetLayerSupport function ",
        "products" : [ "Arm NN" ],
        "date" : 1658312541000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiesprocessortype" : "AI and ML Processors",
        "navigationhierarchiestopics" : [ "Machine Learning", "Artificial intelligence", "Neural networks", "Open Source Software", "Linux" ],
        "document_id" : "102274:2108:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1658312541826236758,
        "sysisattachment" : "4847363",
        "navigationhierarchiescontenttype" : "Tutorial",
        "sysattachmentparentid" : 4847363,
        "size" : 861,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102274/2108/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1658312517683,
        "syssize" : 861,
        "sysdate" : 1658312541000,
        "haslayout" : "1",
        "topparent" : "4847363",
        "label_version" : "21.08",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4847363,
        "navigationhierarchiescategories" : [ "AI/ML" ],
        "content_description" : "Learn how to write a custom backend for Arm NN.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "2108-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1658312542000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102274/2108/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102274/2108/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function?lang=en",
        "modified" : 1658312509000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1658312541826236758,
        "uri" : "https://developer.arm.com/documentation/102274/2108/en/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function",
        "syscollection" : "default"
      },
      "Title" : "Deciding which backends to assign to each layer using the GetLayerSupport function",
      "Uri" : "https://developer.arm.com/documentation/102274/2108/en/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function",
      "PrintableUri" : "https://developer.arm.com/documentation/102274/2108/en/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function",
      "ClickUri" : "https://developer.arm.com/documentation/102274/2108/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en/Write-your-own-Arm-NN-backend-plugin/Deciding-which-backends-to-assign-to-each-layer-using-the-GetLayerSupport-function",
      "Excerpt" : "Deciding which backends to assign to each layer using the GetLayerSupport function During optimization, Arm NN ... The IsLayer<x>Supported() functions indicate whether the backend supports the ...",
      "FirstSentences" : "Deciding which backends to assign to each layer using the GetLayerSupport function During optimization, Arm NN must decide which layers are supported by the backend. The IsLayer<x>Supported() ..."
    } ],
    "totalNumberOfChildResults" : 23,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Build Arm NN custom backend plugins ",
      "document_number" : "102274",
      "document_version" : "2108",
      "content_type" : "Tutorial",
      "systopparent" : "4847363",
      "sysurihash" : "T2uOVrsOjAJ6GXg9",
      "urihash" : "T2uOVrsOjAJ6GXg9",
      "sysuri" : "https://developer.arm.com/documentation/102274/2108/en",
      "systransactionid" : 921730,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1630886400000,
      "topparentid" : 4847363,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1630936533000,
      "sysconcepts" : "arm ; Non-Confidential ; Confidentiality ; customers ; implementations ; written agreement ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8", "5eec6e84e24a5e02d07b25b0|5eec6e84e24a5e02d07b25b8" ],
      "concepts" : "arm ; Non-Confidential ; Confidentiality ; customers ; implementations ; written agreement ; export laws ; party patents ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1658312542000,
      "permanentid" : "73336afbd69fb92223e16958065e98c037b58d7587829e79f67229fa72ef",
      "syslanguage" : [ "English" ],
      "itemid" : "61361dd5674a052ae36c9aa1",
      "transactionid" : 921730,
      "title" : "Build Arm NN custom backend plugins ",
      "products" : [ "Arm NN" ],
      "date" : 1658312542000,
      "confidentiality" : "Non-Confidential",
      "navigationhierarchiesprocessortype" : "AI and ML Processors",
      "navigationhierarchiestopics" : [ "Machine Learning", "Artificial intelligence", "Neural networks", "Open Source Software", "Linux" ],
      "document_id" : "102274:2108:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "audience" : [ "Software Developers", "Application Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1658312542120579694,
      "navigationhierarchiescontenttype" : "Tutorial",
      "size" : 4670,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1658312517699,
      "syssize" : 4670,
      "sysdate" : 1658312542000,
      "haslayout" : "1",
      "topparent" : "4847363",
      "label_version" : "21.08",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4847363,
      "navigationhierarchiescategories" : [ "AI/ML" ],
      "content_description" : "Learn how to write a custom backend for Arm NN.",
      "wordcount" : 326,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning|Arm NN", "Machine Learning|Arm NN" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Arm NN", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "2108-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1658312542000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102274/2108/?lang=en",
      "modified" : 1658312509000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1658312542120579694,
      "uri" : "https://developer.arm.com/documentation/102274/2108/en",
      "syscollection" : "default"
    },
    "Title" : "Build Arm NN custom backend plugins",
    "Uri" : "https://developer.arm.com/documentation/102274/2108/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102274/2108/en",
    "ClickUri" : "https://developer.arm.com/documentation/102274/2108/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102274/2108/en",
    "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... (LES-PRE-20349) Confidentiality Status This document is Non-Confidential.",
    "FirstSentences" : "Build Arm NN custom backend plugins Tutorial Revision: Version 21.08 Release information Issue Date Confidentiality Change 0100-01 31 October 2019 Non-Confidential First release 0100-02 25 August ..."
  }, {
    "title" : "AMBA 3 AXI Protocol Checker Errata Notice",
    "uri" : "https://developer.arm.com/documentation/rlnc000229/a/en/pdf/Errata_BP062.pdf",
    "printableUri" : "https://developer.arm.com/documentation/rlnc000229/a/en/pdf/Errata_BP062.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed75565ca06a95ce53f9388",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/rlnc000229/a/en/pdf/Errata_BP062.pdf",
    "excerpt" : "Contents ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 1 ... ERRATA - DOCUMENTATION There are no Errata in this Category ... BP062-RLNC-000229 v2.0 ... ARM Errata Notice Non Confidential",
    "firstSentences" : "Date of Issue: 08 July 2009 ... ARM Errata Notice AMBA 3 AXI Protocol Checker Document Revision 2.0 AMBA 3 AXI Protocol Checker Errata Notice This document contains all errata known at the date of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA 3 AXI Protocol Checker Errata Notice",
      "uri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
      "printableUri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
      "clickUri" : "https://developer.arm.com/documentation/rlnc000229/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/rlnc000229/a/en",
      "excerpt" : "AMBA 3 AXI Protocol Checker Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA 3 AXI Protocol Checker Errata Notice This document is only available in a PDF version. Click Download to view. AMBA 3 AXI Protocol Checker Errata Notice AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA 3 AXI Protocol Checker Errata Notice ",
        "document_number" : "rlnc000229",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687379",
        "sysurihash" : "YbKzUIKwAMQ1BQu6",
        "urihash" : "YbKzUIKwAMQ1BQu6",
        "sysuri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1248051661000,
        "topparentid" : 3687379,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591170405000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080244000,
        "permanentid" : "a05ed375142b320753b4160aa518c6016ac9556fc16d88de1773bc839a5a",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed75565ca06a95ce53f9386",
        "transactionid" : 863669,
        "title" : "AMBA 3 AXI Protocol Checker Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1649080244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "rlnc000229:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080244922949334,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 161,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/rlnc000229/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080092496,
        "syssize" : 161,
        "sysdate" : 1649080244000,
        "haslayout" : "1",
        "topparent" : "3687379",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687379,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of AMBA 3 AXI Protocol Checker",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/rlnc000229/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/rlnc000229/a/?lang=en",
        "modified" : 1644856014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080244922949334,
        "uri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA 3 AXI Protocol Checker Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/rlnc000229/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/rlnc000229/a/en",
      "Excerpt" : "AMBA 3 AXI Protocol Checker Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA 3 AXI Protocol Checker Errata Notice This document is only available in a PDF version. Click Download to view. AMBA 3 AXI Protocol Checker Errata Notice AXI"
    },
    "childResults" : [ {
      "title" : "AMBA 3 AXI Protocol Checker Errata Notice",
      "uri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
      "printableUri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
      "clickUri" : "https://developer.arm.com/documentation/rlnc000229/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/rlnc000229/a/en",
      "excerpt" : "AMBA 3 AXI Protocol Checker Errata Notice This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "AMBA 3 AXI Protocol Checker Errata Notice This document is only available in a PDF version. Click Download to view. AMBA 3 AXI Protocol Checker Errata Notice AXI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA 3 AXI Protocol Checker Errata Notice ",
        "document_number" : "rlnc000229",
        "document_version" : "a",
        "content_type" : "Product Errata Notice",
        "systopparent" : "3687379",
        "sysurihash" : "YbKzUIKwAMQ1BQu6",
        "urihash" : "YbKzUIKwAMQ1BQu6",
        "sysuri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1248051661000,
        "topparentid" : 3687379,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1591170405000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080244000,
        "permanentid" : "a05ed375142b320753b4160aa518c6016ac9556fc16d88de1773bc839a5a",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed75565ca06a95ce53f9386",
        "transactionid" : 863669,
        "title" : "AMBA 3 AXI Protocol Checker Errata Notice ",
        "products" : [ "AXI" ],
        "date" : 1649080244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "rlnc000229:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080244922949334,
        "navigationhierarchiescontenttype" : "Product Errata Notice",
        "size" : 161,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/rlnc000229/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080092496,
        "syssize" : 161,
        "sysdate" : 1649080244000,
        "haslayout" : "1",
        "topparent" : "3687379",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3687379,
        "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of AMBA 3 AXI Protocol Checker",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/rlnc000229/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/rlnc000229/a/?lang=en",
        "modified" : 1644856014000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080244922949334,
        "uri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA 3 AXI Protocol Checker Errata Notice",
      "Uri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/rlnc000229/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/rlnc000229/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/rlnc000229/a/en",
      "Excerpt" : "AMBA 3 AXI Protocol Checker Errata Notice This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "AMBA 3 AXI Protocol Checker Errata Notice This document is only available in a PDF version. Click Download to view. AMBA 3 AXI Protocol Checker Errata Notice AXI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA 3 AXI Protocol Checker Errata Notice ",
      "document_number" : "rlnc000229",
      "document_version" : "a",
      "content_type" : "Product Errata Notice",
      "systopparent" : "3687379",
      "sysauthor" : "jclayton",
      "sysurihash" : "LDH8XggKAmiÃ°yTwf",
      "urihash" : "LDH8XggKAmiÃ°yTwf",
      "sysuri" : "https://developer.arm.com/documentation/rlnc000229/a/en/pdf/Errata_BP062.pdf",
      "systransactionid" : 863669,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1248051661000,
      "topparentid" : 3687379,
      "numberofpages" : 11,
      "sysconcepts" : "majority of applications ; levels of severity ; errata ; comments ; limitations ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice ; implications of the erratum",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|61fbee4864f5eb34d83f5be5" ],
      "attachmentparentid" : 3687379,
      "parentitem" : "5ed75565ca06a95ce53f9386",
      "concepts" : "majority of applications ; levels of severity ; errata ; comments ; limitations ; ARM ; specified features ; General suggestion ; concise explanation ; supplier giving ; warranties implied ; continuous developments ; copyright holder ; material form ; proprietary notice ; implications of the erratum",
      "documenttype" : "pdf",
      "isattachment" : "3687379",
      "sysindexeddate" : 1649080247000,
      "permanentid" : "11d966432b4368672f359365fc051d5351d3a05a85932c3004d77fd01ca2",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed75565ca06a95ce53f9388",
      "transactionid" : 863669,
      "title" : "AMBA 3 AXI Protocol Checker Errata Notice ",
      "date" : 1649080247000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "rlnc000229:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080247384093525,
      "sysisattachment" : "3687379",
      "navigationhierarchiescontenttype" : "Product Errata Notice",
      "sysattachmentparentid" : 3687379,
      "size" : 61275,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed75565ca06a95ce53f9388",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080093692,
      "syssize" : 61275,
      "sysdate" : 1649080247000,
      "topparent" : "3687379",
      "author" : "jclayton",
      "label_version" : "r0p1",
      "systopparentid" : 3687379,
      "content_description" : "This document contains all errata known at the date of issue in releases up to and including revision r0p1 of AMBA 3 AXI Protocol Checker",
      "wordcount" : 251,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA|AXI" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AXI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080247000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed75565ca06a95ce53f9388",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080247384093525,
      "uri" : "https://developer.arm.com/documentation/rlnc000229/a/en/pdf/Errata_BP062.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA 3 AXI Protocol Checker Errata Notice",
    "Uri" : "https://developer.arm.com/documentation/rlnc000229/a/en/pdf/Errata_BP062.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/rlnc000229/a/en/pdf/Errata_BP062.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed75565ca06a95ce53f9388",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/rlnc000229/a/en/pdf/Errata_BP062.pdf",
    "Excerpt" : "Contents ... ERRATA SUMMARY TABLE ... ERRATA - CATEGORY 1 ... ERRATA - DOCUMENTATION There are no Errata in this Category ... BP062-RLNC-000229 v2.0 ... ARM Errata Notice Non Confidential",
    "FirstSentences" : "Date of Issue: 08 July 2009 ... ARM Errata Notice AMBA 3 AXI Protocol Checker Document Revision 2.0 AMBA 3 AXI Protocol Checker Errata Notice This document contains all errata known at the date of ..."
  }, {
    "title" : "When running RESIZE_BILINEAR operator on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation?",
    "uri" : "https://developer.arm.com/documentation/ka002158/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka002158/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka002158/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka002158/1-0/en",
    "excerpt" : "Article ID: KA002158 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 ... However, due to implementation changes in the kernel in version 2.3, it is not bit-exact ... KBA",
    "firstSentences" : "Article ID: KA002158 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Answer The RESIZE_BILINEAR operator will be converted by Vela to ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "When running RESIZE_BILINEAR operator on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation? ",
      "document_number" : "ka002158",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4949148",
      "sysurihash" : "OFHqÃ°zw9C3z2DvU5",
      "urihash" : "OFHqÃ°zw9C3z2DvU5",
      "sysuri" : "https://developer.arm.com/documentation/ka002158/1-0/en",
      "systransactionid" : 863669,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1626355687000,
      "topparentid" : 4949148,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1626355808000,
      "sysconcepts" : "kernel ; tensorflow ; pull ; output bit-exact ; Ethos-U NPU ; BILINEAR operator ; running RESIZE ; Vela",
      "navigationhierarchies" : [ "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "60368534d6f3ea0b00e84794|5fae4ae0cd74e712c44971f8", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fae4ae0cd74e712c44971f8", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "60368534d6f3ea0b00e84794|5fbba0898e527a03a85ed21b", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba0898e527a03a85ed21b", "5eec6e84e24a5e02d07b25b0|5fbba0868e527a03a85ed219|5fbba087cd74e712c449720f" ],
      "concepts" : "kernel ; tensorflow ; pull ; output bit-exact ; Ethos-U NPU ; BILINEAR operator ; running RESIZE ; Vela",
      "documenttype" : "html",
      "sysindexeddate" : 1649080247000,
      "permanentid" : "c38c9e63847a3db1d890cb141c32fd88404d8abd123473dbbfad5b844610",
      "syslanguage" : [ "English" ],
      "itemid" : "60f038603d73a34b640e0dc8",
      "transactionid" : 863669,
      "title" : "When running RESIZE_BILINEAR operator on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation? ",
      "products" : [ "Ethos-U55", "Ethos-U65", "ML004", "ML005", "ML006" ],
      "date" : 1649080247000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka002158:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080247077476799,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 934,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka002158/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080070676,
      "syssize" : 934,
      "sysdate" : 1649080247000,
      "haslayout" : "1",
      "topparent" : "4949148",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4949148,
      "content_description" : "Knowledge Base Article",
      "wordcount" : 87,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Machine Learning|Ethos-U|Ethos-U55", "Ethos NPUs|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "Machine Learning|Ethos-U|Ethos-U65", "Ethos NPUs|Ethos-U65", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Machine Learning|Ethos-U|Ethos-U Functional Model" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "IP Products|Processors|Machine Learning|Ethos-U", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U55", "IP Products|Processors|Machine Learning|Ethos-U|Ethos-U65", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "6",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080247000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka002158/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka002158/1-0/?lang=en",
      "modified" : 1626355808000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080247077476799,
      "uri" : "https://developer.arm.com/documentation/ka002158/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "When running RESIZE_BILINEAR operator on the Ethos-U NPU, is the output bit-exact when compared to TensorFlow Lite reference kernel implementation?",
    "Uri" : "https://developer.arm.com/documentation/ka002158/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka002158/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka002158/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka002158/1-0/en",
    "Excerpt" : "Article ID: KA002158 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 ... However, due to implementation changes in the kernel in version 2.3, it is not bit-exact ... KBA",
    "FirstSentences" : "Article ID: KA002158 Applies To: Ethos-U, Ethos-U Functional Model, Ethos-U55, Ethos-U65 Confidentiality: Customer Non-confidential Answer The RESIZE_BILINEAR operator will be converted by Vela to ..."
  }, {
    "title" : "Is AMBA Design Kit (Bridges and Muxes) compatible with Cortex-M3?",
    "uri" : "https://developer.arm.com/documentation/ka001296/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001296/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001296/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001296/1-0/en",
    "excerpt" : "Document available to partners who have purchased this product.",
    "firstSentences" : "Document available to partners who have purchased this product.",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Is AMBA Design Kit (Bridges and Muxes) compatible with Cortex-M3? ",
      "document_number" : "ka001296",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "3703402",
      "sysurihash" : "4zEcvttroI0AKOqE",
      "urihash" : "4zEcvttroI0AKOqE",
      "sysuri" : "https://developer.arm.com/documentation/ka001296/1-0/en",
      "systransactionid" : 863669,
      "is_confidential" : 1,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1592551377000,
      "topparentid" : 3703402,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1592551404000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259c", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e97e24a5e02d07b25c1", "5eec6e36e24a5e02d07b2557|5eec6e97e24a5e02d07b25c0|5eec6e98e24a5e02d07b25c3", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "documenttype" : "html",
      "sysindexeddate" : 1649080242000,
      "permanentid" : "ee6c28c4870539743ddab3bea285636215f2f14bdc1f6f90cddbfa05d109",
      "syslanguage" : [ "English" ],
      "itemid" : "5eec67ecda31d24fb7ea9463",
      "transactionid" : 863669,
      "title" : "Is AMBA Design Kit (Bridges and Muxes) compatible with Cortex-M3? ",
      "products" : [ "BP010", "AT420", "AT421", "AT422", "AT423", "AT424", "AT427-GRP", "AT427", "AT428", "AT425-GRP", "AT425", "AT520", "AT522", "AT527-GRP", "AT527", "AT528", "AT521", "AT521-GRP", "AT521-GRP" ],
      "date" : 1649080242000,
      "confidentiality" : "Confidential",
      "document_id" : "ka001296:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080242784556115,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 63,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001296/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080086315,
      "syssize" : 63,
      "sysdate" : 1649080242000,
      "haslayout" : "1",
      "topparent" : "3703402",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3703402,
      "wordcount" : 9,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "IP Products|Processors|Cortex-M|Cortex-M3", "Cortex-M|Cortex-M3", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4", "IP Products|Processors|Cortex-M|Cortex-M3", "IP Products|DesignStart", "IP Products|DesignStart|Eval", "IP Products|DesignStart|Pro", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "1.1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080242000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001296/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001296/1-0/?lang=en",
      "modified" : 1592551404000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080242784556115,
      "uri" : "https://developer.arm.com/documentation/ka001296/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is AMBA Design Kit (Bridges and Muxes) compatible with Cortex-M3?",
    "Uri" : "https://developer.arm.com/documentation/ka001296/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001296/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001296/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001296/1-0/en",
    "Excerpt" : "Document available to partners who have purchased this product.",
    "FirstSentences" : "Document available to partners who have purchased this product."
  }, {
    "title" : "Summary of Joystick Interface Registers",
    "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/summary-of-joystick-interface-registers",
    "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/summary-of-joystick-interface-registers",
    "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/programmer-s-model/summary-of-joystick-interface-registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/summary-of-joystick-interface-registers",
    "excerpt" : "Summary of Joystick Interface Registers Offset Type Width Reset Value Name Description 0x00 R\\/W 8 0x0F ... JOYCLKDIV Reference Clock Divisor Value Summary of Joystick Interface Registers AMBA",
    "firstSentences" : "Summary of Joystick Interface Registers Offset Type Width Reset Value Name Description 0x00 R\\/W 8 0x0F JOYINTC Joystick Interrupt Control Register 0x04 R\\/W 8 0x0 JOYSTAT Joystick Status Register ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Joystick Interface Data Sheet Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
      "excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Joystick Interface Data Sheet Data Sheet ",
        "document_number" : "ddi0094",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "3483182",
        "sysurihash" : "2yÃ°0vpÃ±OqS0dbEgy",
        "urihash" : "2yÃ°0vpÃ±OqS0dbEgy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "systransactionid" : 864205,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178811109000,
        "topparentid" : 3483182,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372307000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649145971000,
        "permanentid" : "3cbb3e79681aa44700529914e88e6ce93ae9572fac6edc10d9d327522e94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ed388295d1e18d36a86",
        "transactionid" : 864205,
        "title" : "Joystick Interface Data Sheet Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649145971000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0094:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145971249549464,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1793,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145747438,
        "syssize" : 1793,
        "sysdate" : 1649145971000,
        "haslayout" : "1",
        "topparent" : "3483182",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483182,
        "content_description" : "Datasheet providing key information for the Joystick Interface.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145971000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0094/a/?lang=en",
        "modified" : 1638964667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145971249549464,
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "syscollection" : "default"
      },
      "Title" : "Joystick Interface Data Sheet Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
      "Excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Internal Signals",
      "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals/internal-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals/internal-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface-signals/internal-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals/internal-signals",
      "excerpt" : "Internal Signals This table describes the internal signals. Name Type Source\\/Destination Description ATOD[3:0] Input Pads Analogue comparator inputs. ... Internal Signals AMBA",
      "firstSentences" : "Internal Signals This table describes the internal signals. Name Type Source\\/Destination Description ATOD[3:0] Input Pads Analogue comparator inputs. ATODIref Input Pad Comparator current reference.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Joystick Interface Data Sheet Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Joystick Interface Data Sheet Data Sheet ",
          "document_number" : "ddi0094",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "3483182",
          "sysurihash" : "2yÃ°0vpÃ±OqS0dbEgy",
          "urihash" : "2yÃ°0vpÃ±OqS0dbEgy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "systransactionid" : 864205,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178811109000,
          "topparentid" : 3483182,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372307000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649145971000,
          "permanentid" : "3cbb3e79681aa44700529914e88e6ce93ae9572fac6edc10d9d327522e94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1ed388295d1e18d36a86",
          "transactionid" : 864205,
          "title" : "Joystick Interface Data Sheet Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649145971000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0094:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145971249549464,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1793,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145747438,
          "syssize" : 1793,
          "sysdate" : 1649145971000,
          "haslayout" : "1",
          "topparent" : "3483182",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483182,
          "content_description" : "Datasheet providing key information for the Joystick Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145971000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0094/a/?lang=en",
          "modified" : 1638964667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145971249549464,
          "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "syscollection" : "default"
        },
        "Title" : "Joystick Interface Data Sheet Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "Excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Internal Signals ",
        "document_number" : "ddi0094",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "3483182",
        "sysurihash" : "Jy8paSt32Ã±urA7Rc",
        "urihash" : "Jy8paSt32Ã±urA7Rc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals/internal-signals",
        "systransactionid" : 864205,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178811109000,
        "topparentid" : 3483182,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372307000,
        "sysconcepts" : "Input Pad Comparator ; reference",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3483182,
        "parentitem" : "5e8e1ed388295d1e18d36a86",
        "concepts" : "Input Pad Comparator ; reference",
        "documenttype" : "html",
        "isattachment" : "3483182",
        "sysindexeddate" : 1649145974000,
        "permanentid" : "1c83394f4de6069523ccb49def07a305b8e6c77d81f6fe2868652fe2f2b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ed388295d1e18d36a8d",
        "transactionid" : 864205,
        "title" : "Internal Signals ",
        "products" : [ "AMBA" ],
        "date" : 1649145974000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0094:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145974387447757,
        "sysisattachment" : "3483182",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 3483182,
        "size" : 684,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface-signals/internal-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145747438,
        "syssize" : 684,
        "sysdate" : 1649145974000,
        "haslayout" : "1",
        "topparent" : "3483182",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483182,
        "content_description" : "Datasheet providing key information for the Joystick Interface.",
        "wordcount" : 52,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145974000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface-signals/internal-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0094/a/joystick-interface-signals/internal-signals?lang=en",
        "modified" : 1638964667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145974387447757,
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals/internal-signals",
        "syscollection" : "default"
      },
      "Title" : "Internal Signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals/internal-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals/internal-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface-signals/internal-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface-signals/internal-signals",
      "Excerpt" : "Internal Signals This table describes the internal signals. Name Type Source\\/Destination Description ATOD[3:0] Input Pads Analogue comparator inputs. ... Internal Signals AMBA",
      "FirstSentences" : "Internal Signals This table describes the internal signals. Name Type Source\\/Destination Description ATOD[3:0] Input Pads Analogue comparator inputs. ATODIref Input Pad Comparator current reference."
    }, {
      "title" : "About the Joystick Interface",
      "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface/about-the-joystick-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface/about-the-joystick-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface/about-the-joystick-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface/about-the-joystick-interface",
      "excerpt" : "About the Joystick Interface The joystick interface is an AMBA slave module which connects to the ... For more information about AMBA, please refer to the AMBA Specification (ARM IHI 0001).",
      "firstSentences" : "About the Joystick Interface The joystick interface is an AMBA slave module which connects to the Advanced Peripheral Bus (APB). For more information about AMBA, please refer to the AMBA ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Joystick Interface Data Sheet Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Joystick Interface Data Sheet Data Sheet ",
          "document_number" : "ddi0094",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "3483182",
          "sysurihash" : "2yÃ°0vpÃ±OqS0dbEgy",
          "urihash" : "2yÃ°0vpÃ±OqS0dbEgy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "systransactionid" : 864205,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178811109000,
          "topparentid" : 3483182,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372307000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649145971000,
          "permanentid" : "3cbb3e79681aa44700529914e88e6ce93ae9572fac6edc10d9d327522e94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1ed388295d1e18d36a86",
          "transactionid" : 864205,
          "title" : "Joystick Interface Data Sheet Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649145971000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0094:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145971249549464,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1793,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145747438,
          "syssize" : 1793,
          "sysdate" : 1649145971000,
          "haslayout" : "1",
          "topparent" : "3483182",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483182,
          "content_description" : "Datasheet providing key information for the Joystick Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145971000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0094/a/?lang=en",
          "modified" : 1638964667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145971249549464,
          "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "syscollection" : "default"
        },
        "Title" : "Joystick Interface Data Sheet Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "Excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the Joystick Interface ",
        "document_number" : "ddi0094",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "3483182",
        "sysurihash" : "FZSYH8hcpsZGLnK3",
        "urihash" : "FZSYH8hcpsZGLnK3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface/about-the-joystick-interface",
        "systransactionid" : 864205,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178811109000,
        "topparentid" : 3483182,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372307000,
        "sysconcepts" : "joystick interface ; Peripheral Bus ; slave module ; APB",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3483182,
        "parentitem" : "5e8e1ed388295d1e18d36a86",
        "concepts" : "joystick interface ; Peripheral Bus ; slave module ; APB",
        "documenttype" : "html",
        "isattachment" : "3483182",
        "sysindexeddate" : 1649145974000,
        "permanentid" : "d448528df741a3e10efcd7981152e1fcd61399c37e8e1f9ab1f297e8b02d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ed388295d1e18d36a89",
        "transactionid" : 864205,
        "title" : "About the Joystick Interface ",
        "products" : [ "AMBA" ],
        "date" : 1649145974000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0094:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145974323744448,
        "sysisattachment" : "3483182",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 3483182,
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface/about-the-joystick-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145747438,
        "syssize" : 250,
        "sysdate" : 1649145974000,
        "haslayout" : "1",
        "topparent" : "3483182",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483182,
        "content_description" : "Datasheet providing key information for the Joystick Interface.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145974000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface/about-the-joystick-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0094/a/joystick-interface/about-the-joystick-interface?lang=en",
        "modified" : 1638964667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145974323744448,
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface/about-the-joystick-interface",
        "syscollection" : "default"
      },
      "Title" : "About the Joystick Interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface/about-the-joystick-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface/about-the-joystick-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/joystick-interface/about-the-joystick-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/joystick-interface/about-the-joystick-interface",
      "Excerpt" : "About the Joystick Interface The joystick interface is an AMBA slave module which connects to the ... For more information about AMBA, please refer to the AMBA Specification (ARM IHI 0001).",
      "FirstSentences" : "About the Joystick Interface The joystick interface is an AMBA slave module which connects to the Advanced Peripheral Bus (APB). For more information about AMBA, please refer to the AMBA ..."
    }, {
      "title" : "Joystick Register Descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/joystick-register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/joystick-register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/programmer-s-model/joystick-register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/joystick-register-descriptions",
      "excerpt" : "Bit Name Function 7:4 R[3:0] Interrupt request state for channels 4 to 1 3:0 S[3:0] Stop flags for ... Bit Name Function 15:0 CNT(n) Counter output state JOYCLKDIV [6] (+0x01C) Joystick ...",
      "firstSentences" : "Joystick Register Descriptions JOYINTC [8] (+0x000) Joystick interrupt control register The Interrupt Control register is provided so that various combinations of channels can generate the final ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Joystick Interface Data Sheet Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Joystick Interface Data Sheet Data Sheet ",
          "document_number" : "ddi0094",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "3483182",
          "sysurihash" : "2yÃ°0vpÃ±OqS0dbEgy",
          "urihash" : "2yÃ°0vpÃ±OqS0dbEgy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "systransactionid" : 864205,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178811109000,
          "topparentid" : 3483182,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372307000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649145971000,
          "permanentid" : "3cbb3e79681aa44700529914e88e6ce93ae9572fac6edc10d9d327522e94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1ed388295d1e18d36a86",
          "transactionid" : 864205,
          "title" : "Joystick Interface Data Sheet Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649145971000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0094:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145971249549464,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1793,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145747438,
          "syssize" : 1793,
          "sysdate" : 1649145971000,
          "haslayout" : "1",
          "topparent" : "3483182",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483182,
          "content_description" : "Datasheet providing key information for the Joystick Interface.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145971000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0094/a/?lang=en",
          "modified" : 1638964667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145971249549464,
          "uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
          "syscollection" : "default"
        },
        "Title" : "Joystick Interface Data Sheet Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en",
        "Excerpt" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Joystick Interface Data Sheet Data Sheet Copyright 1996, 1998 ARM limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Joystick Register Descriptions ",
        "document_number" : "ddi0094",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "3483182",
        "sysurihash" : "Wv62HÃ±LEl7wUaMRS",
        "urihash" : "Wv62HÃ±LEl7wUaMRS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/joystick-register-descriptions",
        "systransactionid" : 864205,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178811109000,
        "topparentid" : 3483182,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372307000,
        "sysconcepts" : "Control register ; channels ; flag ; comparators ; counters ; transistors ; conversion cycle ; requests ; resetting ; converter ; external capacitor ; increment",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 3483182,
        "parentitem" : "5e8e1ed388295d1e18d36a86",
        "concepts" : "Control register ; channels ; flag ; comparators ; counters ; transistors ; conversion cycle ; requests ; resetting ; converter ; external capacitor ; increment",
        "documenttype" : "html",
        "isattachment" : "3483182",
        "sysindexeddate" : 1649145973000,
        "permanentid" : "5830c9e429887c1e5574739d405e3fe985deb81f75ccf45eec42777c38ae",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1ed388295d1e18d36a95",
        "transactionid" : 864205,
        "title" : "Joystick Register Descriptions ",
        "products" : [ "AMBA" ],
        "date" : 1649145973000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0094:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145973806882340,
        "sysisattachment" : "3483182",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 3483182,
        "size" : 3683,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/programmer-s-model/joystick-register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145747438,
        "syssize" : 3683,
        "sysdate" : 1649145973000,
        "haslayout" : "1",
        "topparent" : "3483182",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483182,
        "content_description" : "Datasheet providing key information for the Joystick Interface.",
        "wordcount" : 220,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145973000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/programmer-s-model/joystick-register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0094/a/programmer-s-model/joystick-register-descriptions?lang=en",
        "modified" : 1638964667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145973806882340,
        "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/joystick-register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Joystick Register Descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/joystick-register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/joystick-register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/programmer-s-model/joystick-register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/joystick-register-descriptions",
      "Excerpt" : "Bit Name Function 7:4 R[3:0] Interrupt request state for channels 4 to 1 3:0 S[3:0] Stop flags for ... Bit Name Function 15:0 CNT(n) Counter output state JOYCLKDIV [6] (+0x01C) Joystick ...",
      "FirstSentences" : "Joystick Register Descriptions JOYINTC [8] (+0x000) Joystick interrupt control register The Interrupt Control register is provided so that various combinations of channels can generate the final ..."
    } ],
    "totalNumberOfChildResults" : 21,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Summary of Joystick Interface Registers ",
      "document_number" : "ddi0094",
      "document_version" : "a",
      "content_type" : "Datasheet",
      "systopparent" : "3483182",
      "sysurihash" : "phTTzE7BMT9Ddpdb",
      "urihash" : "phTTzE7BMT9Ddpdb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/summary-of-joystick-interface-registers",
      "systransactionid" : 864205,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1178811109000,
      "topparentid" : 3483182,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372307000,
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 3483182,
      "parentitem" : "5e8e1ed388295d1e18d36a86",
      "documenttype" : "html",
      "isattachment" : "3483182",
      "sysindexeddate" : 1649145974000,
      "permanentid" : "ec83cf7a20c0f5bbcfdb8884264ee592fc8843134f27c5f026092ff4b868",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1ed388295d1e18d36a94",
      "transactionid" : 864205,
      "title" : "Summary of Joystick Interface Registers ",
      "products" : [ "AMBA" ],
      "date" : 1649145974000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0094:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145974882170773,
      "sysisattachment" : "3483182",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 3483182,
      "size" : 587,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0094/a/programmer-s-model/summary-of-joystick-interface-registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145747438,
      "syssize" : 587,
      "sysdate" : 1649145974000,
      "haslayout" : "1",
      "topparent" : "3483182",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3483182,
      "content_description" : "Datasheet providing key information for the Joystick Interface.",
      "wordcount" : 49,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145974000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0094/a/programmer-s-model/summary-of-joystick-interface-registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0094/a/programmer-s-model/summary-of-joystick-interface-registers?lang=en",
      "modified" : 1638964667000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145974882170773,
      "uri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/summary-of-joystick-interface-registers",
      "syscollection" : "default"
    },
    "Title" : "Summary of Joystick Interface Registers",
    "Uri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/summary-of-joystick-interface-registers",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/summary-of-joystick-interface-registers",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0094/a/programmer-s-model/summary-of-joystick-interface-registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0094/a/en/programmer-s-model/summary-of-joystick-interface-registers",
    "Excerpt" : "Summary of Joystick Interface Registers Offset Type Width Reset Value Name Description 0x00 R\\/W 8 0x0F ... JOYCLKDIV Reference Clock Divisor Value Summary of Joystick Interface Registers AMBA",
    "FirstSentences" : "Summary of Joystick Interface Registers Offset Type Width Reset Value Name Description 0x00 R\\/W 8 0x0F JOYINTC Joystick Interrupt Control Register 0x04 R\\/W 8 0x0 JOYSTAT Joystick Status Register ..."
  }, {
    "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
    "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/pdf/DDI0083.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/pdf/DDI0083.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1b83fd977155116a43ae",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/pdf/DDI0083.pdf",
    "excerpt" : "1.2 ... 1.4 ... 1.5 ... About the AMBA IEEE1284 Parallel Port Interface ... 1-2 Signal description ... 1-3 Functional description ... 1-9 Programmerâs model ... 1-15 Test registers ... 1-23",
    "firstSentences" : "AMBA IEEE1284 Parallel Port Interface Copyright Â© 1997 ARM Limited. All rights reserved. ARM DDI 0083A Data Sheet ii AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright Â© 1997 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
      "excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
        "document_number" : "ddi0083",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4876992",
        "sysurihash" : "3zR0pHKvOkjctNÃ°7",
        "urihash" : "3zR0pHKvOkjctNÃ°7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375468000,
        "topparentid" : 4876992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371459000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084394000,
        "permanentid" : "d36827f8caf17887af4a24f2f6dcc19cd6a644b1ca706ef01538fe8052af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1b83fd977155116a4388",
        "transactionid" : 863754,
        "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649084394000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0083:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084394226665752,
        "navigationhierarchiescontenttype" : "Datasheet",
        "size" : 1805,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084290330,
        "syssize" : 1805,
        "sysdate" : 1649084394000,
        "haslayout" : "1",
        "topparent" : "4876992",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876992,
        "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084394000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0083/a/?lang=en",
        "modified" : 1638964298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084394226665752,
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
      "Excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
      "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet",
      "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet",
      "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet",
      "excerpt" : "Chapter 1. AMBA IEEE1284 Parallel Port Interface Data Sheet This document describes the AMBA ... It contains the following sections: About the AMBA IEEE1284 Parallel Port Interface Signal ...",
      "firstSentences" : "Chapter 1. AMBA IEEE1284 Parallel Port Interface Data Sheet This document describes the AMBA IEEE1284 Parallel Port Interface. It contains the following sections: About the AMBA IEEE1284 Parallel ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "document_number" : "ddi0083",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "4876992",
          "sysurihash" : "3zR0pHKvOkjctNÃ°7",
          "urihash" : "3zR0pHKvOkjctNÃ°7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375468000,
          "topparentid" : 4876992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371459000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084394000,
          "permanentid" : "d36827f8caf17887af4a24f2f6dcc19cd6a644b1ca706ef01538fe8052af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1b83fd977155116a4388",
          "transactionid" : 863754,
          "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649084394000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0083:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084394226665752,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084290330,
          "syssize" : 1805,
          "sysdate" : 1649084394000,
          "haslayout" : "1",
          "topparent" : "4876992",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876992,
          "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084394000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0083/a/?lang=en",
          "modified" : 1638964298000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084394226665752,
          "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "Excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
        "document_number" : "ddi0083",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4876992",
        "sysurihash" : "pKIPA6twv1Xhvzqq",
        "urihash" : "pKIPA6twv1Xhvzqq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375468000,
        "topparentid" : 4876992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371459000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876992,
        "parentitem" : "5e8e1b83fd977155116a4388",
        "documenttype" : "html",
        "isattachment" : "4876992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084391000,
        "permanentid" : "0762548540b85ccf7a38ad035f5bbb45b84212b5a0b2c21caeac2dfde7ae",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1b83fd977155116a438a",
        "transactionid" : 863754,
        "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
        "products" : [ "AMBA" ],
        "date" : 1649084391000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0083:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084391205952593,
        "sysisattachment" : "4876992",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876992,
        "size" : 341,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084290330,
        "syssize" : 341,
        "sysdate" : 1649084391000,
        "haslayout" : "1",
        "topparent" : "4876992",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876992,
        "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084391000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet?lang=en",
        "modified" : 1638964298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084391205952593,
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet",
        "syscollection" : "default"
      },
      "Title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
      "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet",
      "Excerpt" : "Chapter 1. AMBA IEEE1284 Parallel Port Interface Data Sheet This document describes the AMBA ... It contains the following sections: About the AMBA IEEE1284 Parallel Port Interface Signal ...",
      "FirstSentences" : "Chapter 1. AMBA IEEE1284 Parallel Port Interface Data Sheet This document describes the AMBA IEEE1284 Parallel Port Interface. It contains the following sections: About the AMBA IEEE1284 Parallel ..."
    }, {
      "title" : "Communication sequence",
      "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence",
      "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence",
      "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence",
      "excerpt" : "If Nibble or Byte Mode was requested and the peripheral responds correctly, but no peripheral- ... an immediate abort, with no guarantee of interface integrity. ... Communication sequence AMBA",
      "firstSentences" : "Communication sequence Hosts may re-initialize the interface at any time by asserting nInit LOW in conjunction with nSelectIn LOW. Resetting the interface may also reset the peripheral. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "document_number" : "ddi0083",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "4876992",
          "sysurihash" : "3zR0pHKvOkjctNÃ°7",
          "urihash" : "3zR0pHKvOkjctNÃ°7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375468000,
          "topparentid" : 4876992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371459000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084394000,
          "permanentid" : "d36827f8caf17887af4a24f2f6dcc19cd6a644b1ca706ef01538fe8052af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1b83fd977155116a4388",
          "transactionid" : 863754,
          "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649084394000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0083:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084394226665752,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084290330,
          "syssize" : 1805,
          "sysdate" : 1649084394000,
          "haslayout" : "1",
          "topparent" : "4876992",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876992,
          "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084394000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0083/a/?lang=en",
          "modified" : 1638964298000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084394226665752,
          "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "Excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Communication sequence ",
        "document_number" : "ddi0083",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4876992",
        "sysurihash" : "L6mQbFM5nODx0VHu",
        "urihash" : "L6mQbFM5nODx0VHu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375468000,
        "topparentid" : 4876992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371459000,
        "sysconcepts" : "Compatibility Mode ; peripherals ; host ; interface ; nSelectIn LOW ; capabilities ; nInit ; sequence ; communication ; reverse channel ; IEEE1284 compliant ; types of termination ; output buffer ; set nAutoFd ; renegotiate ; conjunction",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876992,
        "parentitem" : "5e8e1b83fd977155116a4388",
        "concepts" : "Compatibility Mode ; peripherals ; host ; interface ; nSelectIn LOW ; capabilities ; nInit ; sequence ; communication ; reverse channel ; IEEE1284 compliant ; types of termination ; output buffer ; set nAutoFd ; renegotiate ; conjunction",
        "documenttype" : "html",
        "isattachment" : "4876992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084391000,
        "permanentid" : "52c13d1739e85165163f005baa2fe3ffdf6be872c169f02bb2c44b70374e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1b83fd977155116a4396",
        "transactionid" : 863754,
        "title" : "Communication sequence ",
        "products" : [ "AMBA" ],
        "date" : 1649084391000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0083:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084391301680889,
        "sysisattachment" : "4876992",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876992,
        "size" : 3555,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084290330,
        "syssize" : 3555,
        "sysdate" : 1649084391000,
        "haslayout" : "1",
        "topparent" : "4876992",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876992,
        "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
        "wordcount" : 172,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084391000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence?lang=en",
        "modified" : 1638964298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084391301680889,
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence",
        "syscollection" : "default"
      },
      "Title" : "Communication sequence",
      "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/functional-description/communication-sequence",
      "Excerpt" : "If Nibble or Byte Mode was requested and the peripheral responds correctly, but no peripheral- ... an immediate abort, with no guarantee of interface integrity. ... Communication sequence AMBA",
      "FirstSentences" : "Communication sequence Hosts may re-initialize the interface at any time by asserting nInit LOW in conjunction with nSelectIn LOW. Resetting the interface may also reset the peripheral. The ..."
    }, {
      "title" : "IEEE port I/O: Extended Capabilities Port (ECP) mode",
      "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode",
      "excerpt" : "PError In The peripheral drives this signal LOW to acknowledge nInit. ... It is used in the interlocked handshake with nAck. ... IEEE port I/O: Extended Capabilities Port (ECP) mode AMBA",
      "firstSentences" : "IEEE port I\\/O: Extended Capabilities Port (ECP) mode Table 1.4 shows the pin functions for ECP mode. Name Type Description Data[8:1] Bidir Host-to-peripheral or peripheral-to-host address or data.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 80,
      "percentScore" : 20.126184,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "document_number" : "ddi0083",
          "document_version" : "a",
          "content_type" : "Datasheet",
          "systopparent" : "4876992",
          "sysurihash" : "3zR0pHKvOkjctNÃ°7",
          "urihash" : "3zR0pHKvOkjctNÃ°7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375468000,
          "topparentid" : 4876992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371459000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084394000,
          "permanentid" : "d36827f8caf17887af4a24f2f6dcc19cd6a644b1ca706ef01538fe8052af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1b83fd977155116a4388",
          "transactionid" : 863754,
          "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
          "products" : [ "AMBA" ],
          "date" : 1649084394000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0083:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084394226665752,
          "navigationhierarchiescontenttype" : "Datasheet",
          "size" : 1805,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084290330,
          "syssize" : 1805,
          "sysdate" : 1649084394000,
          "haslayout" : "1",
          "topparent" : "4876992",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4876992,
          "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084394000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0083/a/?lang=en",
          "modified" : 1638964298000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084394226665752,
          "uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
        "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en",
        "Excerpt" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright 1997 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IEEE port I/O: Extended Capabilities Port (ECP) mode ",
        "document_number" : "ddi0083",
        "document_version" : "a",
        "content_type" : "Datasheet",
        "systopparent" : "4876992",
        "sysurihash" : "snydeaHGUNblCPtC",
        "urihash" : "snydeaHGUNblCPtC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375468000,
        "topparentid" : 4876992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371459000,
        "sysconcepts" : "reverse directions ; signals ; nAck ; present ; command ; flow ; ECP mode ; host ; closed-loop handshake ; communication ; Interface ; nSelectIn ; ultimate ; response",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
        "attachmentparentid" : 4876992,
        "parentitem" : "5e8e1b83fd977155116a4388",
        "concepts" : "reverse directions ; signals ; nAck ; present ; command ; flow ; ECP mode ; host ; closed-loop handshake ; communication ; Interface ; nSelectIn ; ultimate ; response",
        "documenttype" : "html",
        "isattachment" : "4876992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084391000,
        "permanentid" : "30fb78651837b33de03ecf2064c55c5349980b8a6171cbf5d8ff208d98ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1b83fd977155116a4390",
        "transactionid" : 863754,
        "title" : "IEEE port I/O: Extended Capabilities Port (ECP) mode ",
        "products" : [ "AMBA" ],
        "date" : 1649084391000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0083:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084391348032186,
        "sysisattachment" : "4876992",
        "navigationhierarchiescontenttype" : "Datasheet",
        "sysattachmentparentid" : 4876992,
        "size" : 2079,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084290311,
        "syssize" : 2079,
        "sysdate" : 1649084391000,
        "haslayout" : "1",
        "topparent" : "4876992",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4876992,
        "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
        "wordcount" : 120,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084391000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode?lang=en",
        "modified" : 1638964298000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084391348032186,
        "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode",
        "syscollection" : "default"
      },
      "Title" : "IEEE port I/O: Extended Capabilities Port (ECP) mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0083/a/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/amba-ieee1284-parallel-port-interface-data-sheet/signal-description/ieee-port-i-o--extended-capabilities-port--ecp--mode",
      "Excerpt" : "PError In The peripheral drives this signal LOW to acknowledge nInit. ... It is used in the interlocked handshake with nAck. ... IEEE port I/O: Extended Capabilities Port (ECP) mode AMBA",
      "FirstSentences" : "IEEE port I\\/O: Extended Capabilities Port (ECP) mode Table 1.4 shows the pin functions for ECP mode. Name Type Description Data[8:1] Bidir Host-to-peripheral or peripheral-to-host address or data."
    } ],
    "totalNumberOfChildResults" : 35,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
      "document_number" : "ddi0083",
      "document_version" : "a",
      "content_type" : "Datasheet",
      "systopparent" : "4876992",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "GNÃ°A8uhyeBeOVZP1",
      "urihash" : "GNÃ°A8uhyeBeOVZP1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0083/a/en/pdf/DDI0083.pdf",
      "systransactionid" : 863754,
      "copyright" : "Copyright Â© 1997 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1199375468000,
      "topparentid" : 4876992,
      "numberofpages" : 30,
      "sysconcepts" : "interface ; data transfers ; IEEE ; peripherals ; ARM ; set HIGH ; ECP mode ; host ; shows the pin ; handshaking ; requested extensibility ; communications ; manufacturer ; signals ; responses ; setup",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761" ],
      "attachmentparentid" : 4876992,
      "parentitem" : "5e8e1b83fd977155116a4388",
      "concepts" : "interface ; data transfers ; IEEE ; peripherals ; ARM ; set HIGH ; ECP mode ; host ; shows the pin ; handshaking ; requested extensibility ; communications ; manufacturer ; signals ; responses ; setup",
      "documenttype" : "pdf",
      "isattachment" : "4876992",
      "sysindexeddate" : 1649084412000,
      "permanentid" : "e7db336d7c92c8efd45d364a506a09a4825f16cfdd724265eb9420372e7e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1b83fd977155116a43ae",
      "transactionid" : 863754,
      "title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet ",
      "date" : 1649084411000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0083:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084411997930135,
      "sysisattachment" : "4876992",
      "navigationhierarchiescontenttype" : "Datasheet",
      "sysattachmentparentid" : 4876992,
      "size" : 269362,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1b83fd977155116a43ae",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084291825,
      "syssize" : 269362,
      "sysdate" : 1649084411000,
      "topparent" : "4876992",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4876992,
      "content_description" : "Datasheet providing key information for the AMBA IEEE1284 Parallel Port Interface.",
      "wordcount" : 773,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084412000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1b83fd977155116a43ae",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084411997930135,
      "uri" : "https://developer.arm.com/documentation/ddi0083/a/en/pdf/DDI0083.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA IEEE1284 Parallel Port Interface Data Sheet",
    "Uri" : "https://developer.arm.com/documentation/ddi0083/a/en/pdf/DDI0083.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0083/a/en/pdf/DDI0083.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1b83fd977155116a43ae",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0083/a/en/pdf/DDI0083.pdf",
    "Excerpt" : "1.2 ... 1.4 ... 1.5 ... About the AMBA IEEE1284 Parallel Port Interface ... 1-2 Signal description ... 1-3 Functional description ... 1-9 Programmerâs model ... 1-15 Test registers ... 1-23",
    "FirstSentences" : "AMBA IEEE1284 Parallel Port Interface Copyright Â© 1997 ARM Limited. All rights reserved. ARM DDI 0083A Data Sheet ii AMBA IEEE1284 Parallel Port Interface Data Sheet Copyright Â© 1997 ARM Limited."
  }, {
    "title" : "Is HREADY an input or an output on slaves?",
    "uri" : "https://developer.arm.com/documentation/ka001342/1-0/en",
    "printableUri" : "https://developer.arm.com/documentation/ka001342/1-0/en",
    "clickUri" : "https://developer.arm.com/documentation/ka001342/1-0/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ka001342/1-0/en",
    "excerpt" : "KBA Article ID: KA001342 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... HREADY is required as an output from a slave so that the slave can extend the data ...",
    "firstSentences" : "KBA Article ID: KA001342 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer Any AHB (\\\"AMBA 2 AHB\\\" or \\\"AMBA 3 AHB-lite\\\" or \\\"AMBA 5 AHB\\\") slave must have ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 80,
    "percentScore" : 20.126184,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Is HREADY an input or an output on slaves? ",
      "document_number" : "ka001342",
      "document_version" : "1-0",
      "content_type" : "knowledgeBaseArticle",
      "systopparent" : "4228688",
      "sysurihash" : "vMbÃ°K4QKNÃ°GtqoAh",
      "urihash" : "vMbÃ°K4QKNÃ°GtqoAh",
      "sysuri" : "https://developer.arm.com/documentation/ka001342/1-0/en",
      "systransactionid" : 861282,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1602058810000,
      "topparentid" : 4228688,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602058876000,
      "sysconcepts" : "slaves ; data phase ; AHB master ; Slave-to-Master Multiplexer ; direct connections",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5eec73ece24a5e02d07b2769", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2769", "5fa2aad78e527a03a85ed0b1|5fa2ab028e527a03a85ed0b2|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fa2b1a98e527a03a85ed0be", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e18e527a03a85ed237", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e2cd74e712c4497230", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e38e527a03a85ed238", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e68e527a03a85ed239", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e7cd74e712c4497232", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2765|5fbba0e88e527a03a85ed23a", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eacd74e712c4497233", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0eb8e527a03a85ed23b", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0ec8e527a03a85ed23c", "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2767|5fbba0edcd74e712c4497234" ],
      "concepts" : "slaves ; data phase ; AHB master ; Slave-to-Master Multiplexer ; direct connections",
      "documenttype" : "html",
      "sysindexeddate" : 1648718676000,
      "permanentid" : "f0f6de9c810c9a93b0b3b1960d4e451d6a5c176829dcecacd8bedb8a33ba",
      "syslanguage" : [ "English" ],
      "itemid" : "5f7d7a7cbcda971b14568154",
      "transactionid" : 861282,
      "title" : "Is HREADY an input or an output on slaves? ",
      "products" : [ "AR500" ],
      "date" : 1648718676000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ka001342:1-0:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Hardware Engineers", "Software Developers" ],
      "audience" : [ "socDesigners", "hardwareEngineers", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718676341662555,
      "navigationhierarchiescontenttype" : "Knowledge Base Article",
      "size" : 1112,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ka001342/1-0/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718659804,
      "syssize" : 1112,
      "sysdate" : 1648718676000,
      "haslayout" : "1",
      "topparent" : "4228688",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4228688,
      "wordcount" : 88,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|AMBA", "System IP|AMBA", "Architectures|System Architecture|AMBA|AMBA 2", "Architecture|AMBA Specifications|AMBA 2", "System IP|AMBA|AMBA 2", "Architecture|AMBA Specifications|AXI4-Stream", "System IP|AMBA|AMBA 4|AXI4-Stream", "System IP|AMBA|AMBA 5|AXI 5", "System IP|AMBA|AMBA 5|AHB 5", "System IP|AMBA|AMBA 5|ACE 5", "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI", "System IP|AMBA|AMBA 4|AXI 4", "System IP|AMBA|AMBA 4|ACE 4", "System IP|AMBA|AMBA 4|APB 4", "System IP|AMBA|AMBA 3|AXI 3", "System IP|AMBA|AMBA 3|ATB", "System IP|AMBA|AMBA 3|AHB-Lite", "System IP|AMBA|AMBA 3|APB 3" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|AMBA 4", "Architectures|System Architecture|AMBA|AMBA 3", "Architectures|System Architecture|AMBA|AMBA 2", "Architectures|System Architecture|AMBA|CHI" ],
      "document_revision" : "1",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718676000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ka001342/1-0/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ka001342/1-0/?lang=en",
      "modified" : 1602058876000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718676341662555,
      "uri" : "https://developer.arm.com/documentation/ka001342/1-0/en",
      "syscollection" : "default"
    },
    "Title" : "Is HREADY an input or an output on slaves?",
    "Uri" : "https://developer.arm.com/documentation/ka001342/1-0/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ka001342/1-0/en",
    "ClickUri" : "https://developer.arm.com/documentation/ka001342/1-0/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ka001342/1-0/en",
    "Excerpt" : "KBA Article ID: KA001342 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential ... HREADY is required as an output from a slave so that the slave can extend the data ...",
    "FirstSentences" : "KBA Article ID: KA001342 Applies To: AMBA Documentation Set Confidentiality: Customer non-confidential Answer Any AHB (\\\"AMBA 2 AHB\\\" or \\\"AMBA 3 AHB-lite\\\" or \\\"AMBA 5 AHB\\\") slave must have ..."
  } ]
}