(librepcb_symbol d294cf01-9c5f-4273-9095-674f37f0f6cb
 (name "OR2_8")
 (description "\ncreated from file---  ./Logic/OR2_8.csv.\nGenerated with librepcb-parts-generator (generate_logic_sym.py)")
 (keywords "digital,logic,gates,or")
 (author "John Eaton")
 (version "0.1")
 (created 2020-03-22T00:00:00Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (pin 6df6d259-398b-4f95-a68a-4cb7f64d1bf8 (name "A")
  (position -7.62 2.54) (rotation 180.0) (length 0.0)
 )
 (pin 45d3397c-19d6-40d6-840f-8fc7fbfa34b2 (name "B")
  (position -7.62 -2.54) (rotation 180.0) (length 0.0)
 )
 (pin fd321fec-468a-4645-ac2d-16714b44f2aa (name "OUT")
  (position 7.62 0.0) (rotation 0.0) (length 0.0)
 )
 (polygon c7aa106b-cbf5-4993-b1df-e2ddce41b570 (layer sym_outlines)
  (width 0.254) (fill false) (grab_area true)
  (vertex (position -5.08 4.128) (angle 0.0))
  (vertex (position -1.905 4.128) (angle -65.0))
  (vertex (position 5.08 0.0) (angle -65.0))
  (vertex (position -1.905 -4.128) (angle 0.0))
  (vertex (position -5.08 -4.128) (angle 65.0))
  (vertex (position -5.08 4.128) (angle 0.0))
 )
 (polygon 60dcd42b-b8a2-4cda-9131-d695e0622f1f (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position -7.62 2.54) (angle 0.0))
  (vertex (position -4.35 2.54) (angle 0.0))
 )
 (polygon bb894d7a-dce7-4501-a662-014e7115314f (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position -7.62 -2.54) (angle 0.0))
  (vertex (position -4.35 -2.54) (angle 0.0))
 )
 (polygon a673ba4c-9231-4365-afb1-4bf83f682273 (layer sym_outlines)
  (width 0.158) (fill false) (grab_area false)
  (vertex (position 7.62 0.0) (angle 0.0))
  (vertex (position 5.08 0.0) (angle 0.0))
 )
 (text 941c8d03-15e7-4a34-9bde-0f367947a522 (layer sym_names) (value "{{NAME}}")
  (align left bottom) (height 2.54) (position -5.08 3.81) (rotation 0.0)
 )
 (text 9c51c7f9-9aee-4b43-b624-e168c963dbea (layer sym_values) (value "{{VALUE}}")
  (align left top) (height 2.54) (position -5.08 -3.81) (rotation 0.0)
 )
)
