#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 13 09:29:08 2023
# Process ID: 121789
# Current directory: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/synth_1
# Command line: vivado -log ntt_memory_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ntt_memory_wrapper.tcl
# Log file: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/synth_1/ntt_memory_wrapper.vds
# Journal file: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ntt_memory_wrapper.tcl -notrace
Command: synth_design -top ntt_memory_wrapper -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 121814 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1886.945 ; gain = 153.719 ; free physical = 17436 ; free virtual = 27077
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ntt_memory_wrapper' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_memory_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TOTAL_LATENCY bound to: 5 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_wrapper' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper' (1#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_1' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:4]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:17]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:20]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_1' (2#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:4]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized0' (2#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_2' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:37]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:50]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_2' (3#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:37]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized1' (3#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_3' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:72]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:85]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:88]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_3' (4#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:72]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized2' (4#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_4' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:111]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:124]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:127]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_4' (5#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:111]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized3' (5#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_5' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:158]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:171]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:174]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_5' (6#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:158]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized4' (6#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_6' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:221]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:234]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:237]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_6' (7#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:221]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized5' (7#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_7' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:316]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:329]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:332]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_7' (8#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:316]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized6' (8#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_8' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:475]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:488]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:491]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_8' (9#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:475]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized7' (9#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_9' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:762]
	Parameter LOGN bound to: 10 - type: integer 
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:775]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:778]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_9' (10#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:762]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized8' (10#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/tw_roms_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
	Parameter STAGE_INPUT bound to: 1024 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 512 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shiftreg' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 5 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg' (11#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v:10]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 9 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (12#1) [/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v:10]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 518 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized0' (12#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net a_rev in module/entity bitreverse does not have driver. [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bitreverse' (13#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (2) of module 'bitreverse' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (2) of module 'bitreverse' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (2) of module 'bitreverse' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (2) of module 'bitreverse' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
INFO: [Synth 8-6157] synthesizing module 'btf_unified' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modadd' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modadd' (14#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v:8]
INFO: [Synth 8-6157] synthesizing module 'modsub' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modsub' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 4 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized1' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'modmul' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modred_28' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v:9]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter PRIME bound to: 268369921 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 2 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized2' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'modred_28' (16#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v:9]
INFO: [Synth 8-6157] synthesizing module 'intmul' [/home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv:3]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 0 - type: integer 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DELAY_RED bound to: 3 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter NUM_W bound to: 2 - type: integer 
	Parameter NUM_H bound to: 2 - type: integer 
	Parameter NUM_T bound to: 4 - type: integer 
	Parameter SIZE_I bound to: 56 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter SIZE_O bound to: 58 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 56 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter SIZE_O bound to: 58 - type: integer 
	Parameter CSA_NUM bound to: 1 - type: integer 
	Parameter NEW_DEPTH bound to: 3 - type: integer 
	Parameter NEW_SIZE_I bound to: 57 - type: integer 
	Parameter NEW_SIZE_O bound to: 58 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_2' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv:17]
	Parameter K bound to: 58 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csa_2' (17#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv:17]
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 57 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter SIZE_O bound to: 58 - type: integer 
	Parameter CSA_NUM bound to: 1 - type: integer 
	Parameter NEW_DEPTH bound to: 2 - type: integer 
	Parameter NEW_SIZE_I bound to: 58 - type: integer 
	Parameter NEW_SIZE_O bound to: 58 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized0' (18#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree' (18#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'intmul' (19#1) [/home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'modmul' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v:8]
INFO: [Synth 8-6155] done synthesizing module 'btf_unified' (21#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'moddiv_by_2' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 1 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized3' (21#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'moddiv_by_2' (22#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized4' (22#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 5 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized5' (22#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 506 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized6' (22#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
WARNING: [Synth 8-6014] Unused sequential element counter_intt_gs_reg was removed.  [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:95]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
	Parameter STAGE_INPUT bound to: 512 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 256 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v:10]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 8 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v:10]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 262 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized7' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized0' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (1) of module 'bitreverse__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (1) of module 'bitreverse__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (1) of module 'bitreverse__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (1) of module 'bitreverse__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized0' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 250 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized8' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized0' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
	Parameter STAGE_INPUT bound to: 256 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 128 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized9' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 123 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized9' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized10' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 134 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized10' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized1' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (2) of module 'bitreverse__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (2) of module 'bitreverse__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (2) of module 'bitreverse__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (2) of module 'bitreverse__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized1' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized11' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 122 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized11' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized1' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter STAGE_INPUT bound to: 128 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 64 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized12' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 59 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized12' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized13' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 70 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized13' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized2' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (3) of module 'bitreverse__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (3) of module 'bitreverse__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (3) of module 'bitreverse__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (3) of module 'bitreverse__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized2' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized14' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 58 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized14' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized2' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
	Parameter STAGE_INPUT bound to: 64 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 32 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized15' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 27 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized15' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized16' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 38 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized16' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized3' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (4) of module 'bitreverse__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (4) of module 'bitreverse__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (4) of module 'bitreverse__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (4) of module 'bitreverse__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized3' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized17' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 26 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized17' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized3' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
	Parameter STAGE_INPUT bound to: 32 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 16 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized18' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 11 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized18' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized19' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 22 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized19' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized4' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (5) of module 'bitreverse__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (5) of module 'bitreverse__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (5) of module 'bitreverse__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (5) of module 'bitreverse__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized4' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized20' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 10 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized20' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized4' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
	Parameter STAGE_INPUT bound to: 16 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 8 - type: integer 
	Parameter CASE bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized21' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 3 - type: integer 
	Parameter DATA bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized21' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized22' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 14 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized22' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized5' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (6) of module 'bitreverse__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (6) of module 'bitreverse__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (6) of module 'bitreverse__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (6) of module 'bitreverse__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized5' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized23' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 2 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized23' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized5' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 7 - type: integer 
	Parameter STAGE_INPUT bound to: 8 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 4 - type: integer 
	Parameter CASE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized6' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (7) of module 'bitreverse__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (7) of module 'bitreverse__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (7) of module 'bitreverse__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (7) of module 'bitreverse__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 7 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized6' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized24' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 3 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized24' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized6' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 8 - type: integer 
	Parameter STAGE_INPUT bound to: 4 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 2 - type: integer 
	Parameter CASE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized25' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 8 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized25' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized7' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (8) of module 'bitreverse__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (8) of module 'bitreverse__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (8) of module 'bitreverse__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (8) of module 'bitreverse__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 8 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized7' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized26' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 1 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized26' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized7' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'ntt_sdf_stage__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 9 - type: integer 
	Parameter STAGE_INPUT bound to: 2 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
	Parameter N_HALF bound to: 1 - type: integer 
	Parameter CASE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized27' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 7 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized27' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized8' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (9) of module 'bitreverse__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (9) of module 'bitreverse__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:120]
WARNING: [Synth 8-689] width (10) of port connection 'a' does not match port width (9) of module 'bitreverse__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
WARNING: [Synth 8-689] width (10) of port connection 'a_rev' does not match port width (9) of module 'bitreverse__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:138]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 28 - type: integer 
	Parameter LOGN bound to: 10 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 28'b1111111111110000000000000001 
	Parameter DELAY_ADD bound to: 1 - type: integer 
	Parameter DELAY_SUB bound to: 1 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 9 - type: integer 
	Parameter DELAY_TOTAL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized8' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
WARNING: [Synth 8-6014] Unused sequential element counter_ntt_gs_reg was removed.  [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:94]
WARNING: [Synth 8-6014] Unused sequential element counter_intt_ct_reg was removed.  [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:97]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_stage__parameterized8' (23#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/stage_wrapper.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_sdf_wrapper' (24#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_wrapper.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_memory_wrapper' (25#1) [/home/florian/Desktop/proteus/toolchain/hw/sdf/op_1_2/ntt_memory_wrapper.v:8]
WARNING: [Synth 8-3331] design shiftreg__parameterized4 has unconnected port clk
WARNING: [Synth 8-3331] design moddiv_by_2 has unconnected port q[1]
WARNING: [Synth 8-3331] design moddiv_by_2 has unconnected port q[0]
WARNING: [Synth 8-3331] design intmul has unconnected port rst
WARNING: [Synth 8-3331] design intmul has unconnected port q[27]
WARNING: [Synth 8-3331] design intmul has unconnected port q[26]
WARNING: [Synth 8-3331] design intmul has unconnected port q[25]
WARNING: [Synth 8-3331] design intmul has unconnected port q[24]
WARNING: [Synth 8-3331] design intmul has unconnected port q[23]
WARNING: [Synth 8-3331] design intmul has unconnected port q[22]
WARNING: [Synth 8-3331] design intmul has unconnected port q[21]
WARNING: [Synth 8-3331] design intmul has unconnected port q[20]
WARNING: [Synth 8-3331] design intmul has unconnected port q[19]
WARNING: [Synth 8-3331] design intmul has unconnected port q[18]
WARNING: [Synth 8-3331] design intmul has unconnected port q[17]
WARNING: [Synth 8-3331] design intmul has unconnected port q[16]
WARNING: [Synth 8-3331] design intmul has unconnected port q[15]
WARNING: [Synth 8-3331] design intmul has unconnected port q[14]
WARNING: [Synth 8-3331] design intmul has unconnected port q[13]
WARNING: [Synth 8-3331] design intmul has unconnected port q[12]
WARNING: [Synth 8-3331] design intmul has unconnected port q[11]
WARNING: [Synth 8-3331] design intmul has unconnected port q[10]
WARNING: [Synth 8-3331] design intmul has unconnected port q[9]
WARNING: [Synth 8-3331] design intmul has unconnected port q[8]
WARNING: [Synth 8-3331] design intmul has unconnected port q[7]
WARNING: [Synth 8-3331] design intmul has unconnected port q[6]
WARNING: [Synth 8-3331] design intmul has unconnected port q[5]
WARNING: [Synth 8-3331] design intmul has unconnected port q[4]
WARNING: [Synth 8-3331] design intmul has unconnected port q[3]
WARNING: [Synth 8-3331] design intmul has unconnected port q[2]
WARNING: [Synth 8-3331] design intmul has unconnected port q[1]
WARNING: [Synth 8-3331] design intmul has unconnected port q[0]
WARNING: [Synth 8-3331] design btf_unified__parameterized8 has unconnected port intt
WARNING: [Synth 8-3331] design btf_unified__parameterized7 has unconnected port intt
WARNING: [Synth 8-3331] design btf_unified__parameterized6 has unconnected port intt
WARNING: [Synth 8-3331] design btf_unified__parameterized5 has unconnected port intt
WARNING: [Synth 8-3331] design btf_unified__parameterized4 has unconnected port intt
WARNING: [Synth 8-3331] design btf_unified__parameterized3 has unconnected port intt
WARNING: [Synth 8-3331] design btf_unified__parameterized2 has unconnected port intt
WARNING: [Synth 8-3331] design btf_unified__parameterized1 has unconnected port intt
WARNING: [Synth 8-3331] design btf_unified__parameterized0 has unconnected port intt
WARNING: [Synth 8-3331] design btf_unified has unconnected port intt
WARNING: [Synth 8-3331] design bitreverse has unconnected port a_rev[-1]
WARNING: [Synth 8-3331] design bitreverse has unconnected port a_rev[0]
WARNING: [Synth 8-3331] design bitreverse has unconnected port a[-1]
WARNING: [Synth 8-3331] design bitreverse has unconnected port a[0]
WARNING: [Synth 8-3331] design tw_rom_9 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design tw_rom_8 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design tw_rom_8 has unconnected port raddr[8]
WARNING: [Synth 8-3331] design tw_rom_7 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design tw_rom_7 has unconnected port raddr[8]
WARNING: [Synth 8-3331] design tw_rom_7 has unconnected port raddr[7]
WARNING: [Synth 8-3331] design tw_rom_6 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design tw_rom_6 has unconnected port raddr[8]
WARNING: [Synth 8-3331] design tw_rom_6 has unconnected port raddr[7]
WARNING: [Synth 8-3331] design tw_rom_6 has unconnected port raddr[6]
WARNING: [Synth 8-3331] design tw_rom_5 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design tw_rom_5 has unconnected port raddr[8]
WARNING: [Synth 8-3331] design tw_rom_5 has unconnected port raddr[7]
WARNING: [Synth 8-3331] design tw_rom_5 has unconnected port raddr[6]
WARNING: [Synth 8-3331] design tw_rom_5 has unconnected port raddr[5]
WARNING: [Synth 8-3331] design tw_rom_4 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design tw_rom_4 has unconnected port raddr[8]
WARNING: [Synth 8-3331] design tw_rom_4 has unconnected port raddr[7]
WARNING: [Synth 8-3331] design tw_rom_4 has unconnected port raddr[6]
WARNING: [Synth 8-3331] design tw_rom_4 has unconnected port raddr[5]
WARNING: [Synth 8-3331] design tw_rom_4 has unconnected port raddr[4]
WARNING: [Synth 8-3331] design tw_rom_3 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design tw_rom_3 has unconnected port raddr[8]
WARNING: [Synth 8-3331] design tw_rom_3 has unconnected port raddr[7]
WARNING: [Synth 8-3331] design tw_rom_3 has unconnected port raddr[6]
WARNING: [Synth 8-3331] design tw_rom_3 has unconnected port raddr[5]
WARNING: [Synth 8-3331] design tw_rom_3 has unconnected port raddr[4]
WARNING: [Synth 8-3331] design tw_rom_3 has unconnected port raddr[3]
WARNING: [Synth 8-3331] design tw_rom_2 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design tw_rom_2 has unconnected port raddr[8]
WARNING: [Synth 8-3331] design tw_rom_2 has unconnected port raddr[7]
WARNING: [Synth 8-3331] design tw_rom_2 has unconnected port raddr[6]
WARNING: [Synth 8-3331] design tw_rom_2 has unconnected port raddr[5]
WARNING: [Synth 8-3331] design tw_rom_2 has unconnected port raddr[4]
WARNING: [Synth 8-3331] design tw_rom_2 has unconnected port raddr[3]
WARNING: [Synth 8-3331] design tw_rom_2 has unconnected port raddr[2]
WARNING: [Synth 8-3331] design tw_rom_1 has unconnected port raddr[9]
WARNING: [Synth 8-3331] design tw_rom_1 has unconnected port raddr[8]
WARNING: [Synth 8-3331] design tw_rom_1 has unconnected port raddr[7]
WARNING: [Synth 8-3331] design tw_rom_1 has unconnected port raddr[6]
WARNING: [Synth 8-3331] design tw_rom_1 has unconnected port raddr[5]
WARNING: [Synth 8-3331] design tw_rom_1 has unconnected port raddr[4]
WARNING: [Synth 8-3331] design tw_rom_1 has unconnected port raddr[3]
WARNING: [Synth 8-3331] design tw_rom_1 has unconnected port raddr[2]
WARNING: [Synth 8-3331] design tw_rom_1 has unconnected port raddr[1]
WARNING: [Synth 8-3331] design tw_roms_wrapper has unconnected port intt
WARNING: [Synth 8-3331] design tw_roms_wrapper has unconnected port q[27]
WARNING: [Synth 8-3331] design tw_roms_wrapper has unconnected port q[26]
WARNING: [Synth 8-3331] design tw_roms_wrapper has unconnected port q[25]
WARNING: [Synth 8-3331] design tw_roms_wrapper has unconnected port q[24]
WARNING: [Synth 8-3331] design tw_roms_wrapper has unconnected port q[23]
WARNING: [Synth 8-3331] design tw_roms_wrapper has unconnected port q[22]
WARNING: [Synth 8-3331] design tw_roms_wrapper has unconnected port q[21]
WARNING: [Synth 8-3331] design tw_roms_wrapper has unconnected port q[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1965.695 ; gain = 232.469 ; free physical = 17409 ; free virtual = 27052
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1983.508 ; gain = 250.281 ; free physical = 17418 ; free virtual = 27060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1983.508 ; gain = 250.281 ; free physical = 17418 ; free virtual = 27060
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Finished Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.977 ; gain = 0.000 ; free physical = 17277 ; free virtual = 26919
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2187.977 ; gain = 0.000 ; free physical = 17272 ; free virtual = 26914
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17405 ; free virtual = 27047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17405 ; free virtual = 27047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17405 ; free virtual = 27047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17392 ; free virtual = 27036
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |modmul                             |          10|      7469|
|2     |btf_unified__GC0                   |           1|       789|
|3     |ntt_sdf_stage__GC0                 |           1|      1741|
|4     |btf_unified__parameterized0__GC0   |           1|       789|
|5     |ntt_sdf_stage__parameterized0__GC0 |           1|      1214|
|6     |btf_unified__parameterized1__GC0   |           1|       789|
|7     |ntt_sdf_stage__parameterized1__GC0 |           1|      4330|
|8     |btf_unified__parameterized2__GC0   |           1|       789|
|9     |ntt_sdf_stage__parameterized2__GC0 |           1|      2405|
|10    |btf_unified__parameterized3__GC0   |           1|       789|
|11    |ntt_sdf_stage__parameterized3__GC0 |           1|      1440|
|12    |btf_unified__parameterized4__GC0   |           1|       789|
|13    |ntt_sdf_stage__parameterized4__GC0 |           1|       963|
|14    |btf_unified__parameterized5__GC0   |           1|       789|
|15    |ntt_sdf_stage__parameterized5__GC0 |           1|       728|
|16    |btf_unified__parameterized6__GC0   |           1|       789|
|17    |ntt_sdf_stage__parameterized6__GC0 |           1|       731|
|18    |btf_unified__parameterized7__GC0   |           1|       789|
|19    |ntt_sdf_stage__parameterized7__GC0 |           1|       620|
|20    |btf_unified__parameterized8__GC0   |           1|       789|
|21    |ntt_sdf_stage__parameterized8__GC0 |           1|       537|
|22    |ntt_sdf_wrapper__GC0               |           1|      3271|
|23    |ntt_memory_wrapper__GC0            |           1|       107|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     56 Bit       Adders := 20    
	   2 Input     56 Bit       Adders := 10    
	   4 Input     30 Bit       Adders := 10    
	   2 Input     29 Bit       Adders := 10    
	   3 Input     29 Bit       Adders := 20    
	   4 Input     28 Bit       Adders := 10    
	   2 Input     28 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 31    
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1140  
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 20    
+---Registers : 
	               56 Bit    Registers := 20    
	               28 Bit    Registers := 391   
	               25 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 29    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2172  
+---RAMs : 
	              14K Bit         RAMs := 1     
	               7K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 162   
	   2 Input     10 Bit        Muxes := 42    
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ntt_memory_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module shiftreg__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
Module modred_28 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     56 Bit       Adders := 2     
	   4 Input     30 Bit       Adders := 1     
	   4 Input     28 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module csa_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 57    
	   3 Input      1 Bit       Adders := 1     
Module csa_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 57    
	   3 Input      1 Bit       Adders := 1     
Module intmul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
Module modadd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module btf_unified 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
Module shiftreg__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                9 Bit    Registers := 2     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module shiftreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 518   
Module shiftreg__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 506   
Module ntt_sdf_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
Module modadd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module btf_unified__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
Module shiftreg__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module shiftreg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 262   
Module shiftreg__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 250   
Module ntt_sdf_stage__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
Module modadd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module btf_unified__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
Module shiftreg__3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module shiftreg__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 123   
Module shiftreg__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 134   
Module shiftreg__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 122   
Module ntt_sdf_stage__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module modadd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module btf_unified__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
Module shiftreg__4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module shiftreg__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 59    
Module shiftreg__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 70    
Module shiftreg__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 58    
Module ntt_sdf_stage__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
Module modadd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module btf_unified__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
Module shiftreg__5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module shiftreg__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 27    
Module shiftreg__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 38    
Module shiftreg__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 26    
Module ntt_sdf_stage__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
Module modadd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module btf_unified__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
Module shiftreg__6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module shiftreg__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 11    
Module shiftreg__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 22    
Module shiftreg__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module ntt_sdf_stage__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module modadd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module btf_unified__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
Module shiftreg 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 5     
Module shiftreg__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 3     
Module shiftreg__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
Module shiftreg__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ntt_sdf_stage__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module modadd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module btf_unified__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
Module shiftreg__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module shiftreg__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module shiftreg__parameterized20__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module shiftreg__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ntt_sdf_stage__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
Module modadd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module btf_unified__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
Module shiftreg__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
Module shiftreg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
Module shiftreg__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module shiftreg__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ntt_sdf_stage__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module modadd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module modsub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module shiftreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 4     
Module btf_unified__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
Module shiftreg__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module shiftreg__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module shiftreg__parameterized5__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module shiftreg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ntt_sdf_stage__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module tw_roms_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module tw_roms_wrapper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_3 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_7 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_8 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module tw_roms_wrapper__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module tw_rom_9 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module tw_roms_wrapper__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module ntt_sdf_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 31    
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 11    
Module shiftreg__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP INTMUL/genblk3[0].genblk1[0].MUL_reg[0], operation Mode is: (A*B)'.
DSP Report: register INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is absorbed into DSP INTMUL/genblk3[0].genblk1[0].MUL_reg[0].
DSP Report: operator p_0_out is absorbed into DSP INTMUL/genblk3[0].genblk1[0].MUL_reg[0].
DSP Report: Generating DSP INTMUL/genblk3[1].genblk1[0].MUL_reg[2], operation Mode is: (A*B)'.
DSP Report: register INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is absorbed into DSP INTMUL/genblk3[1].genblk1[0].MUL_reg[2].
DSP Report: operator p_0_out is absorbed into DSP INTMUL/genblk3[1].genblk1[0].MUL_reg[2].
INFO: [Synth 8-4471] merging register 'DELAY_START/shift_array_reg[0][0:0]' into 'DELAY_FINISH/shift_array_reg[0][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:30]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[0].shift_array_reg[1][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[0].shift_array_reg[1][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[1].shift_array_reg[2][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[1].shift_array_reg[2][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[2].shift_array_reg[3][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[2].shift_array_reg[3][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[3].shift_array_reg[4][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[3].shift_array_reg[4][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[4].shift_array_reg[5][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[4].shift_array_reg[5][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[5].shift_array_reg[6][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[5].shift_array_reg[6][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[6].shift_array_reg[7][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[6].shift_array_reg[7][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[7].shift_array_reg[8][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[8].shift_array_reg[9][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[8].shift_array_reg[9][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[9].shift_array_reg[10][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[9].shift_array_reg[10][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[10].shift_array_reg[11][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[10].shift_array_reg[11][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[11].shift_array_reg[12][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[11].shift_array_reg[12][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[12].shift_array_reg[13][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[12].shift_array_reg[13][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[13].shift_array_reg[14][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[13].shift_array_reg[14][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[14].shift_array_reg[15][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[14].shift_array_reg[15][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[15].shift_array_reg[16][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[15].shift_array_reg[16][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[16].shift_array_reg[17][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[16].shift_array_reg[17][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[17].shift_array_reg[18][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[17].shift_array_reg[18][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[18].shift_array_reg[19][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[18].shift_array_reg[19][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[19].shift_array_reg[20][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[19].shift_array_reg[20][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[20].shift_array_reg[21][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[20].shift_array_reg[21][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[21].shift_array_reg[22][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[21].shift_array_reg[22][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[22].shift_array_reg[23][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[22].shift_array_reg[23][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[23].shift_array_reg[24][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[23].shift_array_reg[24][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[24].shift_array_reg[25][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[24].shift_array_reg[25][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[25].shift_array_reg[26][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[25].shift_array_reg[26][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[26].shift_array_reg[27][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[26].shift_array_reg[27][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[27].shift_array_reg[28][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[27].shift_array_reg[28][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[28].shift_array_reg[29][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[28].shift_array_reg[29][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[29].shift_array_reg[30][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[29].shift_array_reg[30][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[30].shift_array_reg[31][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[30].shift_array_reg[31][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[31].shift_array_reg[32][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[31].shift_array_reg[32][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[32].shift_array_reg[33][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[32].shift_array_reg[33][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[33].shift_array_reg[34][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[33].shift_array_reg[34][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[34].shift_array_reg[35][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[34].shift_array_reg[35][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[35].shift_array_reg[36][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[35].shift_array_reg[36][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[36].shift_array_reg[37][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[36].shift_array_reg[37][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[37].shift_array_reg[38][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[37].shift_array_reg[38][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[38].shift_array_reg[39][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[38].shift_array_reg[39][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[39].shift_array_reg[40][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[39].shift_array_reg[40][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[40].shift_array_reg[41][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[40].shift_array_reg[41][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[41].shift_array_reg[42][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[41].shift_array_reg[42][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[42].shift_array_reg[43][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[42].shift_array_reg[43][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[43].shift_array_reg[44][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[43].shift_array_reg[44][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[44].shift_array_reg[45][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[44].shift_array_reg[45][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[45].shift_array_reg[46][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[45].shift_array_reg[46][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[46].shift_array_reg[47][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[46].shift_array_reg[47][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[47].shift_array_reg[48][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[47].shift_array_reg[48][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[48].shift_array_reg[49][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[48].shift_array_reg[49][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[49].shift_array_reg[50][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[49].shift_array_reg[50][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[50].shift_array_reg[51][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[50].shift_array_reg[51][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[51].shift_array_reg[52][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[51].shift_array_reg[52][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[52].shift_array_reg[53][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[52].shift_array_reg[53][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[53].shift_array_reg[54][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[53].shift_array_reg[54][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[54].shift_array_reg[55][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[54].shift_array_reg[55][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[55].shift_array_reg[56][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[55].shift_array_reg[56][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[56].shift_array_reg[57][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[56].shift_array_reg[57][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[57].shift_array_reg[58][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[57].shift_array_reg[58][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[58].shift_array_reg[59][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[58].shift_array_reg[59][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[59].shift_array_reg[60][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[59].shift_array_reg[60][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[60].shift_array_reg[61][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[60].shift_array_reg[61][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[61].shift_array_reg[62][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[61].shift_array_reg[62][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[62].shift_array_reg[63][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[62].shift_array_reg[63][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[63].shift_array_reg[64][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[63].shift_array_reg[64][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[64].shift_array_reg[65][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[64].shift_array_reg[65][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[65].shift_array_reg[66][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[65].shift_array_reg[66][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[66].shift_array_reg[67][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[66].shift_array_reg[67][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[67].shift_array_reg[68][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[67].shift_array_reg[68][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[68].shift_array_reg[69][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[68].shift_array_reg[69][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[69].shift_array_reg[70][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[69].shift_array_reg[70][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[70].shift_array_reg[71][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[70].shift_array_reg[71][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[71].shift_array_reg[72][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[71].shift_array_reg[72][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[72].shift_array_reg[73][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[72].shift_array_reg[73][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[73].shift_array_reg[74][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[73].shift_array_reg[74][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[74].shift_array_reg[75][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[74].shift_array_reg[75][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[75].shift_array_reg[76][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[75].shift_array_reg[76][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[76].shift_array_reg[77][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[76].shift_array_reg[77][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[77].shift_array_reg[78][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[77].shift_array_reg[78][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[78].shift_array_reg[79][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[78].shift_array_reg[79][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[79].shift_array_reg[80][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[79].shift_array_reg[80][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[80].shift_array_reg[81][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[80].shift_array_reg[81][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[81].shift_array_reg[82][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[81].shift_array_reg[82][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[82].shift_array_reg[83][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[82].shift_array_reg[83][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[83].shift_array_reg[84][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[83].shift_array_reg[84][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[84].shift_array_reg[85][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[84].shift_array_reg[85][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[85].shift_array_reg[86][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[85].shift_array_reg[86][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[86].shift_array_reg[87][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[86].shift_array_reg[87][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[87].shift_array_reg[88][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[87].shift_array_reg[88][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[88].shift_array_reg[89][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[88].shift_array_reg[89][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[89].shift_array_reg[90][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[89].shift_array_reg[90][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[90].shift_array_reg[91][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[90].shift_array_reg[91][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[91].shift_array_reg[92][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[91].shift_array_reg[92][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[92].shift_array_reg[93][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[92].shift_array_reg[93][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[93].shift_array_reg[94][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[93].shift_array_reg[94][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[94].shift_array_reg[95][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[94].shift_array_reg[95][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[95].shift_array_reg[96][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[95].shift_array_reg[96][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[96].shift_array_reg[97][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[96].shift_array_reg[97][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[97].shift_array_reg[98][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[97].shift_array_reg[98][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[98].shift_array_reg[99][0:0]' into 'DELAY_FINISH/DELAY_BLOCK[98].shift_array_reg[99][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[42]' (FD) to 'modmul:/MODRED_28/b2_reg[43]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[43]' (FD) to 'modmul:/MODRED_28/b2_reg[34]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[45]' (FD) to 'modmul:/MODRED_28/b2_reg[46]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[46]' (FD) to 'modmul:/MODRED_28/b2_reg[47]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[47]' (FD) to 'modmul:/MODRED_28/b2_reg[48]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[48]' (FD) to 'modmul:/MODRED_28/b2_reg[49]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[49]' (FD) to 'modmul:/MODRED_28/b2_reg[50]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[34]' (FD) to 'modmul:/MODRED_28/b2_reg[35]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[50]' (FD) to 'modmul:/MODRED_28/b2_reg[51]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[35]' (FD) to 'modmul:/MODRED_28/b2_reg[36]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[51]' (FD) to 'modmul:/MODRED_28/b2_reg[52]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[36]' (FD) to 'modmul:/MODRED_28/b2_reg[37]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[52]' (FD) to 'modmul:/MODRED_28/b2_reg[53]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[37]' (FD) to 'modmul:/MODRED_28/b2_reg[38]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[53]' (FD) to 'modmul:/MODRED_28/b2_reg[54]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[38]' (FD) to 'modmul:/MODRED_28/b2_reg[39]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[54]' (FD) to 'modmul:/MODRED_28/b2_reg[55]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[39]' (FD) to 'modmul:/MODRED_28/b2_reg[40]'
INFO: [Synth 8-3886] merging instance 'modmul:/MODRED_28/b2_reg[40]' (FD) to 'modmul:/MODRED_28/b2_reg[41]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[2].TW_ROM/tw2/brom_out_reg[1]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[26]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUT_NTTi_21/\genblk2[1].TW_ROM/tw1/brom_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[25]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[24]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[23]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[22]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[21]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[20]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[19]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[18]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[17]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[16]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[15]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[14]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[13]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[12]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[11]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[10]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[9]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[8]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[7]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[6]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[5]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[4]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[2]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[1]' (FDR) to 'DUT_NTTi_21/genblk2[1].TW_ROM/tw1/brom_out_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUT_NTTi_21/\genblk2[1].TW_ROM/tw1/brom_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUT_NTTi_21/\genblk2[0].TW_ROM/data_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[1]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[2]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[3]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[4]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[5]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[6]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[7]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[8]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[9]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[10]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[11]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[12]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[13]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[14]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[15]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[16]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[17]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[18]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[19]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[20]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[21]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[22]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[23]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[24]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[25]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[26]' (FD) to 'DUT_NTTi_21/genblk2[0].TW_ROM/data_out_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUT_NTTi_21/\genblk2[0].TW_ROM/data_out_reg[27] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17322 ; free virtual = 26979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+--------------+---------------+----------------+
|Module Name     | RTL Object   | Depth x Width | Implemented As | 
+----------------+--------------+---------------+----------------+
|tw_rom_2        | brom_out     | 4x9           | LUT            | 
|tw_rom_3        | brom_out     | 8x25          | LUT            | 
|tw_rom_4        | brom_out     | 16x28         | LUT            | 
|tw_rom_5        | brom_out     | 32x28         | LUT            | 
|tw_rom_6        | brom_out     | 64x28         | LUT            | 
|tw_rom_7        | brom_out     | 128x28        | LUT            | 
|tw_roms_wrapper | tw2/brom_out | 4x9           | LUT            | 
|tw_roms_wrapper | tw3/brom_out | 8x25          | LUT            | 
|tw_roms_wrapper | tw4/brom_out | 16x28         | LUT            | 
|tw_roms_wrapper | tw5/brom_out | 32x28         | LUT            | 
|tw_roms_wrapper | tw6/brom_out | 64x28         | LUT            | 
|tw_roms_wrapper | tw7/brom_out | 128x28        | LUT            | 
+----------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo:                 | fifo_reg   | 512 x 28(READ_FIRST)   | W |   | 512 x 28(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo__parameterized0: | fifo_reg   | 256 x 28(READ_FIRST)   | W |   | 256 x 28(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance genblk3[0].NTT_SDF_STAGEi_2/i_0/FIFO/fifo_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance genblk3[1].NTT_SDF_STAGEi_4/i_0/FIFO/fifo_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTTi_21/i_7/genblk2[8].TW_ROM/tw8/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTTi_21/i_7/genblk2[8].TW_ROM/tw8/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTTi_21/i_9/genblk2[9].TW_ROM/tw9/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTTi_21/i_9/genblk2[9].TW_ROM/tw9/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |modmul                             |          10|      1749|
|2     |btf_unified__GC0                   |           1|       928|
|3     |ntt_sdf_stage__GC0                 |           1|      1298|
|4     |btf_unified__parameterized0__GC0   |           1|       928|
|5     |ntt_sdf_stage__parameterized0__GC0 |           1|      1030|
|6     |btf_unified__parameterized1__GC0   |           1|       928|
|7     |ntt_sdf_stage__parameterized1__GC0 |           1|      4287|
|8     |btf_unified__parameterized2__GC0   |           1|       928|
|9     |ntt_sdf_stage__parameterized2__GC0 |           1|      2425|
|10    |btf_unified__parameterized3__GC0   |           1|       928|
|11    |ntt_sdf_stage__parameterized3__GC0 |           1|      1492|
|12    |btf_unified__parameterized4__GC0   |           1|       928|
|13    |ntt_sdf_stage__parameterized4__GC0 |           1|      1022|
|14    |btf_unified__parameterized5__GC0   |           1|       928|
|15    |ntt_sdf_stage__parameterized5__GC0 |           1|       785|
|16    |btf_unified__parameterized6__GC0   |           1|       928|
|17    |ntt_sdf_stage__parameterized6__GC0 |           1|       744|
|18    |btf_unified__parameterized7__GC0   |           1|       928|
|19    |ntt_sdf_stage__parameterized7__GC0 |           1|       629|
|20    |btf_unified__parameterized8__GC0   |           1|       928|
|21    |ntt_sdf_stage__parameterized8__GC0 |           1|       572|
|22    |ntt_sdf_wrapper__GC0               |           1|      2473|
|23    |ntt_memory_wrapper__GC0            |           1|       112|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17193 ; free virtual = 26847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17174 ; free virtual = 26828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo:                 | fifo_reg   | 512 x 28(READ_FIRST)   | W |   | 512 x 28(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo__parameterized0: | fifo_reg   | 256 x 28(READ_FIRST)   | W |   | 256 x 28(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |modmul                             |          10|      1749|
|2     |btf_unified__parameterized1__GC0   |           1|       928|
|3     |ntt_sdf_stage__parameterized1__GC0 |           1|      4287|
|4     |btf_unified__parameterized2__GC0   |           1|       928|
|5     |ntt_sdf_stage__parameterized2__GC0 |           1|      2425|
|6     |btf_unified__parameterized3__GC0   |           1|       928|
|7     |ntt_sdf_stage__parameterized3__GC0 |           1|      1492|
|8     |btf_unified__parameterized4__GC0   |           1|       928|
|9     |ntt_sdf_stage__parameterized4__GC0 |           1|      1022|
|10    |btf_unified__parameterized6__GC0   |           1|       928|
|11    |btf_unified__parameterized7__GC0   |           1|       928|
|12    |ntt_sdf_stage__parameterized7__GC0 |           1|       629|
|13    |btf_unified__parameterized8__GC0   |           1|       928|
|14    |ntt_sdf_stage__parameterized8__GC0 |           1|       572|
|15    |ntt_memory_wrapper__GC0            |           1|       112|
|16    |ntt_memory_wrapper_GT0             |           1|      2226|
|17    |ntt_memory_wrapper_GT0__1          |           1|      1958|
|18    |ntt_memory_wrapper_GT0__2          |           1|      4930|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[5]' (FDRE) to 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg[5]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[3]' (FDRE) to 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[1]' (FDRE) to 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[0]' (FDRE) to 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg[0]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[2]' (FDRE) to 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg[2]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[4]' (FDRE) to 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[7]' (FDRE) to 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg[7]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[6]' (FDRE) to 'DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/ptr_rd_reg[6]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[5]' (FDRE) to 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg[5]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[3]' (FDRE) to 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg[3]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[1]' (FDRE) to 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg[1]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[0]' (FDRE) to 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg[0]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[2]' (FDRE) to 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg[2]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[4]' (FDRE) to 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[8]' (FDRE) to 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg[8]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[6]' (FDRE) to 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg[6]'
INFO: [Synth 8-3886] merging instance 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg_rep[7]' (FDRE) to 'DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/ptr_rd_reg[7]'
INFO: [Synth 8-6837] The timing for the instance DUT_NTT/genblk3[0].NTT_SDF_STAGE/FIFO/fifo_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTT/genblk3[1].NTT_SDF_STAGE/FIFO/fifo_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17169 ; free virtual = 26823
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17168 ; free virtual = 26821
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17168 ; free virtual = 26821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17168 ; free virtual = 26822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17168 ; free virtual = 26821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17168 ; free virtual = 26821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17168 ; free virtual = 26821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ntt_memory_wrapper_GT0 | DUT_NTT/genblk3[0].NTT_SDF_STAGE/DELAY_START/DELAY_BLOCK[504].shift_array_reg[505][0]      | 506    | 1     | NO           | NO                 | YES               | 0      | 16      | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[0].NTT_SDF_STAGE/SHIFT_SEL_OUT/DELAY_BLOCK[3].shift_array_reg[4][0]        | 5      | 213   | NO           | NO                 | YES               | 213    | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[0].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[516].shift_array_reg[517][0]     | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[0].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][27] | 4      | 308   | NO           | NO                 | YES               | 308    | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[1].NTT_SDF_STAGE/DELAY_START/DELAY_BLOCK[248].shift_array_reg[249][0]      | 250    | 1     | NO           | NO                 | YES               | 0      | 8       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[2].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[121].shift_array_reg[122][27]       | 123    | 28    | NO           | NO                 | YES               | 0      | 112     | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[2].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[132].shift_array_reg[133][0]     | 134    | 1     | NO           | NO                 | YES               | 0      | 5       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[3].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[57].shift_array_reg[58][27]         | 59     | 28    | NO           | NO                 | YES               | 0      | 56      | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[3].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[68].shift_array_reg[69][0]       | 70     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[25].shift_array_reg[26][27]         | 27     | 28    | NO           | NO                 | YES               | 0      | 28      | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[4].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[36].shift_array_reg[37][0]       | 38     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[9].shift_array_reg[10][27]          | 11     | 28    | NO           | NO                 | YES               | 28     | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[5].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[20].shift_array_reg[21][0]       | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[8].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[6].shift_array_reg[7][0]         | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[9].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[5].shift_array_reg[6][0]         | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[6].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[12].shift_array_reg[13][0]       | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[7].NTT_SDF_STAGE/DELAY_FINISH/DELAY_BLOCK[8].shift_array_reg[9][0]         | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ntt_memory_wrapper     | DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT_REG/DELAY_BLOCK[1].shift_array_reg[2][27]           | 3      | 56    | NO           | NO                 | YES               | 56     | 0       | 
|ntt_memory_wrapper     | DELAY_START/DELAY_BLOCK[8].shift_array_reg[9][0]                                           | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
+-----------------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |  1013|
|3     |DSP48E1_1  |    20|
|4     |LUT1       |    78|
|5     |LUT2       |  1401|
|6     |LUT3       |  2713|
|7     |LUT4       |  1707|
|8     |LUT5       |  1340|
|9     |LUT6       |  2327|
|10    |MUXF7      |    28|
|11    |RAMB18E1   |     2|
|12    |RAMB18E1_1 |     1|
|13    |RAMB18E1_2 |     1|
|14    |SRL16E     |   612|
|15    |SRLC32E    |   231|
|16    |FDRE       |  3945|
|17    |FDSE       |    18|
|18    |IBUF       |    61|
|19    |OBUF       |    50|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------------+------+
|      |Instance                           |Module                          |Cells |
+------+-----------------------------------+--------------------------------+------+
|1     |top                                |                                | 15549|
|2     |  DELAY_START                      |shiftreg__parameterized20       |     7|
|3     |  DUT_NTT                          |ntt_sdf_wrapper                 | 15324|
|4     |    \genblk2[1].TW_ROM             |tw_roms_wrapper__parameterized0 |   183|
|5     |      tw1                          |tw_rom_1                        |    51|
|6     |    \genblk2[2].TW_ROM             |tw_roms_wrapper__parameterized1 |   206|
|7     |      tw2                          |tw_rom_2                        |    74|
|8     |    \genblk2[3].TW_ROM             |tw_roms_wrapper__parameterized2 |   226|
|9     |      tw3                          |tw_rom_3                        |    94|
|10    |    \genblk2[4].TW_ROM             |tw_roms_wrapper__parameterized3 |   230|
|11    |      tw4                          |tw_rom_4                        |    98|
|12    |    \genblk2[5].TW_ROM             |tw_roms_wrapper__parameterized4 |   230|
|13    |      tw5                          |tw_rom_5                        |    98|
|14    |    \genblk2[6].TW_ROM             |tw_roms_wrapper__parameterized5 |   230|
|15    |      tw6                          |tw_rom_6                        |    98|
|16    |    \genblk2[7].TW_ROM             |tw_roms_wrapper__parameterized6 |   258|
|17    |      tw7                          |tw_rom_7                        |   126|
|18    |    \genblk2[8].TW_ROM             |tw_roms_wrapper__parameterized7 |   203|
|19    |      tw8                          |tw_rom_8                        |    71|
|20    |    \genblk2[9].TW_ROM             |tw_roms_wrapper__parameterized8 |   307|
|21    |      tw9                          |tw_rom_9                        |    71|
|22    |    \genblk3[0].NTT_SDF_STAGE      |ntt_sdf_stage                   |  1241|
|23    |      BTF_UNIFIED                  |btf_unified                     |   953|
|24    |        MODMUL                     |modmul_110                      |   512|
|25    |          INTMUL                   |intmul_114                      |   205|
|26    |            CSA_TREE               |csa_tree_116                    |     4|
|27    |              \LAYER_LOOP[0].csau  |csa_2_117                       |     4|
|28    |          MODRED_28                |modred_28_115                   |   220|
|29    |        MOD_ADD                    |modadd_111                      |   122|
|30    |        MOD_SUB                    |modsub_112                      |   147|
|31    |        SHIFT_A                    |shiftreg__parameterized1_113    |   172|
|32    |      DELAY_FINISH                 |shiftreg__parameterized0        |    20|
|33    |      DELAY_START                  |shiftreg__parameterized6        |     1|
|34    |      FIFO                         |fifo                            |    76|
|35    |      MODDIV_BY_2                  |moddiv_by_2_105                 |    56|
|36    |        BUFFER_DIV2                |shiftreg__parameterized3_109    |    56|
|37    |      SHIFT                        |shiftreg_106                    |    56|
|38    |      SHIFT_SEL_BTF                |shiftreg__parameterized5_107    |     2|
|39    |      SHIFT_SEL_OUT                |shiftreg__parameterized5_108    |     3|
|40    |    \genblk3[1].NTT_SDF_STAGE      |ntt_sdf_stage__parameterized0   |  1224|
|41    |      BTF_UNIFIED                  |btf_unified__parameterized0     |   953|
|42    |        MODMUL                     |modmul_97                       |   512|
|43    |          INTMUL                   |intmul_101                      |   205|
|44    |            CSA_TREE               |csa_tree_103                    |     4|
|45    |              \LAYER_LOOP[0].csau  |csa_2_104                       |     4|
|46    |          MODRED_28                |modred_28_102                   |   220|
|47    |        MOD_ADD                    |modadd_98                       |   122|
|48    |        MOD_SUB                    |modsub_99                       |   147|
|49    |        SHIFT_A                    |shiftreg__parameterized1_100    |   172|
|50    |      DELAY_FINISH                 |shiftreg__parameterized7        |    11|
|51    |      DELAY_START                  |shiftreg__parameterized8        |     1|
|52    |      FIFO                         |fifo__parameterized0            |    72|
|53    |      MODDIV_BY_2                  |moddiv_by_2_92                  |    56|
|54    |        BUFFER_DIV2                |shiftreg__parameterized3_96     |    56|
|55    |      SHIFT                        |shiftreg_93                     |    56|
|56    |      SHIFT_SEL_BTF                |shiftreg__parameterized5_94     |     2|
|57    |      SHIFT_SEL_OUT                |shiftreg__parameterized5_95     |     3|
|58    |    \genblk3[2].NTT_SDF_STAGE      |ntt_sdf_stage__parameterized1   |  1431|
|59    |      BTF_UNIFIED                  |btf_unified__parameterized1     |   920|
|60    |        MODMUL                     |modmul_84                       |   512|
|61    |          INTMUL                   |intmul_88                       |   205|
|62    |            CSA_TREE               |csa_tree_90                     |     4|
|63    |              \LAYER_LOOP[0].csau  |csa_2_91                        |     4|
|64    |          MODRED_28                |modred_28_89                    |   220|
|65    |        MOD_ADD                    |modadd_85                       |   120|
|66    |        MOD_SUB                    |modsub_86                       |   147|
|67    |        SHIFT_A                    |shiftreg__parameterized1_87     |   141|
|68    |      DELAY_FINISH                 |shiftreg__parameterized10       |     7|
|69    |      MODDIV_BY_2                  |moddiv_by_2_79                  |    56|
|70    |        BUFFER_DIV2                |shiftreg__parameterized3_83     |    56|
|71    |      SHIFT                        |shiftreg_80                     |   141|
|72    |      SHIFT_REG                    |shiftreg__parameterized9        |   233|
|73    |      SHIFT_SEL_BTF                |shiftreg__parameterized5_81     |     2|
|74    |      SHIFT_SEL_OUT                |shiftreg__parameterized5_82     |     5|
|75    |    \genblk3[3].NTT_SDF_STAGE      |ntt_sdf_stage__parameterized2   |  1396|
|76    |      BTF_UNIFIED                  |btf_unified__parameterized2     |   920|
|77    |        MODMUL                     |modmul_71                       |   512|
|78    |          INTMUL                   |intmul_75                       |   205|
|79    |            CSA_TREE               |csa_tree_77                     |     4|
|80    |              \LAYER_LOOP[0].csau  |csa_2_78                        |     4|
|81    |          MODRED_28                |modred_28_76                    |   220|
|82    |        MOD_ADD                    |modadd_72                       |   120|
|83    |        MOD_SUB                    |modsub_73                       |   147|
|84    |        SHIFT_A                    |shiftreg__parameterized1_74     |   141|
|85    |      DELAY_FINISH                 |shiftreg__parameterized13       |     5|
|86    |      MODDIV_BY_2                  |moddiv_by_2_66                  |    56|
|87    |        BUFFER_DIV2                |shiftreg__parameterized3_70     |    56|
|88    |      SHIFT                        |shiftreg_67                     |   141|
|89    |      SHIFT_REG                    |shiftreg__parameterized12       |   177|
|90    |      SHIFT_SEL_BTF                |shiftreg__parameterized5_68     |     2|
|91    |      SHIFT_SEL_OUT                |shiftreg__parameterized5_69     |     5|
|92    |    \genblk3[4].NTT_SDF_STAGE      |ntt_sdf_stage__parameterized3   |  1364|
|93    |      BTF_UNIFIED                  |btf_unified__parameterized3     |   920|
|94    |        MODMUL                     |modmul_58                       |   512|
|95    |          INTMUL                   |intmul_62                       |   205|
|96    |            CSA_TREE               |csa_tree_64                     |     4|
|97    |              \LAYER_LOOP[0].csau  |csa_2_65                        |     4|
|98    |          MODRED_28                |modred_28_63                    |   220|
|99    |        MOD_ADD                    |modadd_59                       |   120|
|100   |        MOD_SUB                    |modsub_60                       |   147|
|101   |        SHIFT_A                    |shiftreg__parameterized1_61     |   141|
|102   |      DELAY_FINISH                 |shiftreg__parameterized16       |     4|
|103   |      MODDIV_BY_2                  |moddiv_by_2_53                  |    56|
|104   |        BUFFER_DIV2                |shiftreg__parameterized3_57     |    56|
|105   |      SHIFT                        |shiftreg_54                     |   141|
|106   |      SHIFT_REG                    |shiftreg__parameterized15       |   149|
|107   |      SHIFT_SEL_BTF                |shiftreg__parameterized5_55     |     2|
|108   |      SHIFT_SEL_OUT                |shiftreg__parameterized5_56     |     5|
|109   |    \genblk3[5].NTT_SDF_STAGE      |ntt_sdf_stage__parameterized4   |  1357|
|110   |      BTF_UNIFIED                  |btf_unified__parameterized4     |   920|
|111   |        MODMUL                     |modmul_45                       |   512|
|112   |          INTMUL                   |intmul_49                       |   205|
|113   |            CSA_TREE               |csa_tree_51                     |     4|
|114   |              \LAYER_LOOP[0].csau  |csa_2_52                        |     4|
|115   |          MODRED_28                |modred_28_50                    |   220|
|116   |        MOD_ADD                    |modadd_46                       |   120|
|117   |        MOD_SUB                    |modsub_47                       |   147|
|118   |        SHIFT_A                    |shiftreg__parameterized1_48     |   141|
|119   |      DELAY_FINISH                 |shiftreg__parameterized19       |     3|
|120   |      MODDIV_BY_2                  |moddiv_by_2_40                  |    56|
|121   |        BUFFER_DIV2                |shiftreg__parameterized3_44     |    56|
|122   |      SHIFT                        |shiftreg_41                     |   141|
|123   |      SHIFT_REG                    |shiftreg__parameterized18       |   149|
|124   |      SHIFT_SEL_BTF                |shiftreg__parameterized5_42     |     2|
|125   |      SHIFT_SEL_OUT                |shiftreg__parameterized5_43     |     5|
|126   |    \genblk3[6].NTT_SDF_STAGE      |ntt_sdf_stage__parameterized5   |  1294|
|127   |      BTF_UNIFIED                  |btf_unified__parameterized5     |   981|
|128   |        MODMUL                     |modmul_32                       |   512|
|129   |          INTMUL                   |intmul_36                       |   205|
|130   |            CSA_TREE               |csa_tree_38                     |     4|
|131   |              \LAYER_LOOP[0].csau  |csa_2_39                        |     4|
|132   |          MODRED_28                |modred_28_37                    |   220|
|133   |        MOD_ADD                    |modadd_33                       |   150|
|134   |        MOD_SUB                    |modsub_34                       |   147|
|135   |        SHIFT_A                    |shiftreg__parameterized1_35     |   172|
|136   |      DELAY_FINISH                 |shiftreg__parameterized22       |     3|
|137   |      MODDIV_BY_2                  |moddiv_by_2_28                  |    56|
|138   |        BUFFER_DIV2                |shiftreg__parameterized3_31     |    56|
|139   |      SHIFT                        |shiftreg                        |    56|
|140   |      SHIFT_REG                    |shiftreg__parameterized21       |   121|
|141   |      SHIFT_SEL_BTF                |shiftreg__parameterized5_29     |     2|
|142   |      SHIFT_SEL_OUT                |shiftreg__parameterized5_30     |     3|
|143   |    \genblk3[7].NTT_SDF_STAGE      |ntt_sdf_stage__parameterized6   |  1407|
|144   |      BTF_UNIFIED                  |btf_unified__parameterized6     |   920|
|145   |        MODMUL                     |modmul_20                       |   512|
|146   |          INTMUL                   |intmul_24                       |   205|
|147   |            CSA_TREE               |csa_tree_26                     |     4|
|148   |              \LAYER_LOOP[0].csau  |csa_2_27                        |     4|
|149   |          MODRED_28                |modred_28_25                    |   220|
|150   |        MOD_ADD                    |modadd_21                       |    92|
|151   |        MOD_SUB                    |modsub_22                       |   175|
|152   |        SHIFT_A                    |shiftreg__parameterized1_23     |   141|
|153   |      DELAY_FINISH                 |shiftreg__parameterized20_14    |     3|
|154   |      MODDIV_BY_2                  |moddiv_by_2_15                  |    56|
|155   |        BUFFER_DIV2                |shiftreg__parameterized3_19     |    56|
|156   |      SHIFT                        |shiftreg__parameterized1_16     |   141|
|157   |      SHIFT_REG                    |shiftreg__parameterized1_17     |   177|
|158   |      SHIFT_SEL_OUT                |shiftreg__parameterized5_18     |     5|
|159   |    \genblk3[8].NTT_SDF_STAGE      |ntt_sdf_stage__parameterized7   |  1313|
|160   |      BTF_UNIFIED                  |btf_unified__parameterized7     |   892|
|161   |        MODMUL                     |modmul_6                        |   512|
|162   |          INTMUL                   |intmul_10                       |   205|
|163   |            CSA_TREE               |csa_tree_12                     |     4|
|164   |              \LAYER_LOOP[0].csau  |csa_2_13                        |     4|
|165   |          MODRED_28                |modred_28_11                    |   220|
|166   |        MOD_ADD                    |modadd_7                        |    92|
|167   |        MOD_SUB                    |modsub_8                        |   147|
|168   |        SHIFT_A                    |shiftreg__parameterized1_9      |   141|
|169   |      DELAY_FINISH                 |shiftreg__parameterized25       |     5|
|170   |      MODDIV_BY_2                  |moddiv_by_2_2                   |    84|
|171   |        BUFFER_DIV2                |shiftreg__parameterized3_5      |    84|
|172   |      SHIFT                        |shiftreg__parameterized2        |   141|
|173   |      SHIFT_REG                    |shiftreg__parameterized2_3      |   149|
|174   |      SHIFT_SEL_OUT                |shiftreg__parameterized5_4      |     5|
|175   |    \genblk3[9].NTT_SDF_STAGE      |ntt_sdf_stage__parameterized8   |  1224|
|176   |      BTF_UNIFIED                  |btf_unified__parameterized8     |   892|
|177   |        MODMUL                     |modmul                          |   512|
|178   |          INTMUL                   |intmul                          |   205|
|179   |            CSA_TREE               |csa_tree                        |     4|
|180   |              \LAYER_LOOP[0].csau  |csa_2                           |     4|
|181   |          MODRED_28                |modred_28                       |   220|
|182   |        MOD_ADD                    |modadd                          |    92|
|183   |        MOD_SUB                    |modsub                          |   147|
|184   |        SHIFT_A                    |shiftreg__parameterized1        |   141|
|185   |      DELAY_FINISH                 |shiftreg__parameterized27       |     4|
|186   |      MODDIV_BY_2                  |moddiv_by_2                     |    56|
|187   |        BUFFER_DIV2                |shiftreg__parameterized3_1      |    56|
|188   |      SHIFT                        |shiftreg__parameterized3        |   113|
|189   |      SHIFT_REG                    |shiftreg__parameterized3_0      |   121|
|190   |      SHIFT_SEL_OUT                |shiftreg__parameterized5        |     5|
+------+-----------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17167 ; free virtual = 26821
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2187.977 ; gain = 250.281 ; free physical = 17244 ; free virtual = 26898
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2187.977 ; gain = 454.750 ; free physical = 17244 ; free virtual = 26898
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1065 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.859 ; gain = 0.000 ; free physical = 17180 ; free virtual = 26835
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
420 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2207.859 ; gain = 822.238 ; free physical = 17282 ; free virtual = 26937
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.859 ; gain = 0.000 ; free physical = 17282 ; free virtual = 26937
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/synth_1/ntt_memory_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ntt_memory_wrapper_utilization_synth.rpt -pb ntt_memory_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 09:29:57 2023...
