Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\lab4\nios2.qsys --block-symbol-file --output-directory=C:\lab4\nios2 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4/nios2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding hex0 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding keys [altera_avalon_pio 16.0]
Progress: Parameterizing module keys
Progress: Adding leds [altera_avalon_pio 16.0]
Progress: Parameterizing module leds
Progress: Adding nios2 [altera_nios2_qsys 16.0]
Progress: Parameterizing module nios2
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_mem
Progress: Adding switches [altera_avalon_pio 16.0]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios2.nios2: Nios II Classic cores are no longer recommended for new projects
Info: nios2.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\lab4\nios2.qsys --synthesis=VERILOG --output-directory=C:\lab4\nios2\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4/nios2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding hex0 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex3
Progress: Adding hex4 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex4
Progress: Adding hex5 [altera_avalon_pio 16.0]
Progress: Parameterizing module hex5
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding keys [altera_avalon_pio 16.0]
Progress: Parameterizing module keys
Progress: Adding leds [altera_avalon_pio 16.0]
Progress: Parameterizing module leds
Progress: Adding nios2 [altera_nios2_qsys 16.0]
Progress: Parameterizing module nios2
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_mem
Progress: Adding switches [altera_avalon_pio 16.0]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios2.nios2: Nios II Classic cores are no longer recommended for new projects
Info: nios2.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2: Generating nios2 "nios2" for QUARTUS_SYNTH
Info: hex0: Starting RTL generation for module 'nios2_hex0'
Info: hex0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_hex0 --dir=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0001_hex0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0001_hex0_gen//nios2_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: hex0: Done RTL generation for module 'nios2_hex0'
Info: hex0: "nios2" instantiated altera_avalon_pio "hex0"
Info: jtag_uart_0: Starting RTL generation for module 'nios2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_jtag_uart_0 --dir=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0002_jtag_uart_0_gen//nios2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios2_jtag_uart_0'
Info: jtag_uart_0: "nios2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: keys: Starting RTL generation for module 'nios2_keys'
Info: keys:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_keys --dir=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0003_keys_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0003_keys_gen//nios2_keys_component_configuration.pl  --do_build_sim=0  ]
Info: keys: Done RTL generation for module 'nios2_keys'
Info: keys: "nios2" instantiated altera_avalon_pio "keys"
Info: leds: Starting RTL generation for module 'nios2_leds'
Info: leds:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_leds --dir=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0004_leds_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0004_leds_gen//nios2_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'nios2_leds'
Info: leds: "nios2" instantiated altera_avalon_pio "leds"
Info: nios2: Starting RTL generation for module 'nios2_nios2'
Info: nios2:   Generation command is [exec C:/altera/16.0/quartus/bin64/eperlcmd.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2_nios2 --dir=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0005_nios2_gen/ --quartus_bindir=C:/altera/16.0/quartus/bin64 --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0005_nios2_gen//nios2_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2016.11.27 14:41:46 (*) Starting Nios II generation
Info: nios2: # 2016.11.27 14:41:46 (*)   Checking for plaintext license.
Info: nios2: # 2016.11.27 14:41:46 (*)   Couldn't query license setup in Quartus directory C:/altera/16.0/quartus/bin64
Info: nios2: # 2016.11.27 14:41:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2: # 2016.11.27 14:41:46 (*)   Plaintext license not found.
Info: nios2: # 2016.11.27 14:41:46 (*)   No license required to generate encrypted Nios II/e.
Info: nios2: # 2016.11.27 14:41:46 (*)   Elaborating CPU configuration settings
Info: nios2: # 2016.11.27 14:41:46 (*)   Creating all objects for CPU
Info: nios2: # 2016.11.27 14:41:48 (*)   Generating RTL from CPU objects
Info: nios2: # 2016.11.27 14:41:48 (*)   Creating plain-text RTL
Info: nios2: # 2016.11.27 14:41:50 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'nios2_nios2'
Info: nios2: "nios2" instantiated altera_nios2_qsys "nios2"
Info: onchip_mem: Starting RTL generation for module 'nios2_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_onchip_mem --dir=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0006_onchip_mem_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0006_onchip_mem_gen//nios2_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'nios2_onchip_mem'
Info: onchip_mem: "nios2" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: switches: Starting RTL generation for module 'nios2_switches'
Info: switches:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_switches --dir=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0007_switches_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/liangd7/AppData/Local/Temp/alt7132_6764378336895385402.dir/0007_switches_gen//nios2_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios2_switches'
Info: switches: "nios2" instantiated altera_avalon_pio "switches"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2" instantiated altera_reset_controller "rst_controller"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/lab4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/lab4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/lab4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2: Done "nios2" with 29 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
