// Seed: 4292932953
module module_0 (
    input wire id_0,
    output wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    input supply0 id_5,
    output wor id_6,
    output tri id_7,
    input tri1 id_8
);
endmodule
module module_1 #(
    parameter id_13 = 32'd61,
    parameter id_2  = 32'd35
) (
    input tri0 id_0,
    output tri1 id_1,
    input tri _id_2,
    output uwire id_3,
    output uwire id_4
    , _id_13,
    output wire id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8,
    input supply1 id_9,
    output tri id_10,
    input wire id_11
);
  wire [-1  &  !  (  -1  +  id_2  )  >=  id_13 : -1] id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8,
      id_6,
      id_11,
      id_5,
      id_3,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
