// Seed: 1240552365
module module_0 (
    input id_0,
    input logic id_1
);
  initial
    @(posedge 1 - 1) begin
      id_2 = 1;
      if (1'h0) begin
        @(posedge 1)
        @(posedge 1'b0)
        @(posedge 1 or id_2) begin
          id_2 = 1 / 1;
          SystemTFIdentifier(id_1, id_1);
          id_2.id_2 <= 1;
          id_2 = 1;
        end
      end
    end
  type_4(
      id_0, !id_1, 1, 1'b0
  );
endmodule
