Ahn, K. and Sahni, S. 1993. Constrained via minimization. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 12, 2, 273--282.
C. Albrecht, Global routing by new approximation algorithms for multicommodity flow, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.5, p.622-632, November 2006[doi>10.1109/43.920691]
C. J. Alpert , G. Gandham , M. Hrkic , Jiang Hu , S. T. Quay , C. N. Sze, Porosity-aware buffered Steiner tree construction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.4, p.517-526, November 2006[doi>10.1109/TCAD.2004.825864]
U. Brenner , A. Rohe, An effective congestion-driven placement framework, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.4, p.387-394, November 2006[doi>10.1109/TCAD.2003.809662]
Burstein, M. and Pelavin, R. 1983. Hierarchical wire routing. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 2, 4 (Oct), 223--234.
Zhen Cao , Tong Jing , Jinjun Xiong , Yu Hu , Lei He , Xianlong Hong, DpRouter: A Fast and Accurate Dynamic-Pattern-Based Global Routing Algorithm, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.256-261, January 23-26, 2007[doi>10.1109/ASPDAC.2007.357995]
Chin-Chih Chang , J. J.S. Cong, An efficient approach to multilayer layer assignment with an application to via minimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.5, p.608-620, November 2006[doi>10.1109/43.759077]
K. C. Chang , H. C. Du, Layer Assignment Problem for Three-Layer Routing, IEEE Transactions on Computers, v.37 n.5, p.625-632, May 1988[doi>10.1109/12.4616]
Minsik Cho , David Z. Pan, BoxRouter: a new global router based on box expansion and progressive ILP, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147009]
Minsik Cho , D. Z. Pan, BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.12, p.2130-2143, December 2007[doi>10.1109/TCAD.2007.907003]
Minsik Cho , David Z. Pan , Hua Xiang , Ruchir Puri, Wire density driven global routing for CMP variation and timing, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233599]
C. Chu, FLUTE: fast lookup table based wirelength estimation technique, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.696-701, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382665]
M. J. Ciesielski , E. Kinnen, An optimum layer assignment for routing in ICs and PCBs., Proceedings of the 18th Design Automation Conference, p.733-737, June 29-July 01, 1981, Nashville, Tennessee, USA
Cong, J. 1997. Challenges and opportunities for design innovations in nanometer technologies. SRC Design Science Concept Papers.
J. Cong , Jie Fang , Min Xie , Yan Zhang, MARS-a multilevel full-chip gridless routing system, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.3, p.382-394, November 2006[doi>10.1109/TCAD.2004.842803]
Gao, J.-R., Wu, P.-C., and Wang, T.-C. 2008. High-performance routing at the nanometer scale. In Proceedings of the Asia and South Pacific Design Automation Conference.
Raia T. Hadsell , Patrick H. Madden, Improved global routing through congestion estimation, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775842]
Renato F. Hentschke , Jaganathan Narasimham , Marcelo O. Johann , Ricardo L. Reis, Maze routing steiner trees with effective critical sink optimization, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA[doi>10.1145/1231996.1232024]
http://www.ispd.cc/ispd07_contest.html.
Jiang Hu , Sachin S. Sapatnekar, A timing-constrained algorithm for simultaneous global routing of multiple nets, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Hu, J. and Sapatnekar, S. 2002. A survey on multi-net global routing for integrated circuits. Integration, VLSI J. 31, 1, 1--49.
Jhang, K. 2000. Minimum crosstalk layer assignment in a three layer HVH channel routing based on linear pseudo Boolean optimization. In Proceedings of the International Conference on Microelectronics.
Ryan Kastner , Elaheh Bozorgzadeh , Majid Sarrafzadeh, An exact algorithm for coupling-free routing, Proceedings of the 2001 international symposium on Physical design, p.10-15, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369711]
R. Kastner , E. Bozorgzadeh , M. Sarrafzadeh, Pattern routing: use and theory for increasing predictability and avoiding coupling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.7, p.777-790, November 2006[doi>10.1109/TCAD.2002.1013891]
Rony Kay , Rob A. Rutenbar, Wire packing: a strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution, Proceedings of the 2000 international symposium on Physical design, p.61-68, May 2000, San Diego, California, USA[doi>10.1145/332357.332375]
Thomas Kutzschebauch , Leon Stok, Congestion aware layout driven logic synthesis, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Kuang-Yao Lee , Ting-Chi Wang, Post-routing redundant via insertion for yield/reliability improvement, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118376]
Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201328]
N. J. Naclerio , S. Masuda , K. Nakajima, The Via Minimization Problem is NP-Complete, IEEE Transactions on Computers, v.38 n.11, p.1604-1608, November 1989[doi>10.1109/12.42135]
Muhammet Mustafa Ozdal , Martin D. F. Wong, Archer: a history-driven global routing algorithm, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Min Pan , Chris Chu, FastRoute: a step to integrate global routing into placement, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233596]
Min Pan , C. Chu, FastRoute 2.0: A High-quality and Efficient Global Router, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.250-255, January 23-26, 2007[doi>10.1109/ASPDAC.2007.357994]
Jarrod A. Roy , Igor L. Markov, High-performance routing at the nanometer scale, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Semiconductor Industry Association. 2007. International Technology Roadmap for Semiconductors. Semiconductor Industry Association.
C.-J. Shi , A. Vannelli , J. Vlach, Performance-Driven Layer Assignment by Integer Linear Programming and Path-Constrained Hypergraph Partitioning, Journal of Heuristics, v.3 n.3, p.225-243, November 1997[doi>10.1023/A:1009683110027]
UTDA. http://www.cerc.utexas.edu/utda.
Wenting Hou , Hong Yu , Xianlong Hong , Yici Cai , Weimin Wu , Jun Gu , William H. Kao, A new congestion-driven placement algorithm based on cell inflation, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.605-608, January 2001, Yokohama, Japan[doi>10.1145/370155.370560]
Jurjen Westra , Chris Bartels , Patrick Groeneveld, Probabilistic congestion prediction, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981110]
Jurjen Westra , Patrick Groeneveld, Is probabilistic congestion estimation worthwhile?, Proceedings of the 2005 international workshop on System level interconnect prediction, April 02-03, 2005, San Francisco, California, USA[doi>10.1145/1053355.1053377]
Westra, J., Groeneveld, P., Yan, T., and Madden, P. H. 2005. Global routing: Metrics, benchmarks, and tools. In Proceedings of the IEEE Design Automation Technical Conference on Electronic Design Process.
Di Wu , Jiang Hu , Rabi Mahapatra, Coupling aware timing optimization and antenna avoidance in layer assignment, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055144]
D. Wu , Jiang Hu , R. N. Mahapatra, Antenna avoidance in layer assignment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.4, p.734-738, November 2006[doi>10.1109/TCAD.2006.870061]
Di Wu , Jiang Hu , Rabi Mahapatra , Min Zhao, Layer assignment for crosstalk risk minimization, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Gang Xu , Ruiqi Tian , David Z. Pan , Martin D. F. Wong, CMP aware shuttle mask floorplanning, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120836]
