[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677841 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677841 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677841 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12558638 heartbeat IPC: 1.126 cumulative IPC: 1.126 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 25043142 heartbeat IPC: 0.801 cumulative IPC: 0.9361 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 38380970 heartbeat IPC: 0.7497 cumulative IPC: 0.8645 (Simulation time: 00 hr 03 min 43 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 43754750 cumulative IPC: 0.9142 (Simulation time: 00 hr 04 min 36 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 43754750 cumulative IPC: 0.9142 (Simulation time: 00 hr 04 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9142 instructions: 40000000 cycles: 43754750
CPU 0 Branch Prediction Accuracy: 96.07% MPKI: 10.97 Average ROB Occupancy at Mispredict: 36.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.423
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457636 HIT:     419912 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457636 HIT:     419912 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 388.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685290 HIT:     467456 MISS:     217834 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359644 HIT:     291940 MISS:      67704 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96907 HIT:       6387 MISS:      90520 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142891 HIT:     142573 MISS:        318 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85848 HIT:      26556 MISS:      59292 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 168.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6406487 HIT:    6321810 MISS:      84677 MSHR_MERGE:      27548
cpu0->cpu0_L1I LOAD         ACCESS:    6406487 HIT:    6321810 MISS:      84677 MSHR_MERGE:      27548
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13165256 HIT:   12151103 MISS:    1014153 MSHR_MERGE:     528874
cpu0->cpu0_L1D LOAD         ACCESS:    8078808 HIT:    7548697 MISS:     530111 MSHR_MERGE:     227590
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992774 HIT:    4596184 MISS:     396590 MSHR_MERGE:     299680
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93674 HIT:       6222 MISS:      87452 MSHR_MERGE:       1604
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5499912 HIT:    5388166 MISS:     111746 MSHR_MERGE:      50573
cpu0->cpu0_ITLB LOAD         ACCESS:    5499912 HIT:    5388166 MISS:     111746 MSHR_MERGE:      50573
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.754 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12468878 HIT:   11749824 MISS:     719054 MSHR_MERGE:     322591
cpu0->cpu0_DTLB LOAD         ACCESS:   12468878 HIT:   11749824 MISS:     719054 MSHR_MERGE:     322591
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.63 cycles
cpu0->LLC TOTAL        ACCESS:     335563 HIT:      58951 MISS:     276612 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67704 HIT:      18770 MISS:      48934 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90520 HIT:      14312 MISS:      76208 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118047 HIT:      11342 MISS:     106705 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59292 HIT:      14527 MISS:      44765 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1327
  ROW_BUFFER_MISS:     168556
  AVG DBUS CONGESTED CYCLE: 13.06
Channel 0 WQ ROW_BUFFER_HIT:      15473
  ROW_BUFFER_MISS:      92567
  FULL:          0
Channel 0 REFRESHES ISSUED:       3646
