Item(by='colejohnson66', descendants=None, kids=None, score=None, time=1607870416, title=None, item_type='comment', url=None, parent=25406652, text='&gt; I also recall reading a paper that got into implementing a GC on silicon for a graph rewriting based architecture<p>Not that, but still interesting: the Intel iAPX 432[0] was a (failed) processor from 1981 designed with high level languages in mind (specifically Ada). It supported bit-level aligned, variable length instruction, but also a built in GC and type tagging system.<p>[0]: <a href="https:&#x2F;&#x2F;en.wikipedia.org&#x2F;wiki&#x2F;Intel_iAPX_432" rel="nofollow">https:&#x2F;&#x2F;en.wikipedia.org&#x2F;wiki&#x2F;Intel_iAPX_432</a>')