head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.12
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.3
	binutils-2_23_2:1.3
	binutils-2_23_1:1.3
	binutils-2_23:1.3
	binutils-2_23-branch:1.3.0.10
	binutils-2_23-branchpoint:1.3
	binutils-2_22_branch:1.3.0.8
	binutils-2_22:1.3
	binutils-2_22-branch:1.3.0.6
	binutils-2_22-branchpoint:1.3
	binutils-2_21:1.3
	binutils-2_21-branch:1.3.0.4
	binutils-2_21-branchpoint:1.3
	binutils-2_20_1:1.3
	binutils-2_20:1.3
	binutils-arc-20081103-branch:1.2.0.10
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.3.0.2
	binutils-2_20-branchpoint:1.3
	dje-cgen-play1-branch:1.2.0.8
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.6
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.4
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.2
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.1.2.1
	binutils-csl-sourcerygxx-4_1-32:1.1.2.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1.2.1
	binutils-csl-coldfire-4_1-30:1.1.2.1
	binutils-csl-sourcerygxx-4_1-30:1.1.2.1
	binutils-csl-coldfire-4_1-28:1.1.2.1
	binutils-csl-sourcerygxx-4_1-29:1.1.2.1
	binutils-csl-sourcerygxx-4_1-28:1.1.2.1
	binutils-csl-arm-2006q3-27:1.1.2.1
	binutils-csl-sourcerygxx-4_1-27:1.1.2.1
	binutils-csl-arm-2006q3-26:1.1.2.1
	binutils-csl-sourcerygxx-4_1-26:1.1.2.1
	binutils-csl-sourcerygxx-4_1-25:1.1.2.1
	binutils-csl-sourcerygxx-4_1-24:1.1.2.1
	binutils-csl-sourcerygxx-4_1-23:1.1.2.1
	binutils-csl-sourcerygxx-4_1-21:1.1.2.1
	binutils-csl-arm-2006q3-21:1.1.2.1
	binutils-csl-sourcerygxx-4_1-22:1.1.2.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1.2.1
	binutils-csl-sourcerygxx-4_1-20:1.1.2.1
	binutils-csl-arm-2006q3-19:1.1.2.1
	binutils-csl-sourcerygxx-4_1-19:1.1.2.1
	binutils-csl-sourcerygxx-4_1-18:1.1.2.1
	binutils-csl-renesas-4_1-9:1.1.2.1
	binutils-csl-renesas-4_1-8:1.1.2.1
	binutils-csl-renesas-4_1-7:1.1.2.1
	binutils-csl-renesas-4_1-6:1.1.2.1
	binutils-csl-sourcerygxx-4_1-17:1.1.2.1
	binutils-csl-sourcerygxx-4_1-14:1.1.2.1
	binutils-csl-sourcerygxx-4_1-15:1.1.2.1
	binutils-csl-sourcerygxx-4_1-13:1.1.2.1
	binutils-csl-sourcerygxx-4_1-12:1.1.2.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1.2.1
	binutils-csl-sourcerygxx-4_1-9:1.1.2.1
	binutils-csl-sourcerygxx-4_1-8:1.1.2.1
	binutils-csl-sourcerygxx-4_1-7:1.1.2.1
	binutils-csl-arm-2006q1-6:1.1.2.1
	binutils-csl-sourcerygxx-4_1-6:1.1.2.1
	binutils-csl-coldfire-4_1-11:1.1.2.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1.2.1
	binutils-csl-coldfire-4_1-10:1.1.2.1
	binutils-csl-sourcerygxx-4_1-5:1.1.2.1
	binutils_latest_snapshot:1.3
	binutils-csl-sourcerygxx-4_1-4:1.1.2.1
	binutils-csl-2_17-branch:1.1.0.2;
locks; strict;
comment	@# @;


1.3
date	2009.06.30.11.57.05;	author nickc;	state Exp;
branches;
next	1.2;

1.2
date	2006.05.11.15.17.34;	author pbrook;	state Exp;
branches;
next	1.1;

1.1
date	2006.05.03.14.30.24;	author pbrook;	state dead;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2006.05.03.14.30.24;	author pbrook;	state Exp;
branches;
next	;


desc
@@


1.3
log
@        PR 10288
        * arm-dis.c (coprocessor): Print the LDC and STC versions of the
        LFM and SFM instructions as comments,.
        Improve consistency of formatting for instructions displayed as
        comments and decimal values displayed with their hexadecimal
        equivalents.
        Formatting tidy ups.

        Updated expected disassembler regexps.
@
text
@
.*:     file format.*

Disassembly of section .text:

00008000 <[^>]*>:
    8000:	e3000000 	movw	r0, #0
    8004:	e3411234 	movt	r1, #4660	; 0x1234
    8008:	e3082000 	movw	r2, #32768	; 0x8000
    800c:	e3413233 	movt	r3, #4659	; 0x1233
    8010:	e3004011 	movw	r4, #17
    8014:	e3415234 	movt	r5, #4660	; 0x1234
    8018:	e3086011 	movw	r6, #32785	; 0x8011
    801c:	e3417233 	movt	r7, #4659	; 0x1233

00008020 <[^>]*>:
    8020:	f240 0700 	movw	r7, #0
    8024:	f2c1 2634 	movt	r6, #4660	; 0x1234
    8028:	f248 0500 	movw	r5, #32768	; 0x8000
    802c:	f2c1 2433 	movt	r4, #4659	; 0x1233
    8030:	f240 0311 	movw	r3, #17
    8034:	f2c1 2234 	movt	r2, #4660	; 0x1234
    8038:	f248 0111 	movw	r1, #32785	; 0x8011
    803c:	f2c1 2033 	movt	r0, #4659	; 0x1233

Disassembly of section .far:

12340000 <[^>]*>:
12340000:	e3080000 	movw	r0, #32768	; 0x8000
12340004:	e34e0dcc 	movt	r0, #60876	; 0xedcc
12340008:	e3080021 	movw	r0, #32801	; 0x8021
1234000c:	e34e0dcc 	movt	r0, #60876	; 0xedcc

12340010 <[^>]*>:
12340010:	f248 0000 	movw	r0, #32768	; 0x8000
12340014:	f6ce 50cc 	movt	r0, #60876	; 0xedcc
12340018:	f248 0021 	movw	r0, #32801	; 0x8021
1234001c:	f6ce 50cc 	movt	r0, #60876	; 0xedcc

@


1.2
log
@2006-05-11  Paul Brook  <paul@@codesourcery.com>

bfd/
	* elf32-arm.c (elf32_arm_reloc_map): Add MOVW and MOVT relocs.
	(elf32_arm_final_link_relocate): Handle MOVW and MOVT relocs.
	(elf32_arm_gc_sweep_hook, elf32_arm_check_relocs): Ditto.
	* reloc.c: Ditto.
	* bfd-in2.h: Regenerate.
	* libbfd.h: Regenerate.
	* libcoff.h: Regenerate.
gas/
	* config/tc-arm.c (parse_half): New function.
	(operand_parse_code): Remove OP_Iffff.  Add OP_HALF.
	(parse_operands): Ditto.
	(do_mov16): Reject invalid relocations.
	(do_t_mov16): Ditto.  Use Thumb reloc numbers.
	(insns): Replace Iffff with HALF.
	(md_apply_fix): Add MOVW and MOVT relocs.
	(tc_gen_reloc): Ditto.
	* doc/c-arm.texi: Document relocation operators
ld/testsuite/
	* ld-arm/arm-elf.exp: Add arm-movwt.
	* ld-arm/arm-movwt.d: New test.
	* ld-arm/arm-movwt.s: New test.
	* ld-arm/arm.ld: Add .far.
@
text
@d7 1
a7 1
    8000:	e3000000 	movw	r0, #0	; 0x0
d11 1
a11 1
    8010:	e3004011 	movw	r4, #17	; 0x11
d17 1
a17 1
    8020:	f240 0700 	movw	r7, #0	; 0x0
d21 1
a21 1
    8030:	f240 0311 	movw	r3, #17	; 0x11
@


1.1
log
@file arm-movwt.d was initially added on branch binutils-csl-2_17-branch.
@
text
@d1 39
@


1.1.2.1
log
@2006-05-03  Paul Brook  <paul@@codesourcery.com>

	* bfd/elf32-arm.c (elf32_arm_reloc_map): Add MOVW and MOVT relocs.
	(elf32_arm_final_link_relocate): Handle MOVW and MOVT relocs.
	(elf32_arm_gc_sweep_hook, elf32_arm_check_relocs): Ditto.
	* bfd/reloc.c: Ditto.
	* bfd/bfd-in2.h: Regenerate.
	* bfd/libbfd.h: Regenerate.
	* bfd/libcoff.h: Regenerate.
	* gas/config/tc-arm.c (parse_half): New function.
	(operand_parse_code): Remove OP_Iffff.  Add OP_HALF.
	(parse_operands): Ditto.
	(do_mov16): Reject invalid relocations.
	(do_t_mov16): Ditto.  Use Thumb reloc numbers.
	(insns): Replace Iffff with HALF.
	(md_apply_fix): Add MOVW and MOVT relocs.
	(tc_gen_reloc): Ditto.
	* gas/doc/c-arm.texi: Document relocation operators
	* ld/testsuite/ld-arm/arm-elf.exp: Add arm-movwt.
	* ld/testsuite/ld-arm/arm-movwt.d: New test.
	* ld/testsuite/ld-arm/arm-movwt.s: New test.
	* ld/testsuite/ld-arm/arm.ld: Add .far.
@
text
@a0 39

.*:     file format.*

Disassembly of section .text:

00008000 <[^>]*>:
    8000:	e3000000 	movw	r0, #0	; 0x0
    8004:	e3411234 	movt	r1, #4660	; 0x1234
    8008:	e3082000 	movw	r2, #32768	; 0x8000
    800c:	e3413233 	movt	r3, #4659	; 0x1233
    8010:	e3004011 	movw	r4, #17	; 0x11
    8014:	e3415234 	movt	r5, #4660	; 0x1234
    8018:	e3086011 	movw	r6, #32785	; 0x8011
    801c:	e3417233 	movt	r7, #4659	; 0x1233

00008020 <[^>]*>:
    8020:	f240 0700 	movw	r7, #0	; 0x0
    8024:	f2c1 2634 	movt	r6, #4660	; 0x1234
    8028:	f248 0500 	movw	r5, #32768	; 0x8000
    802c:	f2c1 2433 	movt	r4, #4659	; 0x1233
    8030:	f240 0311 	movw	r3, #17	; 0x11
    8034:	f2c1 2234 	movt	r2, #4660	; 0x1234
    8038:	f248 0111 	movw	r1, #32785	; 0x8011
    803c:	f2c1 2033 	movt	r0, #4659	; 0x1233

Disassembly of section .far:

12340000 <[^>]*>:
12340000:	e3080000 	movw	r0, #32768	; 0x8000
12340004:	e34e0dcc 	movt	r0, #60876	; 0xedcc
12340008:	e3080021 	movw	r0, #32801	; 0x8021
1234000c:	e34e0dcc 	movt	r0, #60876	; 0xedcc

12340010 <[^>]*>:
12340010:	f248 0000 	movw	r0, #32768	; 0x8000
12340014:	f6ce 50cc 	movt	r0, #60876	; 0xedcc
12340018:	f248 0021 	movw	r0, #32801	; 0x8021
1234001c:	f6ce 50cc 	movt	r0, #60876	; 0xedcc

@

