
*** Running vivado
    with args -log pong_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pong_top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source pong_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.367 ; gain = 0.000
Command: synth_design -top pong_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10500
WARNING: [Synth 8-9971] redeclaration of ansi port 'count' is not allowed [C:/Users/Ziadgaballah/Desktop/New folder/counter_x_bit.v:25]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pong_top' [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'clockDivider' [C:/Users/Ziadgaballah/Desktop/New folder/clockDivider.v:23]
	Parameter n bound to: 5000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter_x_bit' [C:/Users/Ziadgaballah/Desktop/New folder/counter_x_bit.v:23]
	Parameter x bound to: 32 - type: integer 
	Parameter n bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_x_bit' (0#1) [C:/Users/Ziadgaballah/Desktop/New folder/counter_x_bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDivider' (0#1) [C:/Users/Ziadgaballah/Desktop/New folder/clockDivider.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/vga_controller.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/vga_controller.v:4]
INFO: [Synth 8-6157] synthesizing module 'pong_text' [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_text.v:4]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/ascii_rom.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/ascii_rom.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_text.v:37]
INFO: [Synth 8-6155] done synthesizing module 'pong_text' (0#1) [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_text.v:4]
INFO: [Synth 8-6157] synthesizing module 'pong_graph' [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_graph.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pong_graph' (0#1) [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_graph.v:12]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/timer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/timer.v:12]
INFO: [Synth 8-6157] synthesizing module 'm100_counter' [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/m100_counter.v:12]
WARNING: [Synth 8-6090] variable 'dig_l_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/m100_counter.v:40]
WARNING: [Synth 8-6090] variable 'dig_r_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/m100_counter.v:41]
INFO: [Synth 8-6155] done synthesizing module 'm100_counter' (0#1) [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/m100_counter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pong_top' (0#1) [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_top.v:4]
WARNING: [Synth 8-3848] Net char_addr_r in module/entity pong_text does not have driver. [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_text.v:15]
WARNING: [Synth 8-3848] Net char_addr_l in module/entity pong_text does not have driver. [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_text.v:15]
WARNING: [Synth 8-3848] Net l_wall_on in module/entity pong_graph does not have driver. [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_graph.v:133]
WARNING: [Synth 8-3848] Net latch in module/entity pong_top does not have driver. [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_top.v:10]
WARNING: [Synth 8-3848] Net nes_clk in module/entity pong_top does not have driver. [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_top.v:11]
WARNING: [Synth 8-7129] Port latch in module pong_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port nes_clk in module pong_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port data in module pong_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1283.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1283.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1283.367 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1283.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/constrs_1/new/const_pong3.xdc]
Finished Parsing XDC File [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/constrs_1/new/const_pong3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/constrs_1/new/const_pong3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pong_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pong_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1354.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1354.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'count_reg' in module 'pong_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pong_top'
WARNING: [Synth 8-327] inferring latch for variable 'char_addr_s_reg' [C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.srcs/sources_1/new/pong_text.v:38]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 newgame |                               00 |                               00
                    play |                               01 |                               01
                    over |                               10 |                               11
                 newball |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'pong_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'count_reg' using encoding 'one-hot' in module 'pong_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	  10 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	  18 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	  18 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port latch in module pong_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port nes_clk in module pong_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port data in module pong_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-----------------------------------+---------------+----------------+
|Module Name | RTL Object                        | Depth x Width | Implemented As | 
+------------+-----------------------------------+---------------+----------------+
|pong_top    | text_unit/ascii_unit/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+-----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance text_unit/ascii_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    44|
|3     |LUT1     |     5|
|4     |LUT2     |    77|
|5     |LUT3     |    45|
|6     |LUT4     |   144|
|7     |LUT5     |    66|
|8     |LUT6     |   121|
|9     |RAMB18E1 |     1|
|10    |FDCE     |    98|
|11    |FDPE     |    17|
|12    |FDRE     |    45|
|13    |FDSE     |     6|
|14    |LD       |     7|
|15    |IBUF     |     7|
|16    |OBUF     |    25|
|17    |OBUFT    |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1354.445 ; gain = 71.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1354.445 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1354.445 ; gain = 71.078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1361.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

Synth Design complete, checksum: 98a5202f
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1365.539 ; gain = 82.172
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ziadgaballah/Downloads/PONG SEMISEMIFINAL/PONG SEMIFINAL/PONG SEMIFINAL.runs/synth_1/pong_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pong_top_utilization_synth.rpt -pb pong_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 07:46:53 2024...
