ARM GAS  /tmp/ccqoT2yJ.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MPU_Config,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MPU_Config:
  25              	.LFB153:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
ARM GAS  /tmp/ccqoT2yJ.s 			page 2


  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** I2S_HandleTypeDef hi2s1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** static void MPU_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_I2C2_Init(void);
  58:Core/Src/main.c **** static void MX_I2S1_Init(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE END 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /**
  69:Core/Src/main.c ****   * @brief  The application entry point.
  70:Core/Src/main.c ****   * @retval int
  71:Core/Src/main.c ****   */
  72:Core/Src/main.c **** int main(void)
  73:Core/Src/main.c **** {
  74:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  81:Core/Src/main.c ****   HAL_Init();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
  84:Core/Src/main.c ****   MPU_Config();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END Init */
  89:Core/Src/main.c **** 
ARM GAS  /tmp/ccqoT2yJ.s 			page 3


  90:Core/Src/main.c ****   /* Configure the system clock */
  91:Core/Src/main.c ****   SystemClock_Config();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Initialize all configured peripherals */
  98:Core/Src/main.c ****   MX_GPIO_Init();
  99:Core/Src/main.c ****   MX_I2C2_Init();
 100:Core/Src/main.c ****   MX_I2S1_Init();
 101:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Infinite loop */
 107:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 108:Core/Src/main.c ****   while (1)
 109:Core/Src/main.c ****   {
 110:Core/Src/main.c ****     /* USER CODE END WHILE */
 111:Core/Src/main.c ****     HAL_GPIO_WritePin(CODEC_NRST_GPIO_Port, CODEC_NRST_Pin, GPIO_PIN_SET); // Set codec reset high
 112:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 113:Core/Src/main.c ****   }
 114:Core/Src/main.c ****   /* USER CODE END 3 */
 115:Core/Src/main.c **** }
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /**
 118:Core/Src/main.c ****   * @brief System Clock Configuration
 119:Core/Src/main.c ****   * @retval None
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c **** void SystemClock_Config(void)
 122:Core/Src/main.c **** {
 123:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 124:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /** Supply configuration update enable
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 136:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 120;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 10;
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
ARM GAS  /tmp/ccqoT2yJ.s 			page 4


 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 150:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 151:Core/Src/main.c ****   {
 152:Core/Src/main.c ****     Error_Handler();
 153:Core/Src/main.c ****   }
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 156:Core/Src/main.c ****   */
 157:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 158:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 159:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 160:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 161:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 162:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c **** }
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /**
 175:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 176:Core/Src/main.c ****   * @param None
 177:Core/Src/main.c ****   * @retval None
 178:Core/Src/main.c ****   */
 179:Core/Src/main.c **** static void MX_I2C2_Init(void)
 180:Core/Src/main.c **** {
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 189:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 190:Core/Src/main.c ****   hi2c2.Init.Timing = 0x307075B1;
 191:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 192:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 193:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 194:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 195:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 196:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 197:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 198:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****     Error_Handler();
 201:Core/Src/main.c ****   }
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /** Configure Analogue filter
ARM GAS  /tmp/ccqoT2yJ.s 			page 5


 204:Core/Src/main.c ****   */
 205:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****     Error_Handler();
 208:Core/Src/main.c ****   }
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /** Configure Digital filter
 211:Core/Src/main.c ****   */
 212:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 213:Core/Src/main.c ****   {
 214:Core/Src/main.c ****     Error_Handler();
 215:Core/Src/main.c ****   }
 216:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** }
 221:Core/Src/main.c **** 
 222:Core/Src/main.c **** /**
 223:Core/Src/main.c ****   * @brief I2S1 Initialization Function
 224:Core/Src/main.c ****   * @param None
 225:Core/Src/main.c ****   * @retval None
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c **** static void MX_I2S1_Init(void)
 228:Core/Src/main.c **** {
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE BEGIN I2S1_Init 0 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* USER CODE END I2S1_Init 0 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE BEGIN I2S1_Init 1 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /* USER CODE END I2S1_Init 1 */
 237:Core/Src/main.c ****   hi2s1.Instance = SPI1;
 238:Core/Src/main.c ****   hi2s1.Init.Mode = I2S_MODE_MASTER_FULLDUPLEX;
 239:Core/Src/main.c ****   hi2s1.Init.Standard = I2S_STANDARD_MSB;
 240:Core/Src/main.c ****   hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 241:Core/Src/main.c ****   hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 242:Core/Src/main.c ****   hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 243:Core/Src/main.c ****   hi2s1.Init.CPOL = I2S_CPOL_LOW;
 244:Core/Src/main.c ****   hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 245:Core/Src/main.c ****   hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 246:Core/Src/main.c ****   hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 247:Core/Src/main.c ****   hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 248:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 249:Core/Src/main.c ****   {
 250:Core/Src/main.c ****     Error_Handler();
 251:Core/Src/main.c ****   }
 252:Core/Src/main.c ****   /* USER CODE BEGIN I2S1_Init 2 */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE END I2S1_Init 2 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c **** }
 257:Core/Src/main.c **** 
 258:Core/Src/main.c **** /**
 259:Core/Src/main.c ****   * @brief GPIO Initialization Function
 260:Core/Src/main.c ****   * @param None
ARM GAS  /tmp/ccqoT2yJ.s 			page 6


 261:Core/Src/main.c ****   * @retval None
 262:Core/Src/main.c ****   */
 263:Core/Src/main.c **** static void MX_GPIO_Init(void)
 264:Core/Src/main.c **** {
 265:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 266:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 267:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 270:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 271:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 272:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 273:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 274:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 275:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 278:Core/Src/main.c ****   HAL_GPIO_WritePin(CODEC_NRST_GPIO_Port, CODEC_NRST_Pin, GPIO_PIN_RESET);
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /*Configure GPIO pins : PE2 PE3 PE4 PE5
 281:Core/Src/main.c ****                            PE6 PE7 PE8 PE9
 282:Core/Src/main.c ****                            PE10 PE11 PE12 PE13
 283:Core/Src/main.c ****                            PE14 PE15 PE0 PE1 */
 284:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 285:Core/Src/main.c ****                           |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 286:Core/Src/main.c ****                           |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 287:Core/Src/main.c ****                           |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 288:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 289:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 290:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /*Configure GPIO pins : PC13 PC14 PC15 PC0
 293:Core/Src/main.c ****                            PC1 PC2 PC3 PC6
 294:Core/Src/main.c ****                            PC7 PC8 PC9 PC10
 295:Core/Src/main.c ****                            PC11 PC12 */
 296:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 297:Core/Src/main.c ****                           |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 298:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 299:Core/Src/main.c ****                           |GPIO_PIN_11|GPIO_PIN_12;
 300:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 301:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 302:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /*Configure GPIO pins : PA0 PA1 PA2 PA3
 305:Core/Src/main.c ****                            PA8 PA9 PA10 PA15 */
 306:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 307:Core/Src/main.c ****                           |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 308:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 309:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 310:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /*Configure GPIO pin : CODEC_NRST_Pin */
 313:Core/Src/main.c ****   GPIO_InitStruct.Pin = CODEC_NRST_Pin;
 314:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 315:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 316:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 317:Core/Src/main.c ****   HAL_GPIO_Init(CODEC_NRST_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/ccqoT2yJ.s 			page 7


 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB12
 320:Core/Src/main.c ****                            PB13 PB14 PB15 PB4
 321:Core/Src/main.c ****                            PB5 PB6 PB7 PB8
 322:Core/Src/main.c ****                            PB9 */
 323:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 324:Core/Src/main.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4
 325:Core/Src/main.c ****                           |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 326:Core/Src/main.c ****                           |GPIO_PIN_9;
 327:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 328:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 329:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /*Configure GPIO pins : PD8 PD9 PD10 PD11
 332:Core/Src/main.c ****                            PD12 PD13 PD14 PD15
 333:Core/Src/main.c ****                            PD0 PD1 PD2 PD3
 334:Core/Src/main.c ****                            PD4 PD5 PD6 PD7 */
 335:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 336:Core/Src/main.c ****                           |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 337:Core/Src/main.c ****                           |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 338:Core/Src/main.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 339:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 340:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 341:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 342:Core/Src/main.c **** 
 343:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 344:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 345:Core/Src/main.c **** }
 346:Core/Src/main.c **** 
 347:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** /* USER CODE END 4 */
 350:Core/Src/main.c **** 
 351:Core/Src/main.c **** /* MPU Configuration */
 352:Core/Src/main.c **** 
 353:Core/Src/main.c **** void MPU_Config(void)
 354:Core/Src/main.c **** {
  27              		.loc 1 354 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
 355:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  39              		.loc 1 355 3 view .LVU1
  40              		.loc 1 355 26 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0094     		str	r4, [sp]
  43 0008 0194     		str	r4, [sp, #4]
  44 000a 0294     		str	r4, [sp, #8]
  45 000c 0394     		str	r4, [sp, #12]
ARM GAS  /tmp/ccqoT2yJ.s 			page 8


 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* Disables the MPU */
 358:Core/Src/main.c ****   HAL_MPU_Disable();
  46              		.loc 1 358 3 is_stmt 1 view .LVU3
  47 000e FFF7FEFF 		bl	HAL_MPU_Disable
  48              	.LVL0:
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 361:Core/Src/main.c ****   */
 362:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  49              		.loc 1 362 3 view .LVU4
  50              		.loc 1 362 25 is_stmt 0 view .LVU5
  51 0012 0123     		movs	r3, #1
  52 0014 8DF80030 		strb	r3, [sp]
 363:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  53              		.loc 1 363 3 is_stmt 1 view .LVU6
  54              		.loc 1 363 25 is_stmt 0 view .LVU7
  55 0018 8DF80140 		strb	r4, [sp, #1]
 364:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  56              		.loc 1 364 3 is_stmt 1 view .LVU8
  57              		.loc 1 364 30 is_stmt 0 view .LVU9
  58 001c 0194     		str	r4, [sp, #4]
 365:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  59              		.loc 1 365 3 is_stmt 1 view .LVU10
  60              		.loc 1 365 23 is_stmt 0 view .LVU11
  61 001e 1F22     		movs	r2, #31
  62 0020 8DF80820 		strb	r2, [sp, #8]
 366:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  63              		.loc 1 366 3 is_stmt 1 view .LVU12
  64              		.loc 1 366 35 is_stmt 0 view .LVU13
  65 0024 8722     		movs	r2, #135
  66 0026 8DF80920 		strb	r2, [sp, #9]
 367:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  67              		.loc 1 367 3 is_stmt 1 view .LVU14
  68              		.loc 1 367 31 is_stmt 0 view .LVU15
  69 002a 8DF80A40 		strb	r4, [sp, #10]
 368:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  70              		.loc 1 368 3 is_stmt 1 view .LVU16
  71              		.loc 1 368 35 is_stmt 0 view .LVU17
  72 002e 8DF80B40 		strb	r4, [sp, #11]
 369:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  73              		.loc 1 369 3 is_stmt 1 view .LVU18
  74              		.loc 1 369 30 is_stmt 0 view .LVU19
  75 0032 8DF80C30 		strb	r3, [sp, #12]
 370:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  76              		.loc 1 370 3 is_stmt 1 view .LVU20
  77              		.loc 1 370 30 is_stmt 0 view .LVU21
  78 0036 8DF80D30 		strb	r3, [sp, #13]
 371:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  79              		.loc 1 371 3 is_stmt 1 view .LVU22
  80              		.loc 1 371 30 is_stmt 0 view .LVU23
  81 003a 8DF80E40 		strb	r4, [sp, #14]
 372:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  82              		.loc 1 372 3 is_stmt 1 view .LVU24
  83              		.loc 1 372 31 is_stmt 0 view .LVU25
  84 003e 8DF80F40 		strb	r4, [sp, #15]
 373:Core/Src/main.c **** 
ARM GAS  /tmp/ccqoT2yJ.s 			page 9


 374:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  85              		.loc 1 374 3 is_stmt 1 view .LVU26
  86 0042 6846     		mov	r0, sp
  87 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  88              	.LVL1:
 375:Core/Src/main.c ****   /* Enables the MPU */
 376:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  89              		.loc 1 376 3 view .LVU27
  90 0048 0420     		movs	r0, #4
  91 004a FFF7FEFF 		bl	HAL_MPU_Enable
  92              	.LVL2:
 377:Core/Src/main.c **** 
 378:Core/Src/main.c **** }
  93              		.loc 1 378 1 is_stmt 0 view .LVU28
  94 004e 04B0     		add	sp, sp, #16
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 8
  97              		@ sp needed
  98 0050 10BD     		pop	{r4, pc}
  99              		.cfi_endproc
 100              	.LFE153:
 102              		.section	.text.MX_GPIO_Init,"ax",%progbits
 103              		.align	1
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 108              	MX_GPIO_Init:
 109              	.LFB152:
 264:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 264 1 is_stmt 1 view -0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 48
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 115              	.LCFI3:
 116              		.cfi_def_cfa_offset 20
 117              		.cfi_offset 4, -20
 118              		.cfi_offset 5, -16
 119              		.cfi_offset 6, -12
 120              		.cfi_offset 7, -8
 121              		.cfi_offset 14, -4
 122 0002 8DB0     		sub	sp, sp, #52
 123              	.LCFI4:
 124              		.cfi_def_cfa_offset 72
 265:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 125              		.loc 1 265 3 view .LVU30
 265:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 126              		.loc 1 265 20 is_stmt 0 view .LVU31
 127 0004 0024     		movs	r4, #0
 128 0006 0794     		str	r4, [sp, #28]
 129 0008 0894     		str	r4, [sp, #32]
 130 000a 0994     		str	r4, [sp, #36]
 131 000c 0A94     		str	r4, [sp, #40]
 132 000e 0B94     		str	r4, [sp, #44]
 270:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 133              		.loc 1 270 3 is_stmt 1 view .LVU32
 134              	.LBB4:
ARM GAS  /tmp/ccqoT2yJ.s 			page 10


 270:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 135              		.loc 1 270 3 view .LVU33
 270:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 136              		.loc 1 270 3 view .LVU34
 137 0010 434B     		ldr	r3, .L5
 138 0012 D3F8E020 		ldr	r2, [r3, #224]
 139 0016 42F01002 		orr	r2, r2, #16
 140 001a C3F8E020 		str	r2, [r3, #224]
 270:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 141              		.loc 1 270 3 view .LVU35
 142 001e D3F8E020 		ldr	r2, [r3, #224]
 143 0022 02F01002 		and	r2, r2, #16
 144 0026 0192     		str	r2, [sp, #4]
 270:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 145              		.loc 1 270 3 view .LVU36
 146 0028 019A     		ldr	r2, [sp, #4]
 147              	.LBE4:
 270:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 148              		.loc 1 270 3 view .LVU37
 271:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 149              		.loc 1 271 3 view .LVU38
 150              	.LBB5:
 271:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 151              		.loc 1 271 3 view .LVU39
 271:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 152              		.loc 1 271 3 view .LVU40
 153 002a D3F8E020 		ldr	r2, [r3, #224]
 154 002e 42F00402 		orr	r2, r2, #4
 155 0032 C3F8E020 		str	r2, [r3, #224]
 271:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 156              		.loc 1 271 3 view .LVU41
 157 0036 D3F8E020 		ldr	r2, [r3, #224]
 158 003a 02F00402 		and	r2, r2, #4
 159 003e 0292     		str	r2, [sp, #8]
 271:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 160              		.loc 1 271 3 view .LVU42
 161 0040 029A     		ldr	r2, [sp, #8]
 162              	.LBE5:
 271:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 163              		.loc 1 271 3 view .LVU43
 272:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 164              		.loc 1 272 3 view .LVU44
 165              	.LBB6:
 272:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 166              		.loc 1 272 3 view .LVU45
 272:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 167              		.loc 1 272 3 view .LVU46
 168 0042 D3F8E020 		ldr	r2, [r3, #224]
 169 0046 42F08002 		orr	r2, r2, #128
 170 004a C3F8E020 		str	r2, [r3, #224]
 272:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 171              		.loc 1 272 3 view .LVU47
 172 004e D3F8E020 		ldr	r2, [r3, #224]
 173 0052 02F08002 		and	r2, r2, #128
 174 0056 0392     		str	r2, [sp, #12]
 272:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 175              		.loc 1 272 3 view .LVU48
ARM GAS  /tmp/ccqoT2yJ.s 			page 11


 176 0058 039A     		ldr	r2, [sp, #12]
 177              	.LBE6:
 272:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 178              		.loc 1 272 3 view .LVU49
 273:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 273 3 view .LVU50
 180              	.LBB7:
 273:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 181              		.loc 1 273 3 view .LVU51
 273:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 182              		.loc 1 273 3 view .LVU52
 183 005a D3F8E020 		ldr	r2, [r3, #224]
 184 005e 42F00102 		orr	r2, r2, #1
 185 0062 C3F8E020 		str	r2, [r3, #224]
 273:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 186              		.loc 1 273 3 view .LVU53
 187 0066 D3F8E020 		ldr	r2, [r3, #224]
 188 006a 02F00102 		and	r2, r2, #1
 189 006e 0492     		str	r2, [sp, #16]
 273:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 273 3 view .LVU54
 191 0070 049A     		ldr	r2, [sp, #16]
 192              	.LBE7:
 273:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 193              		.loc 1 273 3 view .LVU55
 274:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 194              		.loc 1 274 3 view .LVU56
 195              	.LBB8:
 274:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 196              		.loc 1 274 3 view .LVU57
 274:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 197              		.loc 1 274 3 view .LVU58
 198 0072 D3F8E020 		ldr	r2, [r3, #224]
 199 0076 42F00202 		orr	r2, r2, #2
 200 007a C3F8E020 		str	r2, [r3, #224]
 274:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 201              		.loc 1 274 3 view .LVU59
 202 007e D3F8E020 		ldr	r2, [r3, #224]
 203 0082 02F00202 		and	r2, r2, #2
 204 0086 0592     		str	r2, [sp, #20]
 274:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 205              		.loc 1 274 3 view .LVU60
 206 0088 059A     		ldr	r2, [sp, #20]
 207              	.LBE8:
 274:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 208              		.loc 1 274 3 view .LVU61
 275:Core/Src/main.c **** 
 209              		.loc 1 275 3 view .LVU62
 210              	.LBB9:
 275:Core/Src/main.c **** 
 211              		.loc 1 275 3 view .LVU63
 275:Core/Src/main.c **** 
 212              		.loc 1 275 3 view .LVU64
 213 008a D3F8E020 		ldr	r2, [r3, #224]
 214 008e 42F00802 		orr	r2, r2, #8
 215 0092 C3F8E020 		str	r2, [r3, #224]
 275:Core/Src/main.c **** 
ARM GAS  /tmp/ccqoT2yJ.s 			page 12


 216              		.loc 1 275 3 view .LVU65
 217 0096 D3F8E030 		ldr	r3, [r3, #224]
 218 009a 03F00803 		and	r3, r3, #8
 219 009e 0693     		str	r3, [sp, #24]
 275:Core/Src/main.c **** 
 220              		.loc 1 275 3 view .LVU66
 221 00a0 069B     		ldr	r3, [sp, #24]
 222              	.LBE9:
 275:Core/Src/main.c **** 
 223              		.loc 1 275 3 view .LVU67
 278:Core/Src/main.c **** 
 224              		.loc 1 278 3 view .LVU68
 225 00a2 204E     		ldr	r6, .L5+4
 226 00a4 2246     		mov	r2, r4
 227 00a6 2021     		movs	r1, #32
 228 00a8 3046     		mov	r0, r6
 229 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 230              	.LVL3:
 284:Core/Src/main.c ****                           |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 231              		.loc 1 284 3 view .LVU69
 284:Core/Src/main.c ****                           |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 232              		.loc 1 284 23 is_stmt 0 view .LVU70
 233 00ae 4FF6FF77 		movw	r7, #65535
 234 00b2 0797     		str	r7, [sp, #28]
 288:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 235              		.loc 1 288 3 is_stmt 1 view .LVU71
 288:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 288 24 is_stmt 0 view .LVU72
 237 00b4 0325     		movs	r5, #3
 238 00b6 0895     		str	r5, [sp, #32]
 289:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 239              		.loc 1 289 3 is_stmt 1 view .LVU73
 289:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 240              		.loc 1 289 24 is_stmt 0 view .LVU74
 241 00b8 0994     		str	r4, [sp, #36]
 290:Core/Src/main.c **** 
 242              		.loc 1 290 3 is_stmt 1 view .LVU75
 243 00ba 07A9     		add	r1, sp, #28
 244 00bc 1A48     		ldr	r0, .L5+8
 245 00be FFF7FEFF 		bl	HAL_GPIO_Init
 246              	.LVL4:
 296:Core/Src/main.c ****                           |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 247              		.loc 1 296 3 view .LVU76
 296:Core/Src/main.c ****                           |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 248              		.loc 1 296 23 is_stmt 0 view .LVU77
 249 00c2 4FF6CF73 		movw	r3, #65487
 250 00c6 0793     		str	r3, [sp, #28]
 300:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 300 3 is_stmt 1 view .LVU78
 300:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 252              		.loc 1 300 24 is_stmt 0 view .LVU79
 253 00c8 0895     		str	r5, [sp, #32]
 301:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 254              		.loc 1 301 3 is_stmt 1 view .LVU80
 301:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 255              		.loc 1 301 24 is_stmt 0 view .LVU81
 256 00ca 0994     		str	r4, [sp, #36]
ARM GAS  /tmp/ccqoT2yJ.s 			page 13


 302:Core/Src/main.c **** 
 257              		.loc 1 302 3 is_stmt 1 view .LVU82
 258 00cc 07A9     		add	r1, sp, #28
 259 00ce 3046     		mov	r0, r6
 260 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL5:
 306:Core/Src/main.c ****                           |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 262              		.loc 1 306 3 view .LVU83
 306:Core/Src/main.c ****                           |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 263              		.loc 1 306 23 is_stmt 0 view .LVU84
 264 00d4 48F20F73 		movw	r3, #34575
 265 00d8 0793     		str	r3, [sp, #28]
 308:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 266              		.loc 1 308 3 is_stmt 1 view .LVU85
 308:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 267              		.loc 1 308 24 is_stmt 0 view .LVU86
 268 00da 0895     		str	r5, [sp, #32]
 309:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 269              		.loc 1 309 3 is_stmt 1 view .LVU87
 309:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 270              		.loc 1 309 24 is_stmt 0 view .LVU88
 271 00dc 0994     		str	r4, [sp, #36]
 310:Core/Src/main.c **** 
 272              		.loc 1 310 3 is_stmt 1 view .LVU89
 273 00de 07A9     		add	r1, sp, #28
 274 00e0 1248     		ldr	r0, .L5+12
 275 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 276              	.LVL6:
 313:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 277              		.loc 1 313 3 view .LVU90
 313:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 278              		.loc 1 313 23 is_stmt 0 view .LVU91
 279 00e6 2023     		movs	r3, #32
 280 00e8 0793     		str	r3, [sp, #28]
 314:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 281              		.loc 1 314 3 is_stmt 1 view .LVU92
 314:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 282              		.loc 1 314 24 is_stmt 0 view .LVU93
 283 00ea 0123     		movs	r3, #1
 284 00ec 0893     		str	r3, [sp, #32]
 315:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 285              		.loc 1 315 3 is_stmt 1 view .LVU94
 315:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 286              		.loc 1 315 24 is_stmt 0 view .LVU95
 287 00ee 0994     		str	r4, [sp, #36]
 316:Core/Src/main.c ****   HAL_GPIO_Init(CODEC_NRST_GPIO_Port, &GPIO_InitStruct);
 288              		.loc 1 316 3 is_stmt 1 view .LVU96
 316:Core/Src/main.c ****   HAL_GPIO_Init(CODEC_NRST_GPIO_Port, &GPIO_InitStruct);
 289              		.loc 1 316 25 is_stmt 0 view .LVU97
 290 00f0 0A94     		str	r4, [sp, #40]
 317:Core/Src/main.c **** 
 291              		.loc 1 317 3 is_stmt 1 view .LVU98
 292 00f2 07A9     		add	r1, sp, #28
 293 00f4 3046     		mov	r0, r6
 294 00f6 FFF7FEFF 		bl	HAL_GPIO_Init
 295              	.LVL7:
 323:Core/Src/main.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4
ARM GAS  /tmp/ccqoT2yJ.s 			page 14


 296              		.loc 1 323 3 view .LVU99
 323:Core/Src/main.c ****                           |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4
 297              		.loc 1 323 23 is_stmt 0 view .LVU100
 298 00fa 4FF2F733 		movw	r3, #62455
 299 00fe 0793     		str	r3, [sp, #28]
 327:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 300              		.loc 1 327 3 is_stmt 1 view .LVU101
 327:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 327 24 is_stmt 0 view .LVU102
 302 0100 0895     		str	r5, [sp, #32]
 328:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 303              		.loc 1 328 3 is_stmt 1 view .LVU103
 328:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 304              		.loc 1 328 24 is_stmt 0 view .LVU104
 305 0102 0994     		str	r4, [sp, #36]
 329:Core/Src/main.c **** 
 306              		.loc 1 329 3 is_stmt 1 view .LVU105
 307 0104 07A9     		add	r1, sp, #28
 308 0106 0A48     		ldr	r0, .L5+16
 309 0108 FFF7FEFF 		bl	HAL_GPIO_Init
 310              	.LVL8:
 335:Core/Src/main.c ****                           |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 311              		.loc 1 335 3 view .LVU106
 335:Core/Src/main.c ****                           |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 312              		.loc 1 335 23 is_stmt 0 view .LVU107
 313 010c 0797     		str	r7, [sp, #28]
 339:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 314              		.loc 1 339 3 is_stmt 1 view .LVU108
 339:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 315              		.loc 1 339 24 is_stmt 0 view .LVU109
 316 010e 0895     		str	r5, [sp, #32]
 340:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 317              		.loc 1 340 3 is_stmt 1 view .LVU110
 340:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 318              		.loc 1 340 24 is_stmt 0 view .LVU111
 319 0110 0994     		str	r4, [sp, #36]
 341:Core/Src/main.c **** 
 320              		.loc 1 341 3 is_stmt 1 view .LVU112
 321 0112 07A9     		add	r1, sp, #28
 322 0114 0748     		ldr	r0, .L5+20
 323 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 324              	.LVL9:
 345:Core/Src/main.c **** 
 325              		.loc 1 345 1 is_stmt 0 view .LVU113
 326 011a 0DB0     		add	sp, sp, #52
 327              	.LCFI5:
 328              		.cfi_def_cfa_offset 20
 329              		@ sp needed
 330 011c F0BD     		pop	{r4, r5, r6, r7, pc}
 331              	.L6:
 332 011e 00BF     		.align	2
 333              	.L5:
 334 0120 00440258 		.word	1476543488
 335 0124 00080258 		.word	1476528128
 336 0128 00100258 		.word	1476530176
 337 012c 00000258 		.word	1476526080
 338 0130 00040258 		.word	1476527104
ARM GAS  /tmp/ccqoT2yJ.s 			page 15


 339 0134 000C0258 		.word	1476529152
 340              		.cfi_endproc
 341              	.LFE152:
 343              		.section	.text.Error_Handler,"ax",%progbits
 344              		.align	1
 345              		.global	Error_Handler
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 350              	Error_Handler:
 351              	.LFB154:
 379:Core/Src/main.c **** 
 380:Core/Src/main.c **** /**
 381:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 382:Core/Src/main.c ****   * @retval None
 383:Core/Src/main.c ****   */
 384:Core/Src/main.c **** void Error_Handler(void)
 385:Core/Src/main.c **** {
 352              		.loc 1 385 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ Volatile: function does not return.
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357              		@ link register save eliminated.
 386:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 387:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 388:Core/Src/main.c ****   __disable_irq();
 358              		.loc 1 388 3 view .LVU115
 359              	.LBB10:
 360              	.LBI10:
 361              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  /tmp/ccqoT2yJ.s 			page 16


  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccqoT2yJ.s 			page 17


  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  /tmp/ccqoT2yJ.s 			page 18


 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccqoT2yJ.s 			page 19


 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 362              		.loc 2 207 27 view .LVU116
 363              	.LBB11:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 364              		.loc 2 209 3 view .LVU117
 365              		.syntax unified
 366              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 367 0000 72B6     		cpsid i
 368              	@ 0 "" 2
 369              		.thumb
 370              		.syntax unified
 371              	.L8:
 372              	.LBE11:
 373              	.LBE10:
 389:Core/Src/main.c ****   while (1)
 374              		.loc 1 389 3 discriminator 1 view .LVU118
 390:Core/Src/main.c ****   {
 391:Core/Src/main.c ****   }
 375              		.loc 1 391 3 discriminator 1 view .LVU119
 389:Core/Src/main.c ****   while (1)
 376              		.loc 1 389 9 discriminator 1 view .LVU120
 377 0002 FEE7     		b	.L8
 378              		.cfi_endproc
 379              	.LFE154:
 381              		.section	.text.MX_I2C2_Init,"ax",%progbits
 382              		.align	1
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 387              	MX_I2C2_Init:
 388              	.LFB150:
 180:Core/Src/main.c **** 
 389              		.loc 1 180 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 393 0000 08B5     		push	{r3, lr}
 394              	.LCFI6:
 395              		.cfi_def_cfa_offset 8
 396              		.cfi_offset 3, -8
 397              		.cfi_offset 14, -4
 189:Core/Src/main.c ****   hi2c2.Init.Timing = 0x307075B1;
 398              		.loc 1 189 3 view .LVU122
 189:Core/Src/main.c ****   hi2c2.Init.Timing = 0x307075B1;
 399              		.loc 1 189 18 is_stmt 0 view .LVU123
 400 0002 1348     		ldr	r0, .L17
 401 0004 134B     		ldr	r3, .L17+4
ARM GAS  /tmp/ccqoT2yJ.s 			page 20


 402 0006 0360     		str	r3, [r0]
 190:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 403              		.loc 1 190 3 is_stmt 1 view .LVU124
 190:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 404              		.loc 1 190 21 is_stmt 0 view .LVU125
 405 0008 A3F17863 		sub	r3, r3, #260046848
 406 000c A3F57E23 		sub	r3, r3, #1040384
 407 0010 A3F24F23 		subw	r3, r3, #591
 408 0014 4360     		str	r3, [r0, #4]
 191:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 409              		.loc 1 191 3 is_stmt 1 view .LVU126
 191:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 410              		.loc 1 191 26 is_stmt 0 view .LVU127
 411 0016 0023     		movs	r3, #0
 412 0018 8360     		str	r3, [r0, #8]
 192:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 413              		.loc 1 192 3 is_stmt 1 view .LVU128
 192:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 414              		.loc 1 192 29 is_stmt 0 view .LVU129
 415 001a 0122     		movs	r2, #1
 416 001c C260     		str	r2, [r0, #12]
 193:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 417              		.loc 1 193 3 is_stmt 1 view .LVU130
 193:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 418              		.loc 1 193 30 is_stmt 0 view .LVU131
 419 001e 0361     		str	r3, [r0, #16]
 194:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 420              		.loc 1 194 3 is_stmt 1 view .LVU132
 194:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 421              		.loc 1 194 26 is_stmt 0 view .LVU133
 422 0020 4361     		str	r3, [r0, #20]
 195:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 423              		.loc 1 195 3 is_stmt 1 view .LVU134
 195:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 424              		.loc 1 195 31 is_stmt 0 view .LVU135
 425 0022 8361     		str	r3, [r0, #24]
 196:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 426              		.loc 1 196 3 is_stmt 1 view .LVU136
 196:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 427              		.loc 1 196 30 is_stmt 0 view .LVU137
 428 0024 C361     		str	r3, [r0, #28]
 197:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 429              		.loc 1 197 3 is_stmt 1 view .LVU138
 197:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 430              		.loc 1 197 28 is_stmt 0 view .LVU139
 431 0026 0362     		str	r3, [r0, #32]
 198:Core/Src/main.c ****   {
 432              		.loc 1 198 3 is_stmt 1 view .LVU140
 198:Core/Src/main.c ****   {
 433              		.loc 1 198 7 is_stmt 0 view .LVU141
 434 0028 FFF7FEFF 		bl	HAL_I2C_Init
 435              	.LVL10:
 198:Core/Src/main.c ****   {
 436              		.loc 1 198 6 view .LVU142
 437 002c 50B9     		cbnz	r0, .L14
 205:Core/Src/main.c ****   {
 438              		.loc 1 205 3 is_stmt 1 view .LVU143
ARM GAS  /tmp/ccqoT2yJ.s 			page 21


 205:Core/Src/main.c ****   {
 439              		.loc 1 205 7 is_stmt 0 view .LVU144
 440 002e 0021     		movs	r1, #0
 441 0030 0748     		ldr	r0, .L17
 442 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 443              	.LVL11:
 205:Core/Src/main.c ****   {
 444              		.loc 1 205 6 view .LVU145
 445 0036 38B9     		cbnz	r0, .L15
 212:Core/Src/main.c ****   {
 446              		.loc 1 212 3 is_stmt 1 view .LVU146
 212:Core/Src/main.c ****   {
 447              		.loc 1 212 7 is_stmt 0 view .LVU147
 448 0038 0021     		movs	r1, #0
 449 003a 0548     		ldr	r0, .L17
 450 003c FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 451              	.LVL12:
 212:Core/Src/main.c ****   {
 452              		.loc 1 212 6 view .LVU148
 453 0040 20B9     		cbnz	r0, .L16
 220:Core/Src/main.c **** 
 454              		.loc 1 220 1 view .LVU149
 455 0042 08BD     		pop	{r3, pc}
 456              	.L14:
 200:Core/Src/main.c ****   }
 457              		.loc 1 200 5 is_stmt 1 view .LVU150
 458 0044 FFF7FEFF 		bl	Error_Handler
 459              	.LVL13:
 460              	.L15:
 207:Core/Src/main.c ****   }
 461              		.loc 1 207 5 view .LVU151
 462 0048 FFF7FEFF 		bl	Error_Handler
 463              	.LVL14:
 464              	.L16:
 214:Core/Src/main.c ****   }
 465              		.loc 1 214 5 view .LVU152
 466 004c FFF7FEFF 		bl	Error_Handler
 467              	.LVL15:
 468              	.L18:
 469              		.align	2
 470              	.L17:
 471 0050 00000000 		.word	.LANCHOR0
 472 0054 00580040 		.word	1073764352
 473              		.cfi_endproc
 474              	.LFE150:
 476              		.section	.text.MX_I2S1_Init,"ax",%progbits
 477              		.align	1
 478              		.syntax unified
 479              		.thumb
 480              		.thumb_func
 482              	MX_I2S1_Init:
 483              	.LFB151:
 228:Core/Src/main.c **** 
 484              		.loc 1 228 1 view -0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccqoT2yJ.s 			page 22


 488 0000 08B5     		push	{r3, lr}
 489              	.LCFI7:
 490              		.cfi_def_cfa_offset 8
 491              		.cfi_offset 3, -8
 492              		.cfi_offset 14, -4
 237:Core/Src/main.c ****   hi2s1.Init.Mode = I2S_MODE_MASTER_FULLDUPLEX;
 493              		.loc 1 237 3 view .LVU154
 237:Core/Src/main.c ****   hi2s1.Init.Mode = I2S_MODE_MASTER_FULLDUPLEX;
 494              		.loc 1 237 18 is_stmt 0 view .LVU155
 495 0002 0D48     		ldr	r0, .L23
 496 0004 0D4B     		ldr	r3, .L23+4
 497 0006 0360     		str	r3, [r0]
 238:Core/Src/main.c ****   hi2s1.Init.Standard = I2S_STANDARD_MSB;
 498              		.loc 1 238 3 is_stmt 1 view .LVU156
 238:Core/Src/main.c ****   hi2s1.Init.Standard = I2S_STANDARD_MSB;
 499              		.loc 1 238 19 is_stmt 0 view .LVU157
 500 0008 0A23     		movs	r3, #10
 501 000a 4360     		str	r3, [r0, #4]
 239:Core/Src/main.c ****   hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 502              		.loc 1 239 3 is_stmt 1 view .LVU158
 239:Core/Src/main.c ****   hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 503              		.loc 1 239 23 is_stmt 0 view .LVU159
 504 000c 1023     		movs	r3, #16
 505 000e 8360     		str	r3, [r0, #8]
 240:Core/Src/main.c ****   hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 506              		.loc 1 240 3 is_stmt 1 view .LVU160
 240:Core/Src/main.c ****   hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 507              		.loc 1 240 25 is_stmt 0 view .LVU161
 508 0010 4FF48073 		mov	r3, #256
 509 0014 C360     		str	r3, [r0, #12]
 241:Core/Src/main.c ****   hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 510              		.loc 1 241 3 is_stmt 1 view .LVU162
 241:Core/Src/main.c ****   hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 511              		.loc 1 241 25 is_stmt 0 view .LVU163
 512 0016 4FF00073 		mov	r3, #33554432
 513 001a 0361     		str	r3, [r0, #16]
 242:Core/Src/main.c ****   hi2s1.Init.CPOL = I2S_CPOL_LOW;
 514              		.loc 1 242 3 is_stmt 1 view .LVU164
 242:Core/Src/main.c ****   hi2s1.Init.CPOL = I2S_CPOL_LOW;
 515              		.loc 1 242 24 is_stmt 0 view .LVU165
 516 001c 084B     		ldr	r3, .L23+8
 517 001e 4361     		str	r3, [r0, #20]
 243:Core/Src/main.c ****   hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 518              		.loc 1 243 3 is_stmt 1 view .LVU166
 243:Core/Src/main.c ****   hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 519              		.loc 1 243 19 is_stmt 0 view .LVU167
 520 0020 0023     		movs	r3, #0
 521 0022 8361     		str	r3, [r0, #24]
 244:Core/Src/main.c ****   hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 522              		.loc 1 244 3 is_stmt 1 view .LVU168
 244:Core/Src/main.c ****   hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 523              		.loc 1 244 23 is_stmt 0 view .LVU169
 524 0024 C361     		str	r3, [r0, #28]
 245:Core/Src/main.c ****   hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 525              		.loc 1 245 3 is_stmt 1 view .LVU170
 245:Core/Src/main.c ****   hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 526              		.loc 1 245 26 is_stmt 0 view .LVU171
ARM GAS  /tmp/ccqoT2yJ.s 			page 23


 527 0026 0362     		str	r3, [r0, #32]
 246:Core/Src/main.c ****   hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 528              		.loc 1 246 3 is_stmt 1 view .LVU172
 246:Core/Src/main.c ****   hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 529              		.loc 1 246 33 is_stmt 0 view .LVU173
 530 0028 4362     		str	r3, [r0, #36]
 247:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 531              		.loc 1 247 3 is_stmt 1 view .LVU174
 247:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 532              		.loc 1 247 32 is_stmt 0 view .LVU175
 533 002a 8362     		str	r3, [r0, #40]
 248:Core/Src/main.c ****   {
 534              		.loc 1 248 3 is_stmt 1 view .LVU176
 248:Core/Src/main.c ****   {
 535              		.loc 1 248 7 is_stmt 0 view .LVU177
 536 002c FFF7FEFF 		bl	HAL_I2S_Init
 537              	.LVL16:
 248:Core/Src/main.c ****   {
 538              		.loc 1 248 6 view .LVU178
 539 0030 00B9     		cbnz	r0, .L22
 256:Core/Src/main.c **** 
 540              		.loc 1 256 1 view .LVU179
 541 0032 08BD     		pop	{r3, pc}
 542              	.L22:
 250:Core/Src/main.c ****   }
 543              		.loc 1 250 5 is_stmt 1 view .LVU180
 544 0034 FFF7FEFF 		bl	Error_Handler
 545              	.LVL17:
 546              	.L24:
 547              		.align	2
 548              	.L23:
 549 0038 00000000 		.word	.LANCHOR1
 550 003c 00300140 		.word	1073819648
 551 0040 00770100 		.word	96000
 552              		.cfi_endproc
 553              	.LFE151:
 555              		.section	.text.SystemClock_Config,"ax",%progbits
 556              		.align	1
 557              		.global	SystemClock_Config
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 562              	SystemClock_Config:
 563              	.LFB149:
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 564              		.loc 1 122 1 view -0
 565              		.cfi_startproc
 566              		@ args = 0, pretend = 0, frame = 112
 567              		@ frame_needed = 0, uses_anonymous_args = 0
 568 0000 00B5     		push	{lr}
 569              	.LCFI8:
 570              		.cfi_def_cfa_offset 4
 571              		.cfi_offset 14, -4
 572 0002 9DB0     		sub	sp, sp, #116
 573              	.LCFI9:
 574              		.cfi_def_cfa_offset 120
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  /tmp/ccqoT2yJ.s 			page 24


 575              		.loc 1 123 3 view .LVU182
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 576              		.loc 1 123 22 is_stmt 0 view .LVU183
 577 0004 4C22     		movs	r2, #76
 578 0006 0021     		movs	r1, #0
 579 0008 09A8     		add	r0, sp, #36
 580 000a FFF7FEFF 		bl	memset
 581              	.LVL18:
 124:Core/Src/main.c **** 
 582              		.loc 1 124 3 is_stmt 1 view .LVU184
 124:Core/Src/main.c **** 
 583              		.loc 1 124 22 is_stmt 0 view .LVU185
 584 000e 2022     		movs	r2, #32
 585 0010 0021     		movs	r1, #0
 586 0012 01A8     		add	r0, sp, #4
 587 0014 FFF7FEFF 		bl	memset
 588              	.LVL19:
 128:Core/Src/main.c **** 
 589              		.loc 1 128 3 is_stmt 1 view .LVU186
 590 0018 0220     		movs	r0, #2
 591 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 592              	.LVL20:
 133:Core/Src/main.c **** 
 593              		.loc 1 133 3 view .LVU187
 594              	.L26:
 133:Core/Src/main.c **** 
 595              		.loc 1 133 48 discriminator 1 view .LVU188
 133:Core/Src/main.c **** 
 596              		.loc 1 133 8 discriminator 1 view .LVU189
 133:Core/Src/main.c **** 
 597              		.loc 1 133 10 is_stmt 0 discriminator 1 view .LVU190
 598 001e 1B4B     		ldr	r3, .L32
 599 0020 9B69     		ldr	r3, [r3, #24]
 133:Core/Src/main.c **** 
 600              		.loc 1 133 8 discriminator 1 view .LVU191
 601 0022 13F4005F 		tst	r3, #8192
 602 0026 FAD0     		beq	.L26
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 603              		.loc 1 138 3 is_stmt 1 view .LVU192
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 604              		.loc 1 138 36 is_stmt 0 view .LVU193
 605 0028 0122     		movs	r2, #1
 606 002a 0992     		str	r2, [sp, #36]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 607              		.loc 1 139 3 is_stmt 1 view .LVU194
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 608              		.loc 1 139 30 is_stmt 0 view .LVU195
 609 002c 4FF48033 		mov	r3, #65536
 610 0030 0A93     		str	r3, [sp, #40]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 611              		.loc 1 140 3 is_stmt 1 view .LVU196
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 612              		.loc 1 140 34 is_stmt 0 view .LVU197
 613 0032 0223     		movs	r3, #2
 614 0034 1293     		str	r3, [sp, #72]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 615              		.loc 1 141 3 is_stmt 1 view .LVU198
ARM GAS  /tmp/ccqoT2yJ.s 			page 25


 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 616              		.loc 1 141 35 is_stmt 0 view .LVU199
 617 0036 1393     		str	r3, [sp, #76]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 120;
 618              		.loc 1 142 3 is_stmt 1 view .LVU200
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 120;
 619              		.loc 1 142 30 is_stmt 0 view .LVU201
 620 0038 1492     		str	r2, [sp, #80]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 621              		.loc 1 143 3 is_stmt 1 view .LVU202
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 622              		.loc 1 143 30 is_stmt 0 view .LVU203
 623 003a 7822     		movs	r2, #120
 624 003c 1592     		str	r2, [sp, #84]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 10;
 625              		.loc 1 144 3 is_stmt 1 view .LVU204
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 10;
 626              		.loc 1 144 30 is_stmt 0 view .LVU205
 627 003e 1693     		str	r3, [sp, #88]
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 628              		.loc 1 145 3 is_stmt 1 view .LVU206
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 629              		.loc 1 145 30 is_stmt 0 view .LVU207
 630 0040 0A22     		movs	r2, #10
 631 0042 1792     		str	r2, [sp, #92]
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 632              		.loc 1 146 3 is_stmt 1 view .LVU208
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 633              		.loc 1 146 30 is_stmt 0 view .LVU209
 634 0044 1893     		str	r3, [sp, #96]
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 635              		.loc 1 147 3 is_stmt 1 view .LVU210
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 636              		.loc 1 147 32 is_stmt 0 view .LVU211
 637 0046 0C23     		movs	r3, #12
 638 0048 1993     		str	r3, [sp, #100]
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 639              		.loc 1 148 3 is_stmt 1 view .LVU212
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 640              		.loc 1 148 35 is_stmt 0 view .LVU213
 641 004a 0023     		movs	r3, #0
 642 004c 1A93     		str	r3, [sp, #104]
 149:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 643              		.loc 1 149 3 is_stmt 1 view .LVU214
 149:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 644              		.loc 1 149 34 is_stmt 0 view .LVU215
 645 004e 1B93     		str	r3, [sp, #108]
 150:Core/Src/main.c ****   {
 646              		.loc 1 150 3 is_stmt 1 view .LVU216
 150:Core/Src/main.c ****   {
 647              		.loc 1 150 7 is_stmt 0 view .LVU217
 648 0050 09A8     		add	r0, sp, #36
 649 0052 FFF7FEFF 		bl	HAL_RCC_OscConfig
 650              	.LVL21:
 150:Core/Src/main.c ****   {
 651              		.loc 1 150 6 view .LVU218
 652 0056 A8B9     		cbnz	r0, .L30
ARM GAS  /tmp/ccqoT2yJ.s 			page 26


 157:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 653              		.loc 1 157 3 is_stmt 1 view .LVU219
 157:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 654              		.loc 1 157 31 is_stmt 0 view .LVU220
 655 0058 3F23     		movs	r3, #63
 656 005a 0193     		str	r3, [sp, #4]
 160:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 657              		.loc 1 160 3 is_stmt 1 view .LVU221
 160:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 658              		.loc 1 160 34 is_stmt 0 view .LVU222
 659 005c 0323     		movs	r3, #3
 660 005e 0293     		str	r3, [sp, #8]
 161:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 661              		.loc 1 161 3 is_stmt 1 view .LVU223
 161:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 662              		.loc 1 161 35 is_stmt 0 view .LVU224
 663 0060 0021     		movs	r1, #0
 664 0062 0391     		str	r1, [sp, #12]
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 665              		.loc 1 162 3 is_stmt 1 view .LVU225
 162:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 666              		.loc 1 162 35 is_stmt 0 view .LVU226
 667 0064 0823     		movs	r3, #8
 668 0066 0493     		str	r3, [sp, #16]
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 669              		.loc 1 163 3 is_stmt 1 view .LVU227
 163:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 670              		.loc 1 163 36 is_stmt 0 view .LVU228
 671 0068 4023     		movs	r3, #64
 672 006a 0593     		str	r3, [sp, #20]
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 673              		.loc 1 164 3 is_stmt 1 view .LVU229
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 674              		.loc 1 164 36 is_stmt 0 view .LVU230
 675 006c 0693     		str	r3, [sp, #24]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 676              		.loc 1 165 3 is_stmt 1 view .LVU231
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 677              		.loc 1 165 36 is_stmt 0 view .LVU232
 678 006e 4FF48062 		mov	r2, #1024
 679 0072 0792     		str	r2, [sp, #28]
 166:Core/Src/main.c **** 
 680              		.loc 1 166 3 is_stmt 1 view .LVU233
 166:Core/Src/main.c **** 
 681              		.loc 1 166 36 is_stmt 0 view .LVU234
 682 0074 0893     		str	r3, [sp, #32]
 168:Core/Src/main.c ****   {
 683              		.loc 1 168 3 is_stmt 1 view .LVU235
 168:Core/Src/main.c ****   {
 684              		.loc 1 168 7 is_stmt 0 view .LVU236
 685 0076 01A8     		add	r0, sp, #4
 686 0078 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 687              	.LVL22:
 168:Core/Src/main.c ****   {
 688              		.loc 1 168 6 view .LVU237
 689 007c 20B9     		cbnz	r0, .L31
 172:Core/Src/main.c **** 
ARM GAS  /tmp/ccqoT2yJ.s 			page 27


 690              		.loc 1 172 1 view .LVU238
 691 007e 1DB0     		add	sp, sp, #116
 692              	.LCFI10:
 693              		.cfi_remember_state
 694              		.cfi_def_cfa_offset 4
 695              		@ sp needed
 696 0080 5DF804FB 		ldr	pc, [sp], #4
 697              	.L30:
 698              	.LCFI11:
 699              		.cfi_restore_state
 152:Core/Src/main.c ****   }
 700              		.loc 1 152 5 is_stmt 1 view .LVU239
 701 0084 FFF7FEFF 		bl	Error_Handler
 702              	.LVL23:
 703              	.L31:
 170:Core/Src/main.c ****   }
 704              		.loc 1 170 5 view .LVU240
 705 0088 FFF7FEFF 		bl	Error_Handler
 706              	.LVL24:
 707              	.L33:
 708              		.align	2
 709              	.L32:
 710 008c 00480258 		.word	1476544512
 711              		.cfi_endproc
 712              	.LFE149:
 714              		.section	.text.main,"ax",%progbits
 715              		.align	1
 716              		.global	main
 717              		.syntax unified
 718              		.thumb
 719              		.thumb_func
 721              	main:
 722              	.LFB148:
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 723              		.loc 1 73 1 view -0
 724              		.cfi_startproc
 725              		@ Volatile: function does not return.
 726              		@ args = 0, pretend = 0, frame = 0
 727              		@ frame_needed = 0, uses_anonymous_args = 0
 728 0000 08B5     		push	{r3, lr}
 729              	.LCFI12:
 730              		.cfi_def_cfa_offset 8
 731              		.cfi_offset 3, -8
 732              		.cfi_offset 14, -4
  81:Core/Src/main.c **** 
 733              		.loc 1 81 3 view .LVU242
 734 0002 FFF7FEFF 		bl	HAL_Init
 735              	.LVL25:
  84:Core/Src/main.c **** 
 736              		.loc 1 84 3 view .LVU243
 737 0006 FFF7FEFF 		bl	MPU_Config
 738              	.LVL26:
  91:Core/Src/main.c **** 
 739              		.loc 1 91 3 view .LVU244
 740 000a FFF7FEFF 		bl	SystemClock_Config
 741              	.LVL27:
  98:Core/Src/main.c ****   MX_I2C2_Init();
ARM GAS  /tmp/ccqoT2yJ.s 			page 28


 742              		.loc 1 98 3 view .LVU245
 743 000e FFF7FEFF 		bl	MX_GPIO_Init
 744              	.LVL28:
  99:Core/Src/main.c ****   MX_I2S1_Init();
 745              		.loc 1 99 3 view .LVU246
 746 0012 FFF7FEFF 		bl	MX_I2C2_Init
 747              	.LVL29:
 100:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 748              		.loc 1 100 3 view .LVU247
 749 0016 FFF7FEFF 		bl	MX_I2S1_Init
 750              	.LVL30:
 101:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 751              		.loc 1 101 3 view .LVU248
 752 001a FFF7FEFF 		bl	MX_USB_DEVICE_Init
 753              	.LVL31:
 754              	.L35:
 108:Core/Src/main.c ****   {
 755              		.loc 1 108 3 discriminator 1 view .LVU249
 111:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 756              		.loc 1 111 5 discriminator 1 view .LVU250
 757 001e 0122     		movs	r2, #1
 758 0020 2021     		movs	r1, #32
 759 0022 0248     		ldr	r0, .L37
 760 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
 761              	.LVL32:
 108:Core/Src/main.c ****   {
 762              		.loc 1 108 9 discriminator 1 view .LVU251
 763 0028 F9E7     		b	.L35
 764              	.L38:
 765 002a 00BF     		.align	2
 766              	.L37:
 767 002c 00080258 		.word	1476528128
 768              		.cfi_endproc
 769              	.LFE148:
 771              		.global	hi2s1
 772              		.global	hi2c2
 773              		.section	.bss.hi2c2,"aw",%nobits
 774              		.align	2
 775              		.set	.LANCHOR0,. + 0
 778              	hi2c2:
 779 0000 00000000 		.space	84
 779      00000000 
 779      00000000 
 779      00000000 
 779      00000000 
 780              		.section	.bss.hi2s1,"aw",%nobits
 781              		.align	2
 782              		.set	.LANCHOR1,. + 0
 785              	hi2s1:
 786 0000 00000000 		.space	84
 786      00000000 
 786      00000000 
 786      00000000 
 786      00000000 
 787              		.text
 788              	.Letext0:
 789              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
ARM GAS  /tmp/ccqoT2yJ.s 			page 29


 790              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 791              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 792              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 793              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 794              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 795              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 796              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 797              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 798              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2s.h"
 799              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h"
 800              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 801              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 802              		.file 16 "USB_DEVICE/App/usb_device.h"
 803              		.file 17 "<built-in>"
ARM GAS  /tmp/ccqoT2yJ.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccqoT2yJ.s:19     .text.MPU_Config:0000000000000000 $t
     /tmp/ccqoT2yJ.s:24     .text.MPU_Config:0000000000000000 MPU_Config
     /tmp/ccqoT2yJ.s:103    .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccqoT2yJ.s:108    .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccqoT2yJ.s:334    .text.MX_GPIO_Init:0000000000000120 $d
     /tmp/ccqoT2yJ.s:344    .text.Error_Handler:0000000000000000 $t
     /tmp/ccqoT2yJ.s:350    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccqoT2yJ.s:382    .text.MX_I2C2_Init:0000000000000000 $t
     /tmp/ccqoT2yJ.s:387    .text.MX_I2C2_Init:0000000000000000 MX_I2C2_Init
     /tmp/ccqoT2yJ.s:471    .text.MX_I2C2_Init:0000000000000050 $d
     /tmp/ccqoT2yJ.s:477    .text.MX_I2S1_Init:0000000000000000 $t
     /tmp/ccqoT2yJ.s:482    .text.MX_I2S1_Init:0000000000000000 MX_I2S1_Init
     /tmp/ccqoT2yJ.s:549    .text.MX_I2S1_Init:0000000000000038 $d
     /tmp/ccqoT2yJ.s:556    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccqoT2yJ.s:562    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccqoT2yJ.s:710    .text.SystemClock_Config:000000000000008c $d
     /tmp/ccqoT2yJ.s:715    .text.main:0000000000000000 $t
     /tmp/ccqoT2yJ.s:721    .text.main:0000000000000000 main
     /tmp/ccqoT2yJ.s:767    .text.main:000000000000002c $d
     /tmp/ccqoT2yJ.s:785    .bss.hi2s1:0000000000000000 hi2s1
     /tmp/ccqoT2yJ.s:778    .bss.hi2c2:0000000000000000 hi2c2
     /tmp/ccqoT2yJ.s:774    .bss.hi2c2:0000000000000000 $d
     /tmp/ccqoT2yJ.s:781    .bss.hi2s1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_I2S_Init
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_DEVICE_Init
