=====
SETUP
29.555
11.556
41.111
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_3_s0
4.474
4.932
i_tm1638/n129_s90
6.459
7.520
i_tm1638/n129_s92
7.942
8.974
i_tm1638/sio_stb_s0
11.556
=====
SETUP
29.712
11.398
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_10_s0
4.474
4.932
i_tm1638/n128_s84
5.755
6.787
i_tm1638/n128_s81
6.792
7.594
i_tm1638/n128_s77
8.013
9.112
i_tm1638/n128_s76
10.576
11.398
i_tm1638/instruction_step_0_s0
11.398
=====
SETUP
29.773
11.337
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_3_s3
4.474
4.932
i_tm1638/tm1638_sio/dio_out_s3
5.354
6.415
i_tm1638/tm1638_sio/n110_s1
6.838
7.937
i_tm1638/tm1638_sio/dio_out_s0
11.337
=====
SETUP
29.790
11.321
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n190_s4
5.743
6.565
i_tm1638/n187_s4
7.391
8.417
i_tm1638/n185_s4
8.842
9.468
i_tm1638/n183_s3
10.289
11.321
i_tm1638/counter_12_s0
11.321
=====
SETUP
29.815
11.295
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n190_s4
5.743
6.565
i_tm1638/n187_s4
7.391
8.423
i_tm1638/n182_s4
8.445
9.267
i_tm1638/n182_s3
10.263
11.295
i_tm1638/counter_13_s0
11.295
=====
SETUP
29.892
11.219
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n190_s4
5.743
6.565
i_tm1638/n187_s4
7.391
8.423
i_tm1638/n182_s4
8.445
9.267
i_tm1638/n181_s3
10.120
11.219
i_tm1638/counter_14_s0
11.219
=====
SETUP
29.892
11.219
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n190_s4
5.743
6.565
i_tm1638/n187_s4
7.391
8.423
i_tm1638/n182_s4
8.445
9.267
i_tm1638/n180_s3
10.120
11.219
i_tm1638/counter_15_s0
11.219
=====
SETUP
29.902
11.209
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n190_s4
5.743
6.565
i_tm1638/n187_s4
7.391
8.423
i_tm1638/n182_s4
8.445
9.267
i_tm1638/n178_s3
10.110
11.209
i_tm1638/counter_17_s0
11.209
=====
SETUP
30.008
11.460
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_10_s0
4.474
4.932
i_tm1638/n128_s84
5.755
6.787
i_tm1638/n128_s81
6.792
7.594
i_tm1638/n128_s77
8.013
9.112
i_tm1638/instruction_step_5_s2
10.098
11.124
i_tm1638/instruction_step_5_s0
11.460
=====
SETUP
30.083
11.385
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n110_s1
5.768
6.800
i_tm1638/sio_stb_s5
8.326
9.352
i_tm1638/sio_stb_s0
11.385
=====
SETUP
30.094
11.373
41.467
CLK_ibuf
0.000
4.230
i_tm1638/counter_10_s0
4.474
4.932
i_tm1638/n128_s84
5.755
6.787
i_tm1638/n128_s81
6.792
7.594
i_tm1638/n128_s77
8.013
9.112
i_tm1638/instruction_step_3_s2
10.412
11.037
i_tm1638/instruction_step_3_s0
11.373
=====
SETUP
30.187
10.923
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n190_s4
5.743
6.565
i_tm1638/n187_s4
7.391
8.417
i_tm1638/n185_s4
8.842
9.467
i_tm1638/n185_s3
9.891
10.923
i_tm1638/counter_10_s0
10.923
=====
SETUP
30.255
11.213
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_3_s0
4.474
4.932
i_tm1638/n129_s90
6.459
7.558
i_tm1638/n208_s2
8.373
9.472
i_tm1638/n209_s2
9.483
10.509
i_tm1638/keys_0_s0
11.213
=====
SETUP
30.255
11.213
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_3_s0
4.474
4.932
i_tm1638/n129_s90
6.459
7.558
i_tm1638/n208_s2
8.373
9.472
i_tm1638/n208_s3
9.483
10.509
i_tm1638/keys_1_s0
11.213
=====
SETUP
30.255
11.213
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_3_s0
4.474
4.932
i_tm1638/n129_s90
6.459
7.558
i_tm1638/n208_s2
8.373
9.472
i_tm1638/n209_s2
9.483
10.509
i_tm1638/keys_4_s0
11.213
=====
SETUP
30.255
11.213
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_3_s0
4.474
4.932
i_tm1638/n129_s90
6.459
7.558
i_tm1638/n208_s2
8.373
9.472
i_tm1638/n208_s3
9.483
10.509
i_tm1638/keys_5_s0
11.213
=====
SETUP
30.345
10.765
41.111
CLK_ibuf
0.000
4.230
i_tm1638/keys_4_s0
4.474
4.932
LED_d_5_s1
6.740
7.766
LED_d_5_s0
8.184
9.245
i_hackathon_top/lab_led_5_s0
9.666
10.765
i_tm1638/led_on_5_s0
10.765
=====
SETUP
30.401
10.710
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n190_s4
5.743
6.565
i_tm1638/n187_s4
7.391
8.423
i_tm1638/n182_s4
8.445
9.247
i_tm1638/n179_s3
9.678
10.710
i_tm1638/counter_16_s0
10.710
=====
SETUP
30.401
10.710
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n190_s4
5.743
6.565
i_tm1638/n187_s4
7.391
8.423
i_tm1638/n182_s4
8.445
9.247
i_tm1638/n177_s3
9.678
10.710
i_tm1638/counter_18_s0
10.710
=====
SETUP
30.405
10.706
41.111
CLK_ibuf
0.000
4.230
i_tm1638/counter_3_s0
4.474
4.932
i_tm1638/n190_s4
5.743
6.565
i_tm1638/n187_s4
7.391
8.423
i_tm1638/n182_s4
8.445
9.247
i_tm1638/n176_s3
9.674
10.706
i_tm1638/counter_19_s0
10.706
=====
SETUP
30.429
11.039
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.249
7.281
i_tm1638/tm_in_6_s10
7.292
8.391
i_tm1638/tm_in_6_s7
8.397
9.219
i_tm1638/tm_in_6_s5
9.224
10.250
i_tm1638/tm_in_1_s0
11.039
=====
SETUP
30.429
11.039
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.249
7.281
i_tm1638/tm_in_6_s10
7.292
8.391
i_tm1638/tm_in_6_s7
8.397
9.219
i_tm1638/tm_in_6_s5
9.224
10.250
i_tm1638/tm_in_3_s0
11.039
=====
SETUP
30.499
10.612
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_1_s1
4.474
4.932
i_tm1638/n110_s1
5.768
6.800
i_tm1638/n194_s4
7.643
8.269
i_tm1638/n186_s3
9.580
10.612
i_tm1638/counter_9_s0
10.612
=====
SETUP
30.504
10.963
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.249
7.281
i_tm1638/tm_in_6_s10
7.292
8.391
i_tm1638/tm_in_6_s7
8.397
9.219
i_tm1638/tm_in_6_s5
9.224
10.250
i_tm1638/tm_in_0_s0
10.963
=====
SETUP
30.504
10.963
41.467
CLK_ibuf
0.000
4.230
i_tm1638/instruction_step_0_s0
4.474
4.932
i_tm1638/n207_s2
6.249
7.281
i_tm1638/tm_in_6_s10
7.292
8.391
i_tm1638/tm_in_6_s7
8.397
9.219
i_tm1638/tm_in_6_s5
9.224
10.250
i_tm1638/tm_in_6_s0
10.963
=====
HOLD
0.563
3.887
3.323
CLK_ibuf
0.000
3.126
i_reset_on_power_up/rst_r_s1
3.311
3.644
i_tm1638/reset_syn1_s0
3.887
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_microphone/ws_s2
3.311
3.644
i_microphone/n44_s3
3.647
4.019
i_microphone/ws_s2
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/ctr_q_2_s0
3.311
3.644
i_tm1638/tm1638_sio/n60_s0
3.647
4.019
i_tm1638/tm1638_sio/ctr_q_2_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_7_s0
3.311
3.644
i_tm1638/n188_s3
3.647
4.019
i_tm1638/counter_7_s0
4.019
=====
HOLD
0.708
0.892
0.185
i_lcd/V_PixelCount_15_s1
0.185
0.518
i_lcd/n50_s1
0.520
0.892
i_lcd/V_PixelCount_15_s1
0.892
=====
HOLD
0.708
0.892
0.185
i_lcd/V_PixelCount_9_s1
0.185
0.518
i_lcd/n56_s1
0.520
0.892
i_lcd/V_PixelCount_9_s1
0.892
=====
HOLD
0.708
0.892
0.185
i_lcd/V_PixelCount_11_s1
0.185
0.518
i_lcd/n54_s1
0.520
0.892
i_lcd/V_PixelCount_11_s1
0.892
=====
HOLD
0.708
0.892
0.185
i_lcd/H_PixelCount_2_s0
0.185
0.518
i_lcd/n111_s4
0.520
0.892
i_lcd/H_PixelCount_2_s0
0.892
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_microphone/cnt_0_s0
3.311
3.644
i_microphone/n16_s2
3.648
4.020
i_microphone/cnt_0_s0
4.020
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_12_s0
0.185
0.518
i_lcd/n101_s2
0.521
0.893
i_lcd/H_PixelCount_12_s0
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_14_s0
0.185
0.518
i_lcd/n99_s5
0.521
0.893
i_lcd/H_PixelCount_14_s0
0.893
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_9_s0
3.311
3.644
i_tm1638/n186_s3
3.648
4.020
i_tm1638/counter_9_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_10_s0
3.311
3.644
i_tm1638/n185_s3
3.648
4.020
i_tm1638/counter_10_s0
4.020
=====
HOLD
0.710
0.895
0.185
i_lcd/V_PixelCount_4_s1
0.185
0.518
i_lcd/n61_s1
0.523
0.895
i_lcd/V_PixelCount_4_s1
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/H_PixelCount_0_s0
0.185
0.518
i_lcd/n113_s3
0.523
0.895
i_lcd/H_PixelCount_0_s0
0.895
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_4_s4
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_4_s8
3.649
4.021
i_tm1638/tm1638_sio/sclk_q_4_s4
4.021
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_1_s0
3.311
3.644
i_tm1638/n194_s3
3.649
4.021
i_tm1638/counter_1_s0
4.021
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_13_s0
3.311
3.644
i_tm1638/n182_s3
3.649
4.021
i_tm1638/counter_13_s0
4.021
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_16_s0
3.311
3.644
i_tm1638/n179_s3
3.649
4.021
i_tm1638/counter_16_s0
4.021
=====
HOLD
0.711
0.896
0.185
i_lcd/V_PixelCount_3_s1
0.185
0.518
i_lcd/n62_s1
0.524
0.896
i_lcd/V_PixelCount_3_s1
0.896
=====
HOLD
0.711
4.022
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/cur_state_1_s1
3.311
3.644
i_tm1638/tm1638_sio/next_state_1_s10
3.650
4.022
i_tm1638/tm1638_sio/cur_state_1_s1
4.022
=====
HOLD
0.712
0.897
0.185
i_lcd/V_PixelCount_1_s1
0.185
0.518
i_lcd/n64_s1
0.525
0.897
i_lcd/V_PixelCount_1_s1
0.897
=====
HOLD
0.714
4.025
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_0_s0
3.311
3.644
i_tm1638/n195_s4
3.653
4.025
i_tm1638/counter_0_s0
4.025
=====
HOLD
0.714
4.025
3.311
CLK_ibuf
0.000
3.126
i_tm1638/instruction_step_3_s0
3.311
3.644
i_tm1638/n125_s83
3.653
4.025
i_tm1638/instruction_step_3_s0
4.025
=====
HOLD
0.729
4.040
3.311
CLK_ibuf
0.000
3.126
inst_audio_out_alt/clk_div_3_s0
3.311
3.644
inst_audio_out_alt/n65_s
3.646
4.040
inst_audio_out_alt/clk_div_3_s0
4.040
