# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Clock_Generator.srcs/sources_1/new/Clock_Generator.vhd" \

# Do not sort compile order
nosort
