# Day 2

| Lec | Topic | Completed | Link |
|-----|-------|-----------|------|
| 1 | Chip Floor Planning Considerations | ✅ | [Lec 1](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_6/day_2/Chip_Floor_Planning_Considerations) |
| 2 | Library Binding and Placement | ✅ | [Lec 2](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_6/day_2/Library_Binding_and_Placement) |
| 3 | Cell Design and Characterization Flows | ✅ | [Lec 3](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_6/day_2/Cell_Design_and_Characterization_Flows) |
| 4 | General_Timing_Characterization_Parameters | ✅ | [Lec 4](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_6/day_2/General_Timing_Characterization_Parameters) |

