- status: 0 - openlane design prep
  runtime_s: 5.65
  runtime_ts: 0h0m5s647ms
- status: 1 - synthesis - yosys
  runtime_s: 5.87
  runtime_ts: 0h0m5s868ms
- status: 2 - sta - openroad
  runtime_s: 1.97
  runtime_ts: 0h0m1s972ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 4.51
  runtime_ts: 0h0m4s508ms
- status: 4 - io_place - openlane
  runtime_s: 1.05
  runtime_ts: 0h0m1s54ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 1.95
  runtime_ts: 0h0m1s950ms
- status: 6 - pdn generation - openroad
  runtime_s: 1.39
  runtime_ts: 0h0m1s393ms
- status: 7 - global placement - openroad
  runtime_s: 9.77
  runtime_ts: 0h0m9s769ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 4.22
  runtime_ts: 0h0m4s222ms
- status: 9 - detailed placement - openroad
  runtime_s: 1.78
  runtime_ts: 0h0m1s782ms
- status: 10 - cts - openroad
  runtime_s: 91.03
  runtime_ts: 0h1m31s25ms
- status: 11 - resizer timing optimizations - openroad
  runtime_s: 4.0
  runtime_ts: 0h0m3s996ms
- status: 12 - resizer timing optimizations - openroad
  runtime_s: 3.67
  runtime_ts: 0h0m3s673ms
- status: 13 - detailed placement - openroad
  runtime_s: 2.23
  runtime_ts: 0h0m2s230ms
- status: 15 - write verilog - openroad
  runtime_s: 2.14
  runtime_ts: 0h0m2s142ms
- status: 15 - global routing - openroad
  runtime_s: 2.58
  runtime_ts: 0h0m2s580ms
- status: 16 - fill insertion - openroad
  runtime_s: 2.72
  runtime_ts: 0h0m2s717ms
- status: 17 - detailed_routing - openroad
  runtime_s: 69.01
  runtime_ts: 0h1m9s9ms
- status: 18 - wire lengths - openlane
  runtime_s: 1.07
  runtime_ts: 0h0m1s66ms
- status: 19 - parasitics extraction - openroad
  runtime_s: 2.73
  runtime_ts: 0h0m2s730ms
- status: 20 - sta - openroad
  runtime_s: 10.01
  runtime_ts: 0h0m10s13ms
- status: 21 - parasitics extraction - openroad
  runtime_s: 3.21
  runtime_ts: 0h0m3s205ms
- status: 22 - sta - openroad
  runtime_s: 12.51
  runtime_ts: 0h0m12s512ms
- status: 23 - parasitics extraction - openroad
  runtime_s: 2.19
  runtime_ts: 0h0m2s185ms
- status: 24 - sta - openroad
  runtime_s: 13.28
  runtime_ts: 0h0m13s275ms
- status: 25 - sta - openroad
  runtime_s: 2.69
  runtime_ts: 0h0m2s685ms
- status: 26 - ir drop report - openroad
  runtime_s: 2.5
  runtime_ts: 0h0m2s504ms
- status: 27 - gdsii - magic
  runtime_s: 10.2
  runtime_ts: 0h0m10s195ms
- status: 28 - gdsii - klayout
  runtime_s: 1.7
  runtime_ts: 0h0m1s701ms
- status: 29 - xor - klayout
  runtime_s: 22.0
  runtime_ts: 0h0m21s998ms
- status: 30 - spice extraction - magic
  runtime_s: 10.38
  runtime_ts: 0h0m10s382ms
- status: 32 - write verilog - openroad
  runtime_s: 1.72
  runtime_ts: 0h0m1s716ms
- status: 32 - write powered verilog - openlane
  runtime_s: 1.86
  runtime_ts: 0h0m1s859ms
- status: 33 - lvs - netgen
  runtime_s: 1.12
  runtime_ts: 0h0m1s125ms
- status: 34 - drc - magic
  runtime_s: 17.9
  runtime_ts: 0h0m17s902ms
- status: 35 - antenna check - openroad
  runtime_s: 1.48
  runtime_ts: 0h0m1s480ms
- status: 36 - erc - circuit validity checker
  runtime_s: 0.99
  runtime_ts: 0h0m0s993ms
---
- status: routed
  runtime_s: 223.0
  runtime_ts: 0h3m43s0ms
- status: flow completed
  runtime_s: 346.0
  runtime_ts: 0h5m46s0ms
