

================================================================
== Vivado HLS Report for 'convolution_kernel'
================================================================
* Date:           Wed Dec 18 10:55:38 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4505|  4505|  4505|  4505|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop1_Loop2  |  4503|  4503|         9|          5|          1|   900|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0" [conv2D.cpp:24]   --->   Operation 12 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1" [conv2D.cpp:24]   --->   Operation 13 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2" [conv2D.cpp:24]   --->   Operation 14 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3" [conv2D.cpp:24]   --->   Operation 15 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4" [conv2D.cpp:24]   --->   Operation 16 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5" [conv2D.cpp:24]   --->   Operation 17 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6" [conv2D.cpp:24]   --->   Operation 18 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7" [conv2D.cpp:24]   --->   Operation 19 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8" [conv2D.cpp:24]   --->   Operation 20 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %kernel, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [conv2D.cpp:18]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.61>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [conv2D.cpp:27]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_1, %.reset ]"   --->   Operation 25 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.77ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -124"   --->   Operation 26 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i10 %indvar_flatten, 1"   --->   Operation 28 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %j, -2" [conv2D.cpp:19]   --->   Operation 30 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.21ns)   --->   "%j_mid2 = select i1 %exitcond, i5 0, i5 %j" [conv2D.cpp:19]   --->   Operation 31 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%i_s = add i5 %i, 1" [conv2D.cpp:24]   --->   Operation 32 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.21ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i5 %i_s, i5 %i" [conv2D.cpp:27]   --->   Operation 33 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %j_mid2)" [conv2D.cpp:27]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_64 = zext i10 %tmp_2 to i64" [conv2D.cpp:24]   --->   Operation 35 'zext' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_64" [conv2D.cpp:24]   --->   Operation 36 'getelementptr' 'buffer_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%buffer_load = load i32* %buffer_addr, align 4" [conv2D.cpp:24]   --->   Operation 37 'load' 'buffer_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.cpp:24]   --->   Operation 38 'load' 'kernel_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 39 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_mid2, 1" [conv2D.cpp:24]   --->   Operation 39 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %j_1)" [conv2D.cpp:27]   --->   Operation 40 'bitconcatenate' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_69 = zext i10 %tmp_5 to i64" [conv2D.cpp:24]   --->   Operation 41 'zext' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%buffer_addr_32 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_69" [conv2D.cpp:24]   --->   Operation 42 'getelementptr' 'buffer_addr_32' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%buffer_load_1 = load i32* %buffer_addr_32, align 4" [conv2D.cpp:24]   --->   Operation 43 'load' 'buffer_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.cpp:24]   --->   Operation 44 'load' 'kernel_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 3 <SV = 2> <Delay = 6.24>
ST_3 : Operation 45 [1/1] (1.78ns)   --->   "%i_2_mid1 = add i5 %i, 2" [conv2D.cpp:24]   --->   Operation 45 'add' 'i_2_mid1' <Predicate = (!exitcond_flatten & exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.21ns)   --->   "%p_v = select i1 %exitcond, i5 %i_2_mid1, i5 %i_s" [conv2D.cpp:24]   --->   Operation 46 'select' 'p_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_1_2_mid2_v)   --->   "%tmp_1_2_mid2_v_v_cas = select i1 %exitcond, i5 3, i5 2" [conv2D.cpp:24]   --->   Operation 47 'select' 'tmp_1_2_mid2_v_v_cas' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.78ns) (out node of the LUT)   --->   "%tmp_1_2_mid2_v = add i5 %i, %tmp_1_2_mid2_v_v_cas" [conv2D.cpp:24]   --->   Operation 48 'add' 'tmp_1_2_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %j_mid2)" [conv2D.cpp:24]   --->   Operation 49 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_65 = zext i10 %tmp_4 to i64" [conv2D.cpp:24]   --->   Operation 50 'zext' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%buffer_addr_34 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_65" [conv2D.cpp:24]   --->   Operation 51 'getelementptr' 'buffer_addr_34' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%buffer_load = load i32* %buffer_addr, align 4" [conv2D.cpp:24]   --->   Operation 52 'load' 'buffer_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 53 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.cpp:24]   --->   Operation 53 'load' 'kernel_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%buffer_load_1 = load i32* %buffer_addr_32, align 4" [conv2D.cpp:24]   --->   Operation 54 'load' 'buffer_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.cpp:24]   --->   Operation 55 'load' 'kernel_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 56 [1/1] (1.78ns)   --->   "%tmp_3_0_2 = add i5 %j_mid2, 2" [conv2D.cpp:24]   --->   Operation 56 'add' 'tmp_3_0_2' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %tmp_3_0_2)" [conv2D.cpp:27]   --->   Operation 57 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_73 = zext i10 %tmp_8 to i64" [conv2D.cpp:24]   --->   Operation 58 'zext' 'tmp_73' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_addr_33 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_73" [conv2D.cpp:24]   --->   Operation 59 'getelementptr' 'buffer_addr_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%buffer_load_2 = load i32* %buffer_addr_33, align 4" [conv2D.cpp:24]   --->   Operation 60 'load' 'buffer_load_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 61 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.cpp:24]   --->   Operation 61 'load' 'kernel_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%buffer_load_3 = load i32* %buffer_addr_34, align 4" [conv2D.cpp:24]   --->   Operation 62 'load' 'buffer_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 63 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.cpp:24]   --->   Operation 63 'load' 'kernel_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 64 [1/1] (8.51ns)   --->   "%tmp_6 = mul nsw i32 %kernel_load, %buffer_load" [conv2D.cpp:24]   --->   Operation 64 'mul' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %j_1)" [conv2D.cpp:24]   --->   Operation 65 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_70 = zext i10 %tmp_7 to i64" [conv2D.cpp:24]   --->   Operation 66 'zext' 'tmp_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%buffer_addr_35 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_70" [conv2D.cpp:24]   --->   Operation 67 'getelementptr' 'buffer_addr_35' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (8.51ns)   --->   "%tmp_6_0_1 = mul nsw i32 %kernel_load_1, %buffer_load_1" [conv2D.cpp:24]   --->   Operation 68 'mul' 'tmp_6_0_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %tmp_3_0_2)" [conv2D.cpp:24]   --->   Operation 69 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_74 = zext i10 %tmp_9 to i64" [conv2D.cpp:24]   --->   Operation 70 'zext' 'tmp_74' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_addr_36 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_74" [conv2D.cpp:24]   --->   Operation 71 'getelementptr' 'buffer_addr_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%buffer_load_2 = load i32* %buffer_addr_33, align 4" [conv2D.cpp:24]   --->   Operation 72 'load' 'buffer_load_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 73 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.cpp:24]   --->   Operation 73 'load' 'kernel_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%buffer_load_3 = load i32* %buffer_addr_34, align 4" [conv2D.cpp:24]   --->   Operation 74 'load' 'buffer_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 75 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.cpp:24]   --->   Operation 75 'load' 'kernel_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%buffer_load_4 = load i32* %buffer_addr_35, align 4" [conv2D.cpp:24]   --->   Operation 76 'load' 'buffer_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 77 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.cpp:24]   --->   Operation 77 'load' 'kernel_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%buffer_load_5 = load i32* %buffer_addr_36, align 4" [conv2D.cpp:24]   --->   Operation 78 'load' 'buffer_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 79 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.cpp:24]   --->   Operation 79 'load' 'kernel_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_66 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_2_mid2_v, i5 %j_mid2)" [conv2D.cpp:24]   --->   Operation 80 'bitconcatenate' 'tmp_66' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_67 = zext i10 %tmp_66 to i64" [conv2D.cpp:24]   --->   Operation 81 'zext' 'tmp_67' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%buffer_addr_37 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_67" [conv2D.cpp:24]   --->   Operation 82 'getelementptr' 'buffer_addr_37' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_71 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_2_mid2_v, i5 %j_1)" [conv2D.cpp:24]   --->   Operation 83 'bitconcatenate' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_72 = zext i10 %tmp_71 to i64" [conv2D.cpp:24]   --->   Operation 84 'zext' 'tmp_72' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%buffer_addr_38 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_72" [conv2D.cpp:24]   --->   Operation 85 'getelementptr' 'buffer_addr_38' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (8.51ns)   --->   "%tmp_6_0_2 = mul nsw i32 %kernel_load_2, %buffer_load_2" [conv2D.cpp:24]   --->   Operation 86 'mul' 'tmp_6_0_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (8.51ns)   --->   "%tmp_6_1 = mul nsw i32 %kernel_load_3, %buffer_load_3" [conv2D.cpp:24]   --->   Operation 87 'mul' 'tmp_6_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%buffer_load_4 = load i32* %buffer_addr_35, align 4" [conv2D.cpp:24]   --->   Operation 88 'load' 'buffer_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 89 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.cpp:24]   --->   Operation 89 'load' 'kernel_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%buffer_load_5 = load i32* %buffer_addr_36, align 4" [conv2D.cpp:24]   --->   Operation 90 'load' 'buffer_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 91 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.cpp:24]   --->   Operation 91 'load' 'kernel_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%buffer_load_6 = load i32* %buffer_addr_37, align 4" [conv2D.cpp:24]   --->   Operation 92 'load' 'buffer_load_6' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 93 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.cpp:24]   --->   Operation 93 'load' 'kernel_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 94 [2/2] (3.25ns)   --->   "%buffer_load_7 = load i32* %buffer_addr_38, align 4" [conv2D.cpp:24]   --->   Operation 94 'load' 'buffer_load_7' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 95 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.cpp:24]   --->   Operation 95 'load' 'kernel_load_7' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 96 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_6_0_1, %tmp_6" [conv2D.cpp:24]   --->   Operation 96 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_75 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_2_mid2_v, i5 %tmp_3_0_2)" [conv2D.cpp:24]   --->   Operation 97 'bitconcatenate' 'tmp_75' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_76 = zext i10 %tmp_75 to i64" [conv2D.cpp:24]   --->   Operation 98 'zext' 'tmp_76' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%buffer_addr_39 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_76" [conv2D.cpp:24]   --->   Operation 99 'getelementptr' 'buffer_addr_39' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (8.51ns)   --->   "%tmp_6_1_1 = mul nsw i32 %kernel_load_4, %buffer_load_4" [conv2D.cpp:24]   --->   Operation 100 'mul' 'tmp_6_1_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (8.51ns)   --->   "%tmp_6_1_2 = mul nsw i32 %kernel_load_5, %buffer_load_5" [conv2D.cpp:24]   --->   Operation 101 'mul' 'tmp_6_1_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/2] (3.25ns)   --->   "%buffer_load_6 = load i32* %buffer_addr_37, align 4" [conv2D.cpp:24]   --->   Operation 102 'load' 'buffer_load_6' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 103 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.cpp:24]   --->   Operation 103 'load' 'kernel_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 104 [1/2] (3.25ns)   --->   "%buffer_load_7 = load i32* %buffer_addr_38, align 4" [conv2D.cpp:24]   --->   Operation 104 'load' 'buffer_load_7' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 105 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.cpp:24]   --->   Operation 105 'load' 'kernel_load_7' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 106 [2/2] (3.25ns)   --->   "%buffer_load_8 = load i32* %buffer_addr_39, align 4" [conv2D.cpp:24]   --->   Operation 106 'load' 'buffer_load_8' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 107 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.cpp:24]   --->   Operation 107 'load' 'kernel_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_6_1, %tmp_6_0_2" [conv2D.cpp:24]   --->   Operation 108 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp1 = add i32 %tmp2, %tmp3" [conv2D.cpp:24]   --->   Operation 109 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 110 [1/1] (8.51ns)   --->   "%tmp_6_2 = mul nsw i32 %kernel_load_6, %buffer_load_6" [conv2D.cpp:24]   --->   Operation 110 'mul' 'tmp_6_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (8.51ns)   --->   "%tmp_6_2_1 = mul nsw i32 %kernel_load_7, %buffer_load_7" [conv2D.cpp:24]   --->   Operation 111 'mul' 'tmp_6_2_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/2] (3.25ns)   --->   "%buffer_load_8 = load i32* %buffer_addr_39, align 4" [conv2D.cpp:24]   --->   Operation 112 'load' 'buffer_load_8' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 113 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.cpp:24]   --->   Operation 113 'load' 'kernel_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 114 [1/1] (2.55ns)   --->   "%tmp5 = add i32 %tmp_6_1_2, %tmp_6_1_1" [conv2D.cpp:24]   --->   Operation 114 'add' 'tmp5' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 115 [1/1] (8.51ns)   --->   "%tmp_6_2_2 = mul nsw i32 %kernel_load_8, %buffer_load_8" [conv2D.cpp:24]   --->   Operation 115 'mul' 'tmp_6_2_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.74>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_6_2_2, %tmp_6_2_1" [conv2D.cpp:24]   --->   Operation 116 'add' 'tmp7' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 117 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp_6_2, %tmp7" [conv2D.cpp:24]   --->   Operation 117 'add' 'tmp6' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp5, %tmp6" [conv2D.cpp:24]   --->   Operation 118 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 119 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2 = add nsw i32 %tmp1, %tmp4" [conv2D.cpp:24]   --->   Operation 119 'add' 'sum_2_2_2' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @Loop1_Loop2_str)"   --->   Operation 120 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 0)" [conv2D.cpp:27]   --->   Operation 121 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp to i11" [conv2D.cpp:27]   --->   Operation 122 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_mid2_v, i1 false)" [conv2D.cpp:27]   --->   Operation 123 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_1 to i11" [conv2D.cpp:27]   --->   Operation 124 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i11 %p_shl_cast, %p_shl1_cast" [conv2D.cpp:27]   --->   Operation 125 'sub' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [conv2D.cpp:19]   --->   Operation 126 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [conv2D.cpp:19]   --->   Operation 127 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.cpp:20]   --->   Operation 128 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i5 %j_mid2 to i11" [conv2D.cpp:24]   --->   Operation 129 'zext' 'tmp_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_68 = add i11 %tmp_s, %tmp_4_cast" [conv2D.cpp:27]   --->   Operation 130 'add' 'tmp_68' <Predicate = (!exitcond_flatten)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i11 %tmp_68 to i64" [conv2D.cpp:27]   --->   Operation 131 'zext' 'tmp_73_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [900 x i32]* %output_r, i64 0, i64 %tmp_73_cast" [conv2D.cpp:27]   --->   Operation 132 'getelementptr' 'output_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (3.25ns)   --->   "store i32 %sum_2_2_2, i32* %output_addr, align 4" [conv2D.cpp:27]   --->   Operation 133 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_3)" [conv2D.cpp:28]   --->   Operation 134 'specregionend' 'empty_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 135 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "ret void" [conv2D.cpp:30]   --->   Operation 136 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [16]  (1.77 ns)

 <State 2>: 7.61ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', conv2D.cpp:24) [18]  (0 ns)
	'icmp' operation ('exitcond', conv2D.cpp:19) [25]  (1.36 ns)
	'select' operation ('j_mid2', conv2D.cpp:19) [26]  (1.22 ns)
	'add' operation ('j', conv2D.cpp:24) [57]  (1.78 ns)
	'getelementptr' operation ('buffer_addr_32', conv2D.cpp:24) [60]  (0 ns)
	'load' operation ('buffer_load_1', conv2D.cpp:24) on array 'buffer_r' [67]  (3.25 ns)

 <State 3>: 6.25ns
The critical path consists of the following:
	'add' operation ('i_2_mid1', conv2D.cpp:24) [34]  (1.78 ns)
	'select' operation ('p_v', conv2D.cpp:24) [35]  (1.22 ns)
	'getelementptr' operation ('buffer_addr_34', conv2D.cpp:24) [47]  (0 ns)
	'load' operation ('buffer_load_3', conv2D.cpp:24) on array 'buffer_r' [83]  (3.25 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_6', conv2D.cpp:24) [56]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_6_0_2', conv2D.cpp:24) [82]  (8.51 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_6_1_1', conv2D.cpp:24) [88]  (8.51 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_6_2', conv2D.cpp:24) [94]  (8.51 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_6_2_2', conv2D.cpp:24) [100]  (8.51 ns)

 <State 9>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp7', conv2D.cpp:24) [105]  (0 ns)
	'add' operation ('tmp6', conv2D.cpp:24) [106]  (4.37 ns)
	'add' operation ('tmp4', conv2D.cpp:24) [107]  (0 ns)
	'add' operation ('sum_2_2_2', conv2D.cpp:24) [108]  (4.37 ns)

 <State 10>: 7.01ns
The critical path consists of the following:
	'sub' operation ('tmp_s', conv2D.cpp:27) [33]  (0 ns)
	'add' operation ('tmp_68', conv2D.cpp:27) [51]  (3.76 ns)
	'getelementptr' operation ('output_addr', conv2D.cpp:27) [53]  (0 ns)
	'store' operation (conv2D.cpp:27) of variable 'sum_2_2_2', conv2D.cpp:24 on array 'output_r' [109]  (3.25 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
