<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1699966086">
  <File Type="ROUTE-PWR" Name="basys3_CPU_8bit_Top_Level_power_routed.rpt"/>
  <File Type="PA-TCL" Name="basys3_CPU_8bit_Top_Level.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="basys3_CPU_8bit_Top_Level_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="basys3_CPU_8bit_Top_Level_reports.tcl"/>
  <File Type="BITSTR-MSK" Name="basys3_CPU_8bit_Top_Level.msk"/>
  <File Type="ROUTE-CLK" Name="basys3_CPU_8bit_Top_Level_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="basys3_CPU_8bit_Top_Level.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="basys3_CPU_8bit_Top_Level_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="basys3_CPU_8bit_Top_Level.bit"/>
  <File Type="BG-DRC" Name="basys3_CPU_8bit_Top_Level.drc"/>
  <File Type="BG-BGN" Name="basys3_CPU_8bit_Top_Level.bgn"/>
  <File Type="BG-BIN" Name="basys3_CPU_8bit_Top_Level.bin"/>
  <File Type="BITSTR-RBT" Name="basys3_CPU_8bit_Top_Level.rbt"/>
  <File Type="BITSTR-NKY" Name="basys3_CPU_8bit_Top_Level.nky"/>
  <File Type="BITSTR-BMM" Name="basys3_CPU_8bit_Top_Level_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="basys3_CPU_8bit_Top_Level.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="basys3_CPU_8bit_Top_Level_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-SYSDEF" Name="basys3_CPU_8bit_Top_Level.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="basys3_CPU_8bit_Top_Level.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-DRC" Name="basys3_CPU_8bit_Top_Level_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="basys3_CPU_8bit_Top_Level.hwdef"/>
  <File Type="PLACE-IO" Name="basys3_CPU_8bit_Top_Level_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="basys3_CPU_8bit_Top_Level_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="basys3_CPU_8bit_Top_Level_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="basys3_CPU_8bit_Top_Level_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="basys3_CPU_8bit_Top_Level_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DRC" Name="basys3_CPU_8bit_Top_Level_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="basys3_CPU_8bit_Top_Level_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="basys3_CPU_8bit_Top_Level_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="basys3_CPU_8bit_Top_Level_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="basys3_CPU_8bit_Top_Level_route_status.pb"/>
  <File Type="ROUTE-DCP" Name="basys3_CPU_8bit_Top_Level_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="basys3_CPU_8bit_Top_Level_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="basys3_CPU_8bit_Top_Level_routed_bb.dcp"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="basys3_CPU_8bit_Top_Level_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="basys3_CPU_8bit_Top_Level_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="basys3_CPU_8bit_Top_Level_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="basys3_CPU_8bit_Top_Level_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="basys3_CPU_8bit_Top_Level_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="basys3_CPU_8bit_Top_Level_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="basys3_CPU_8bit_Top_Level_bus_skew_routed.rpx"/>
  <File Type="OPT-DCP" Name="basys3_CPU_8bit_Top_Level_opt.dcp"/>
  <File Type="PLACE-DCP" Name="basys3_CPU_8bit_Top_Level_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="basys3_CPU_8bit_Top_Level_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="basys3_CPU_8bit_Top_Level_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="basys3_CPU_8bit_Top_Level_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="basys3_CPU_8bit_Top_Level_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="basys3_CPU_8bit_Top_Level_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="basys3_CPU_8bit_Top_Level_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="basys3_CPU_8bit_Top_Level_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="basys3_CPU_8bit_Top_Level_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="basys3_CPU_8bit_Top_Level_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="basys3_CPU_8bit_Top_Level_bus_skew_postroute_physopted.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="basys3_CPU_8bit_Top_Level_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="basys3_CPU_8bit_Top_Level_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="basys3_CPU_8bit_Top_Level_methodology_drc_routed.rpx"/>
  <File Type="PDI-FILE" Name="basys3_CPU_8bit_Top_Level.pdi"/>
  <File Type="BOOT-PDI-FILE" Name="basys3_CPU_8bit_Top_Level_soc.pdi"/>
  <File Type="PL-PDI-FILE" Name="basys3_CPU_8bit_Top_Level_pld.pdi"/>
  <File Type="RCFI_FILE" Name="basys3_CPU_8bit_Top_Level.rcfi"/>
  <File Type="CFI_FILE" Name="basys3_CPU_8bit_Top_Level.cfi"/>
  <File Type="RNPI_FILE" Name="basys3_CPU_8bit_Top_Level.rnpi"/>
  <File Type="NPI_FILE" Name="basys3_CPU_8bit_Top_Level.npi"/>
  <File Type="RBD_FILE" Name="basys3_CPU_8bit_Top_Level.rbd"/>
  <File Type="ROUTE-RQS" Name="basys3_CPU_8bit_Top_Level_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="basys3_CPU_8bit_Top_Level_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Verilog/IPregister_2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Documents/VJTI/Projects/Verilog/IPregister_2.v"/>
        <Attr Name="ImportTime" Val="1667187474"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Verilog/RAM_8bit_256.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Documents/VJTI/Projects/Verilog/RAM_8bit_256.v"/>
        <Attr Name="ImportTime" Val="1692983819"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Verilog/alu_8bit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Documents/VJTI/Projects/Verilog/alu_8bit.v"/>
        <Attr Name="ImportTime" Val="1693333864"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Verilog/control_unit_2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Documents/VJTI/Projects/Verilog/control_unit_2.v"/>
        <Attr Name="ImportTime" Val="1667372016"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Verilog/register_stack.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Documents/VJTI/Projects/Verilog/register_stack.v"/>
        <Attr Name="ImportTime" Val="1667319528"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/basys3_CPU_8bit_Top_Level.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/pipeline_v1.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/universal_shift_reg.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Verilog/ROM_8bit_256.v">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="D:/Documents/VJTI/Projects/Verilog/ROM_8bit_256.v"/>
        <Attr Name="ImportTime" Val="1666206318"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="basys3_CPU_8bit_Top_Level"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Diligent Board Files/digilent-xdc-master/Basys-3-Master.xdc"/>
        <Attr Name="ImportTime" Val="1686951711"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/control_unit.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
</GenRun>
