/* Generated automatically by the program `genoutput'
   from the machine description file `md'.  */

#include "config.h"
#include "system.h"
#include "coretypes.h"
#include "backend.h"
#include "predict.h"
#include "tree.h"
#include "rtl.h"
#include "flags.h"
#include "alias.h"
#include "varasm.h"
#include "stor-layout.h"
#include "calls.h"
#include "insn-config.h"
#include "expmed.h"
#include "dojump.h"
#include "explow.h"
#include "emit-rtl.h"
#include "stmt.h"
#include "expr.h"
#include "insn-codes.h"
#include "tm_p.h"
#include "regs.h"
#include "conditions.h"
#include "insn-attr.h"

#include "recog.h"

#include "diagnostic-core.h"
#include "output.h"
#include "target.h"
#include "tm-constrs.h"

static const char * const output_1[] = {
  "test{b}\t%0, %0",
  "cmp{b}\t{%1, %0|%0, %1}",
};

static const char * const output_2[] = {
  "test{w}\t%0, %0",
  "cmp{w}\t{%1, %0|%0, %1}",
};

static const char * const output_3[] = {
  "test{l}\t%0, %0",
  "cmp{l}\t{%1, %0|%0, %1}",
};

static const char * const output_4[] = {
  "test{q}\t%0, %0",
  "cmp{q}\t{%1, %0|%0, %1}",
};

static const char *
output_17 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1466 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_18 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1466 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_19 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1466 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_23 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1499 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_25 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1532 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_26 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1532 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_29 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1565 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, true);
}

static const char *
output_30 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1565 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, true);
}

static const char *
output_31 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1565 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, true);
}

static const char *
output_35 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1601 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_36 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1601 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_37 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1601 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_38 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1601 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_39 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1601 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_40 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1601 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_48 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1653 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
#ifndef HAVE_AS_IX86_SAHF
  if (TARGET_64BIT)
    return ASM_BYTE "0x9e";
  else
#endif
  return "sahf";
}
}

static const char *
output_49 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1680 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPmode == CCFPUmode);
}

static const char *
output_50 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1680 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPmode == CCFPUmode);
}

static const char *
output_51 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1680 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPUmode == CCFPUmode);
}

static const char *
output_52 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1680 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPUmode == CCFPUmode);
}

static const char *
output_53 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1710 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPmode == CCFPUmode);
}

static const char *
output_54 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1710 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPmode == CCFPUmode);
}

static const char *
output_55 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1710 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPmode == CCFPUmode);
}

static const char *
output_56 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1710 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPUmode == CCFPUmode);
}

static const char *
output_57 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1710 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPUmode == CCFPUmode);
}

static const char *
output_58 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1710 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPUmode == CCFPUmode);
}

static const char *
output_75 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1983 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      if (misaligned_operand (operands[0], XImode)
	  || misaligned_operand (operands[1], XImode))
	return "vmovdqu32\t{%1, %0|%0, %1}";
      else
	return "vmovdqa32\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_76 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2007 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      if (misaligned_operand (operands[0], OImode)
	  || misaligned_operand (operands[1], OImode))
	{
	  if (get_attr_mode (insn) == MODE_V8SF)
	    return "vmovups\t{%1, %0|%0, %1}";
	  else if (get_attr_mode (insn) == MODE_XI)
	    return "vmovdqu32\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqu\t{%1, %0|%0, %1}";
	}
      else
	{
	  if (get_attr_mode (insn) == MODE_V8SF)
	    return "vmovaps\t{%1, %0|%0, %1}";
	  else if (get_attr_mode (insn) == MODE_XI)
	    return "vmovdqa32\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa\t{%1, %0|%0, %1}";
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_77 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* TDmode values are passed as TImode on the stack.  Moving them
	 to stack may result in unaligned memory access.  */
      if (misaligned_operand (operands[0], TImode)
	  || misaligned_operand (operands[1], TImode))
	{
	  if (get_attr_mode (insn) == MODE_V4SF)
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else if (get_attr_mode (insn) == MODE_XI)
	    return "vmovdqu32\t{%1, %0|%0, %1}";
	  else
	    return "%vmovdqu\t{%1, %0|%0, %1}";
	}
      else
	{
	  if (get_attr_mode (insn) == MODE_V4SF)
	    return "%vmovaps\t{%1, %0|%0, %1}";
	  else if (get_attr_mode (insn) == MODE_XI)
	    return "vmovdqa32\t{%1, %0|%0, %1}";
	  else
	    return "%vmovdqa\t{%1, %0|%0, %1}";
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_78 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2132 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MSKMOV:
      return "kmovq\t{%1, %0|%0, %1}";

    case TYPE_MULTI:
      return "#";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      if (GENERAL_REG_P (operands[0]))
	return "%vpextrq\t{$0, %1, %0|%0, %1, 0}";

      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  gcc_assert (!TARGET_AVX);
	  return "movlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_LEA:
      return "lea{q}\t{%E1, %0|%0, %E1}";

    case TYPE_IMOV:
      gcc_assert (!flag_pic || LEGITIMATE_PIC_OPERAND_P (operands[1]));
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%k1, %k0|%k0, %k1}";
      else if (which_alternative == 4)
	return "movabs{q}\t{%1, %0|%0, %1}";
      else if (ix86_use_lea_for_mov (insn, operands))
	return "lea{q}\t{%E1, %0|%0, %E1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_79 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2319 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      if (GENERAL_REG_P (operands[0]))
	return "%vpextrd\t{$0, %1, %0|%0, %1, 0}";

      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_MSKMOV:
      return "kmovd\t{%1, %0|%0, %1}";

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_SI:
          return "%vmovd\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa32\t{%g1, %g0|%g0, %g1}";

	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_SF:
	  gcc_assert (!TARGET_AVX);
          return "movss\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  return "movq\t{%1, %0|%0, %1}";
	case MODE_SI:
	  return "movd\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    case TYPE_LEA:
      return "lea{l}\t{%E1, %0|%0, %E1}";

    case TYPE_IMOV:
      gcc_assert (!flag_pic || LEGITIMATE_PIC_OPERAND_P (operands[1]));
      if (ix86_use_lea_for_mov (insn, operands))
	return "lea{l}\t{%E1, %0|%0, %E1}";
      else
	return "mov{l}\t{%1, %0|%0, %1}";

    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_80[] = {
  "kmovw\t{%k1, %0|%0, %k1}",
  "kmovw\t{%1, %0|%0, %1}",
};

static const char *
output_81 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2460 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      /* movzwl is faster than movw on p2 due to partial word stalls,
	 though not as fast as an aligned movl.  */
      return "movz{wl|x}\t{%1, %k0|%k0, %1}";

    case TYPE_MSKMOV:
      switch (which_alternative)
        {
	case 4: return "kmovw\t{%k1, %0|%0, %k1}";
	case 5: /* FALLTHRU */
	case 7: return "kmovw\t{%1, %0|%0, %1}";
	case 6: return "kmovw\t{%1, %k0|%k0, %1}";
	default: gcc_unreachable ();
	}

    default:
      if (get_attr_mode (insn) == MODE_SI)
        return "mov{l}\t{%k1, %k0|%k0, %k1}";
      else
        return "mov{w}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_82 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2536 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      gcc_assert (ANY_QI_REG_P (operands[1]) || MEM_P (operands[1]));
      return "movz{bl|x}\t{%1, %k0|%k0, %1}";

    case TYPE_MSKMOV:
      switch (which_alternative)
        {
	case 7: return TARGET_AVX512DQ ? "kmovb\t{%k1, %0|%0, %k1}"
				       : "kmovw\t{%k1, %0|%0, %k1}";
	case 8: return TARGET_AVX512DQ ? "kmovb\t{%1, %0|%0, %1}"
				       : "kmovw\t{%1, %0|%0, %1}";
	case 9: return TARGET_AVX512DQ ? "kmovb\t{%1, %k0|%k0, %1}"
				       : "kmovw\t{%1, %k0|%k0, %1}";
	case 10:
	case 11:
	  gcc_assert (TARGET_AVX512DQ);
	  return "kmovb\t{%1, %0|%0, %1}";
	default: gcc_unreachable ();
	}

    default:
      if (get_attr_mode (insn) == MODE_SI)
        return "mov{l}\t{%k1, %k0|%k0, %k1}";
      else
        return "mov{b}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_83 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2619 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[0] = SET_DEST (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{b}\t{%1, %P0|BYTE PTR [%P0], %1}";
    case 1:
      return "mov{b}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_84 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2619 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[0] = SET_DEST (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{w}\t{%1, %P0|WORD PTR [%P0], %1}";
    case 1:
      return "mov{w}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_85 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2619 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[0] = SET_DEST (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{l}\t{%1, %P0|DWORD PTR [%P0], %1}";
    case 1:
      return "mov{l}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_86 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2619 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[0] = SET_DEST (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{q}\t{%1, %P0|QWORD PTR [%P0], %1}";
    case 1:
      return "mov{q}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_87 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2643 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[1] = SET_SRC (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{b}\t{%P1, %0|%0, BYTE PTR [%P1]}";
    case 1:
      return "mov{b}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_88 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2643 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[1] = SET_SRC (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{w}\t{%P1, %0|%0, WORD PTR [%P1]}";
    case 1:
      return "mov{w}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_89 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2643 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[1] = SET_SRC (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{l}\t{%P1, %0|%0, DWORD PTR [%P1]}";
    case 1:
      return "mov{l}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_90 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2643 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[1] = SET_SRC (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{q}\t{%P1, %0|%0, QWORD PTR [%P1]}";
    case 1:
      return "mov{q}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_102 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2772 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      return "movs{bl|x}\t{%h1, %k0|%k0, %h1}";
    default:
      return "mov{b}\t{%h1, %0|%0, %h1}";
    }
}
}

static const char *
output_105 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2828 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      return "movz{bl|x}\t{%h1, %k0|%k0, %h1}";
    default:
      return "mov{b}\t{%h1, %0|%0, %h1}";
    }
}
}

static const char *
output_106 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2885 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (CONST_INT_P (operands[1]))
    operands[1] = gen_int_mode (INTVAL (operands[1]), QImode);
  return "mov{b}\t{%b1, %h0|%h0, %b1}";
}
}

static const char *
output_107 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2885 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (CONST_INT_P (operands[1]))
    operands[1] = gen_int_mode (INTVAL (operands[1]), QImode);
  return "mov{b}\t{%b1, %h0|%h0, %b1}";
}
}

static const char *
output_109 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2911 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* This insn should be already split before reg-stack.  */
  gcc_unreachable ();
}
}

static const char *
output_110 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2936 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* This insn should be already split before reg-stack.  */
  gcc_unreachable ();
}
}

static const char *
output_111 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2971 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* This insn should be already split before reg-stack.  */
  gcc_unreachable ();
}
}

static const char *
output_112 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3017 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  /* Anything else should be already split before reg-stack.  */
  gcc_assert (which_alternative == 1);
  return "push{l}\t%1";
}
}

static const char *
output_113 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3100 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* Handle misaligned load/store since we
         don't have movmisaligntf pattern. */
      if (misaligned_operand (operands[0], TFmode)
	  || misaligned_operand (operands[1], TFmode))
	{
	  if (get_attr_mode (insn) == MODE_V4SF)
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovdqu\t{%1, %0|%0, %1}";
	}
      else
	{
	  if (get_attr_mode (insn) == MODE_V4SF)
	    return "%vmovaps\t{%1, %0|%0, %1}";
	  else
	    return "%vmovdqa\t{%1, %0|%0, %1}";
	}

    case TYPE_MULTI:
	return "#";

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_114 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3179 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_FMOV:
      if (which_alternative == 2)
        return standard_80387_constant_opcode (operands[1]);
      return output_387_reg_move (insn, operands);

    case TYPE_MULTI:
      return "#";

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_115 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3255 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_FMOV:
      if (which_alternative == 2)
        return standard_80387_constant_opcode (operands[1]);
      return output_387_reg_move (insn, operands);

    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else if (which_alternative == 11)
	return "movabs{q}\t{%1, %0|%0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DF:
	  if (TARGET_AVX && REG_P (operands[0]) && REG_P (operands[1]))
	    return "vmovsd\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovsd\t{%1, %0|%0, %1}";

	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%g1, %g0|%g0, %g1}";
	case MODE_V2DF:
	  return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_V2SF:
	  gcc_assert (!TARGET_AVX);
	  return "movlps\t{%1, %0|%0, %1}";
	case MODE_V1DF:
	  gcc_assert (!TARGET_AVX);
	  return "movlpd\t{%1, %0|%0, %1}";

	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_116 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3455 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_FMOV:
      if (which_alternative == 2)
        return standard_80387_constant_opcode (operands[1]);
      return output_387_reg_move (insn, operands);

    case TYPE_IMOV:
      return "mov{l}\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_SF:
	  if (TARGET_AVX && REG_P (operands[0]) && REG_P (operands[1]))
	    return "vmovss\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovss\t{%1, %0|%0, %1}";

	case MODE_V16SF:
	  return "vmovaps\t{%g1, %g0|%g0, %g1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_SI:
	  return "%vmovd\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    case TYPE_MMXMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  return "movq\t{%1, %0|%0, %1}";
	case MODE_SI:
	  return "movd\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_117 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3637 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (STACK_TOP_P (operands[0]))
    return "fxch\t%1";
  else
    return "fxch\t%0";
}
}

static const char *
output_118 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3652 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (STACK_TOP_P (operands[0]))
    return "fxch\t%1";
  else
    return "fxch\t%0";
}
}

static const char *
output_119 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3652 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (STACK_TOP_P (operands[0]))
    return "fxch\t%1";
  else
    return "fxch\t%0";
}
}

static const char *
output_120 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3674 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      if (ix86_use_lea_for_mov (insn, operands))
	return "lea{l}\t{%E1, %k0|%k0, %E1}";
      else
	return "mov{l}\t{%1, %k0|%k0, %1}";

    case TYPE_MULTI:
      return "#";

    case TYPE_MMXMOV:
      return "movd\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return "%vpextrd\t{$0, %1, %k0|%k0, %1, 0}";

    case TYPE_SSEMOV:
      if (GENERAL_REG_P (operands[0]))
	return "%vmovd\t{%1, %k0|%k0, %1}";

      return "%vmovd\t{%1, %0|%0, %1}";

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_133 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4063 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_prefix_0f (insn))
    {
    case 0:
      return "{cwtl|cwde}";
    default:
      return "movs{wl|x}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_135 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4138 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_prefix_0f (insn))
    {
    case 0:
      return "{cbtw|cbw}";
    default:
      return "movs{bw|x}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_136 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4277 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
    case 1:
      return output_387_reg_move (insn, operands);

    case 2:
      return "%vcvtss2sd\t{%1, %d0|%d0, %1}";

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_137 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4304 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_138 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4333 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_139 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4333 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_140 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4435 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
      return output_387_reg_move (insn, operands);
    case 1:
      return "%vcvtsd2ss\t{%1, %d0|%d0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_141 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4461 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_142 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4471 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
      return output_387_reg_move (insn, operands);
    case 1:
      return "%vcvtsd2ss\t{%1, %d0|%d0, %1}";

    default:
      return "#";
    }
}
}

static const char *
output_143 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4495 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
      return output_387_reg_move (insn, operands);

    default:
      return "#";
    }
}
}

static const char *
output_144 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4516 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_145 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4557 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  gcc_assert (!which_alternative);
  return output_387_reg_move (insn, operands);
}
}

static const char *
output_146 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4571 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  gcc_assert (!which_alternative);
  return output_387_reg_move (insn, operands);
}
}

static const char *
output_147 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4585 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_148 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4585 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_149 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4594 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_150 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4594 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_158 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4826 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, true);
}

static const char *
output_159 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4826 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, true);
}

static const char *
output_160 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4826 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, true);
}

static const char *
output_167 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4910 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_169 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4965 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_170 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4965 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char * const output_180[] = {
  "fild%Z1\t%1",
  "%vcvtsi2ss\t{%1, %d0|%d0, %1}",
  "%vcvtsi2ss\t{%1, %d0|%d0, %1}",
};

static const char * const output_181[] = {
  "fild%Z1\t%1",
  "%vcvtsi2sd\t{%1, %d0|%d0, %1}",
  "%vcvtsi2sd\t{%1, %d0|%d0, %1}",
};

static const char *
output_192 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5379 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (SImode_address_operand (operands[1], VOIDmode))
    {
      gcc_assert (TARGET_64BIT);
      return "lea{l}\t{%E1, %k0|%k0, %E1}";
    }
  else 
    return "lea{l}\t{%E1, %0|%0, %E1}";
}
}

static const char *
output_195 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5468 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_INCDEC:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (operands[2] == const1_rtx)
        return "inc{l}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{l}\t%0";
	}

    default:
      /* For most processors, ADD is faster than LEA.  This alternative
	 was added to use ADD as much as possible.  */
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], SImode))
        return "sub{l}\t{%2, %0|%0, %2}";

      return "add{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_196 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5468 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_INCDEC:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (operands[2] == const1_rtx)
        return "inc{q}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{q}\t%0";
	}

    default:
      /* For most processors, ADD is faster than LEA.  This alternative
	 was added to use ADD as much as possible.  */
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], DImode))
        return "sub{q}\t{%2, %0|%0, %2}";

      return "add{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_197 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5571 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_INCDEC:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (operands[2] == const1_rtx)
	return "inc{w}\t%0";
      else
	{
	  gcc_assert (operands[2] == constm1_rtx);
	  return "dec{w}\t%0";
	}

    default:
      /* For most processors, ADD is faster than LEA.  This alternative
	 was added to use ADD as much as possible.  */
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], HImode))
	return "sub{w}\t{%2, %0|%0, %2}";

      return "add{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_198 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5621 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  bool widen = (which_alternative == 3 || which_alternative == 4);

  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_INCDEC:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (operands[2] == const1_rtx)
	return widen ? "inc{l}\t%k0" : "inc{b}\t%0";
      else
	{
	  gcc_assert (operands[2] == constm1_rtx);
	  return widen ? "dec{l}\t%k0" : "dec{b}\t%0";
	}

    default:
      /* For most processors, ADD is faster than LEA.  These alternatives
	 were added to use ADD as much as possible.  */
      if (which_alternative == 2 || which_alternative == 4)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], QImode))
	{
	  if (widen)
	    return "sub{l}\t{%2, %k0|%k0, %2}";
	  else
	    return "sub{b}\t{%2, %0|%0, %2}";
	}
      if (widen)
        return "add{l}\t{%k2, %k0|%k0, %k2}";
      else
        return "add{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_199 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5680 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[1] == const1_rtx)
	return "inc{b}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "dec{b}\t%0";
	}

    default:
      if (x86_maybe_negate_const_int (&operands[1], QImode))
	return "sub{b}\t{%1, %0|%0, %1}";

      return "add{b}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_200 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5783 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{b}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{b}\t%0";
	}

    default:
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], QImode))
        return "sub{b}\t{%2, %0|%0, %2}";

      return "add{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_201 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5783 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{w}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{w}\t%0";
	}

    default:
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], HImode))
        return "sub{w}\t{%2, %0|%0, %2}";

      return "add{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_202 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5783 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{l}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{l}\t%0";
	}

    default:
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], SImode))
        return "sub{l}\t{%2, %0|%0, %2}";

      return "add{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_203 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5783 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{q}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{q}\t%0";
	}

    default:
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], DImode))
        return "sub{q}\t{%2, %0|%0, %2}";

      return "add{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_204 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5869 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{b}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{b}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], QImode))
        return "sub{b}\t{%2, %0|%0, %2}";

      return "add{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_205 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5869 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{w}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{w}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], HImode))
        return "sub{w}\t{%2, %0|%0, %2}";

      return "add{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_206 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5869 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{l}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{l}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], SImode))
        return "sub{l}\t{%2, %0|%0, %2}";

      return "add{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_207 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5869 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{q}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{q}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], DImode))
        return "sub{q}\t{%2, %0|%0, %2}";

      return "add{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_208 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6005 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == constm1_rtx)
        return "inc{b}\t%0";
      else
        {
	  gcc_assert (operands[2] == const1_rtx);
          return "dec{b}\t%0";
	}

    default:
      if (x86_maybe_negate_const_int (&operands[2], QImode))
	return "add{b}\t{%2, %0|%0, %2}";

      return "sub{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_209 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6005 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == constm1_rtx)
        return "inc{w}\t%0";
      else
        {
	  gcc_assert (operands[2] == const1_rtx);
          return "dec{w}\t%0";
	}

    default:
      if (x86_maybe_negate_const_int (&operands[2], HImode))
	return "add{w}\t{%2, %0|%0, %2}";

      return "sub{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_210 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6005 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == constm1_rtx)
        return "inc{l}\t%0";
      else
        {
	  gcc_assert (operands[2] == const1_rtx);
          return "dec{l}\t%0";
	}

    default:
      if (x86_maybe_negate_const_int (&operands[2], SImode))
	return "add{l}\t{%2, %0|%0, %2}";

      return "sub{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_211 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6045 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{b}\t%0";
      else
        {
          gcc_assert (operands[2] == constm1_rtx);
          return "dec{b}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], QImode))
        return "sub{b}\t{%2, %0|%0, %2}";

      return "add{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_212 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6045 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{w}\t%0";
      else
        {
          gcc_assert (operands[2] == constm1_rtx);
          return "dec{w}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], HImode))
        return "sub{w}\t{%2, %0|%0, %2}";

      return "add{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_213 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6045 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{l}\t%0";
      else
        {
          gcc_assert (operands[2] == constm1_rtx);
          return "dec{l}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], SImode))
        return "sub{l}\t{%2, %0|%0, %2}";

      return "add{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_214 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6045 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{q}\t%0";
      else
        {
          gcc_assert (operands[2] == constm1_rtx);
          return "dec{q}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], DImode))
        return "sub{q}\t{%2, %0|%0, %2}";

      return "add{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_215 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6091 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
	return "inc{b}\t%h0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{b}\t%h0";
        }

    default:
      return "add{b}\t{%2, %h0|%h0, %2}";
    }
}
}

static const char * const output_279[] = {
  "imul{w}\t{%2, %1, %0|%0, %1, %2}",
  "imul{w}\t{%2, %1, %0|%0, %1, %2}",
  "imul{w}\t{%2, %0|%0, %2}",
};

static const char * const output_280[] = {
  "imul{l}\t{%2, %1, %0|%0, %1, %2}",
  "imul{l}\t{%2, %1, %0|%0, %1, %2}",
  "imul{l}\t{%2, %0|%0, %2}",
};

static const char * const output_282[] = {
  "imul{l}\t{%2, %1, %0|%0, %1, %2}",
  "imul{l}\t{%2, %0|%0, %2}",
};

static const char * const output_291[] = {
  "#",
  "mul{l}\t%2",
};

static const char *
output_310 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7822 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (which_alternative == 3)
    {
      if (CONST_INT_P (operands[1]) && INTVAL (operands[1]) < 0)
	operands[1] = GEN_INT (INTVAL (operands[1]) & 0xff);
      return "test{l}\t{%1, %k0|%k0, %1}";
    }
  return "test{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_320 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && QImode == QImode)
      return "kandw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "kandb\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_321 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && QImode == QImode)
      return "korw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "korb\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_322 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && QImode == QImode)
      return "kxorw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "kxorb\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_323 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && HImode == QImode)
      return "kandw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "kandw\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_324 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && HImode == QImode)
      return "korw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "korw\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_325 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && HImode == QImode)
      return "kxorw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "kxorw\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_326 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && SImode == QImode)
      return "kandw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "kandd\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_327 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && SImode == QImode)
      return "korw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "kord\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_328 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && SImode == QImode)
      return "kxorw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "kxord\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_329 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && DImode == QImode)
      return "kandw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "kandq\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_330 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && DImode == QImode)
      return "korw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "korq\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_331 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8057 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
    if (!TARGET_AVX512DQ && DImode == QImode)
      return "kxorw\t{%2, %1, %0|%0, %1, %2}";
    else
      return "kxorq\t{%2, %1, %0|%0, %1, %2}";
  }
}

static const char *
output_333 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8190 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      return "#";

    case TYPE_MSKLOG:
      return "kandd\t{%2, %1, %0|%0, %1, %2}";

    default:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      return "and{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_334 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8233 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      return "#";

    case TYPE_MSKLOG:
      return "kandw\t{%2, %1, %0|%0, %1, %2}";

    default:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      return "and{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_335 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8264 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
    case 1:
      return "and{b}\t{%2, %0|%0, %2}";
    case 2:
      return "and{l}\t{%k2, %k0|%k0, %k2}";
    case 3:
      return TARGET_AVX512DQ ? "kandb\t{%2, %1, %0|%0, %1, %2}"
			     : "kandw\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_337 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8301 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
      return "andn\t{%k2, %k1, %k0|%k0, %k1, %k2}";
    case 1:
      return "#";
    case 2:
      if (TARGET_AVX512DQ && QImode == QImode)
	return "kandnb\t{%2, %1, %0|%0, %1, %2}";
      else
	return "kandnw\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_338 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8301 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
      return "andn\t{%k2, %k1, %k0|%k0, %k1, %k2}";
    case 1:
      return "#";
    case 2:
      if (TARGET_AVX512DQ && HImode == QImode)
	return "kandnb\t{%2, %1, %0|%0, %1, %2}";
      else
	return "kandnw\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_339 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8474 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (which_alternative == 2)
    {
      if (CONST_INT_P (operands[2]) && INTVAL (operands[2]) < 0)
        operands[2] = GEN_INT (INTVAL (operands[2]) & 0xff);
      return "and{l}\t{%2, %k0|%k0, %2}";
    }
  return "and{b}\t{%2, %0|%0, %2}";
}
}

static const char * const output_348[] = {
  "or{l}\t{%2, %0|%0, %2}",
  "or{l}\t{%2, %0|%0, %2}",
  "kord\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_349[] = {
  "xor{l}\t{%2, %0|%0, %2}",
  "xor{l}\t{%2, %0|%0, %2}",
  "kxord\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_350[] = {
  "or{q}\t{%2, %0|%0, %2}",
  "or{q}\t{%2, %0|%0, %2}",
  "korq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_351[] = {
  "xor{q}\t{%2, %0|%0, %2}",
  "xor{q}\t{%2, %0|%0, %2}",
  "kxorq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_355[] = {
  "or{w}\t{%2, %0|%0, %2}",
  "or{w}\t{%2, %0|%0, %2}",
  "korw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_356[] = {
  "xor{w}\t{%2, %0|%0, %2}",
  "xor{w}\t{%2, %0|%0, %2}",
  "kxorw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_357[] = {
  "or{b}\t{%2, %0|%0, %2}",
  "or{b}\t{%2, %0|%0, %2}",
  "or{l}\t{%k2, %k0|%k0, %k2}",
  "korw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_358[] = {
  "xor{b}\t{%2, %0|%0, %2}",
  "xor{b}\t{%2, %0|%0, %2}",
  "xor{l}\t{%k2, %k0|%k0, %k2}",
  "kxorw\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_369 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8835 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (which_alternative == 1 && QImode == QImode && TARGET_AVX512DQ)
    return "kxnorb\t{%2, %1, %0|%0, %1, %2}";
  return "kxnorw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_370 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8835 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (which_alternative == 1 && HImode == QImode && TARGET_AVX512DQ)
    return "kxnorb\t{%2, %1, %0|%0, %1, %2}";
  return "kxnorw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char * const output_371[] = {
  "#",
  "kxnord\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_372[] = {
  "#",
  "kxnorq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_433[] = {
  "not{l}\t%0",
  "knotd\t{%1, %0|%0, %1}",
};

static const char * const output_434[] = {
  "not{q}\t%0",
  "knotq\t{%1, %0|%0, %1}",
};

static const char * const output_435[] = {
  "not{w}\t%0",
  "knotw\t{%1, %0|%0, %1}",
};

static const char *
output_436 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9554 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
      return "not{b}\t%0";
    case 1:
      return "not{l}\t%k0";
    case 2:
      if (TARGET_AVX512DQ)
	return "knotb\t{%1, %0|%0, %1}";
      return "knotw\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_451 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9802 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  return "sal{l}\t{%b2, %0|%0, %b2}";
}
}

static const char *
output_452 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9802 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  return "sal{q}\t{%b2, %0|%0, %b2}";
}
}

static const char *
output_454 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9823 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
    case TYPE_ISHIFTX:
      return "#";

    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      return "add{l}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{l}\t%0";
      else
	return "sal{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_455 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9823 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
    case TYPE_ISHIFTX:
      return "#";

    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      return "add{q}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{q}\t%0";
      else
	return "sal{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_456 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9953 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{w}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{w}\t%0";
      else
	return "sal{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_457 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9998 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      if (REG_P (operands[1]) && !ANY_QI_REGNO_P (REGNO (operands[1])))
        return "add{l}\t%k0, %k0";
      else
        return "add{b}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	{
	  if (get_attr_mode (insn) == MODE_SI)
	    return "sal{l}\t%k0";
	  else
	    return "sal{b}\t%0";
	}
      else
	{
	  if (get_attr_mode (insn) == MODE_SI)
	    return "sal{l}\t{%2, %k0|%k0, %2}";
	  else
	    return "sal{b}\t{%2, %0|%0, %2}";
	}
    }
}
}

static const char *
output_458 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10059 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[1] == const1_rtx);
      return "add{b}\t%0, %0";

    default:
      if (operands[1] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{b}\t%0";
      else
	return "sal{b}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_459 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10155 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{b}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{b}\t%0";
      else
	return "sal{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_460 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10155 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{w}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{w}\t%0";
      else
	return "sal{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_461 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10155 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{l}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{l}\t%0";
      else
	return "sal{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_462 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10155 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{q}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{q}\t%0";
      else
	return "sal{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_463 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10249 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{b}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{b}\t%0";
      else
	return "sal{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_464 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10249 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{w}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{w}\t%0";
      else
	return "sal{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_465 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10249 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{l}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{l}\t%0";
      else
	return "sal{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_466 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10249 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{q}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{q}\t%0";
      else
	return "sal{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_467 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10304 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  return "shr{l}\t{%b2, %0|%0, %b2}";
}
}

static const char *
output_468 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10304 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  return "sar{l}\t{%b2, %0|%0, %b2}";
}
}

static const char *
output_469 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10304 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  return "shr{q}\t{%b2, %0|%0, %b2}";
}
}

static const char *
output_470 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10304 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  return "sar{q}\t{%b2, %0|%0, %b2}";
}
}

static const char * const output_474[] = {
  "{cltd|cdq}",
  "sar{l}\t{%2, %0|%0, %2}",
};

static const char *
output_477 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10468 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ISHIFTX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "shr{l}\t%0";
      else
	return "shr{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_478 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10468 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ISHIFTX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sar{l}\t%0";
      else
	return "sar{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_479 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10468 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ISHIFTX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "shr{q}\t%0";
      else
	return "shr{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_480 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10468 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ISHIFTX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sar{q}\t%0";
      else
	return "sar{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_481 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10565 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{b}\t%0";
  else
    return "shr{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_482 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10565 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{b}\t%0";
  else
    return "sar{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_483 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10565 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{w}\t%0";
  else
    return "shr{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_484 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10565 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{w}\t%0";
  else
    return "sar{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_485 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10591 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[1] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{b}\t%0";
  else
    return "shr{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_486 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10591 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[1] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{b}\t%0";
  else
    return "sar{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_487 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10626 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{b}\t%0";
  else
    return "shr{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_488 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10626 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{b}\t%0";
  else
    return "sar{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_489 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10626 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{w}\t%0";
  else
    return "shr{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_490 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10626 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{w}\t%0";
  else
    return "sar{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_491 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10626 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{l}\t%0";
  else
    return "shr{l}\t{%2, %0|%0, %2}";
}
}

static const char *
output_492 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10626 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{l}\t%0";
  else
    return "sar{l}\t{%2, %0|%0, %2}";
}
}

static const char *
output_493 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10626 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{q}\t%0";
  else
    return "shr{q}\t{%2, %0|%0, %2}";
}
}

static const char *
output_494 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10626 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{q}\t%0";
  else
    return "sar{q}\t{%2, %0|%0, %2}";
}
}

static const char *
output_495 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10688 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{b}\t%0";
  else
    return "shr{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_496 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10688 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{b}\t%0";
  else
    return "sar{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_497 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10688 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{w}\t%0";
  else
    return "shr{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_498 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10688 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{w}\t%0";
  else
    return "sar{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_499 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10688 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{l}\t%0";
  else
    return "shr{l}\t{%2, %0|%0, %2}";
}
}

static const char *
output_500 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10688 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{l}\t%0";
  else
    return "sar{l}\t{%2, %0|%0, %2}";
}
}

static const char *
output_501 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10688 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{q}\t%0";
  else
    return "shr{q}\t{%2, %0|%0, %2}";
}
}

static const char *
output_502 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10688 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{q}\t%0";
  else
    return "sar{q}\t{%2, %0|%0, %2}";
}
}

static const char *
output_503 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10759 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  return "rol{l}\t{%b2, %0|%0, %b2}";
}
}

static const char *
output_504 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10759 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  return "ror{l}\t{%b2, %0|%0, %b2}";
}
}

static const char *
output_505 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10759 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  return "rol{q}\t{%b2, %0|%0, %b2}";
}
}

static const char *
output_506 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10759 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  return "ror{q}\t{%b2, %0|%0, %b2}";
}
}

static const char *
output_510 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10840 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ROTATEX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "rol{l}\t%0";
      else
	return "rol{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_511 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10840 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ROTATEX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "ror{l}\t%0";
      else
	return "ror{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_512 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10840 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ROTATEX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "rol{q}\t%0";
      else
	return "rol{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_513 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10840 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ROTATEX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "ror{q}\t%0";
      else
	return "ror{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_514 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10963 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "rol{b}\t%0";
  else
    return "rol{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_515 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10963 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "ror{b}\t%0";
  else
    return "ror{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_516 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10963 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "rol{w}\t%0";
  else
    return "rol{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_517 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10963 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "ror{w}\t%0";
  else
    return "ror{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_518 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10989 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[1] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "rol{b}\t%0";
  else
    return "rol{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_519 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10989 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[1] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "ror{b}\t%0";
  else
    return "ror{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_520 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11154 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_SI:
      return "bt{l}\t{%1, %k0|%k0, %1}";

    case MODE_DI:
      return "bt{q}\t{%q1, %0|%0, %q1}";

    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_531[] = {
  "cmp%D3ss\t{%2, %0|%0, %2}",
  "vcmp%D3ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_532[] = {
  "cmp%D3sd\t{%2, %0|%0, %2}",
  "vcmp%D3sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_570 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11955 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_571 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11955 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_572 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11964 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_573 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11976 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  rtx fnaddr = gen_rtx_PLUS (Pmode, operands[0], operands[1]);
  fnaddr = gen_const_mem (Pmode, fnaddr);
  return ix86_output_call_insn (insn, fnaddr);
}
}

static const char *
output_574 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11987 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_575 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11987 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_576 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11995 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_577 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11995 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_578 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12044 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_579 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12054 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_580 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12065 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_581 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12146 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_582 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12146 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_583 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12157 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_584 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12170 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  rtx fnaddr = gen_rtx_PLUS (Pmode, operands[1], operands[2]);
  fnaddr = gen_const_mem (Pmode, fnaddr);
  return ix86_output_call_insn (insn, fnaddr);
}
}

static const char *
output_585 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12182 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_586 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12182 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_587 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12191 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_588 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12191 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_589 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12246 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_590 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12257 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_591 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12269 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_596 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12449 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (ix86_bnd_prefixed_insn_p (insn))
    return "%!ret";

  return "rep%; ret";
}
}

static const char *
output_600 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12494 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  int num = INTVAL (operands[0]);

  gcc_assert (IN_RANGE (num, 1, 8));

  while (num--)
    fputs ("\tnop\n", asm_out_file);

  return "";
}
}

static const char *
output_601 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12515 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
#ifdef ASM_OUTPUT_MAX_SKIP_PAD
  ASM_OUTPUT_MAX_SKIP_PAD (asm_out_file, 4, (int)INTVAL (operands[0]));
#else
  /* It is tempting to use ASM_OUTPUT_ALIGN here, but we don't want to do that.
     The align insn is used to avoid 3 jump instructions in the row to improve
     branch prediction and the benefits hardly outweigh the cost of extra 8
     nops on the average inserted by full alignment pseudo operation.  */
#endif
  return "";
}
}

static const char *
output_602 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12549 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_set_got (operands[0], NULL_RTX);
}

static const char *
output_603 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12571 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_set_got (operands[0], operands[1]);
}

static const char *
output_607 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12675 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (operands[0] == const0_rtx)
    return "ret";
  else
    return "ret\t%0";
}
}

static const char *
output_613 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12843 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (TARGET_BMI)
    return "tzcnt{l}\t{%1, %0|%0, %1}";
  else if (TARGET_GENERIC)
    /* tzcnt expands to 'rep bsf' and we can use it even if !TARGET_BMI.  */
    return "rep%; bsf{l}\t{%1, %0|%0, %1}";
  else
    gcc_unreachable ();
}
}

static const char *
output_614 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12862 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (TARGET_BMI)
    return "tzcnt{w}\t{%1, %0|%0, %1}";
  else if (optimize_function_for_size_p (cfun))
    ;
  else if (TARGET_GENERIC)
    /* tzcnt expands to 'rep bsf' and we can use it even if !TARGET_BMI.  */
    return "rep%; bsf{w}\t{%1, %0|%0, %1}";

  return "bsf{w}\t{%1, %0|%0, %1}";
}
}

static const char *
output_615 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12862 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (TARGET_BMI)
    return "tzcnt{l}\t{%1, %0|%0, %1}";
  else if (optimize_function_for_size_p (cfun))
    ;
  else if (TARGET_GENERIC)
    /* tzcnt expands to 'rep bsf' and we can use it even if !TARGET_BMI.  */
    return "rep%; bsf{l}\t{%1, %0|%0, %1}";

  return "bsf{l}\t{%1, %0|%0, %1}";
}
}

static const char *
output_634 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13144 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) << 8 | INTVAL (operands[3]));
  return "bextr\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_648 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13344 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
#if TARGET_MACHO
  return "popcnt\t{%1, %0|%0, %1}";
#else
  return "popcnt{l}\t{%1, %0|%0, %1}";
#endif
}
}

static const char *
output_649 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13361 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
#if TARGET_MACHO
  return "popcnt\t{%1, %0|%0, %1}";
#else
  return "popcnt{w}\t{%1, %0|%0, %1}";
#endif
}
}

static const char *
output_650 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13361 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
#if TARGET_MACHO
  return "popcnt\t{%1, %0|%0, %1}";
#else
  return "popcnt{l}\t{%1, %0|%0, %1}";
#endif
}
}

static const char * const output_651[] = {
  "bswap\t%0",
  "movbe\t{%1, %0|%0, %1}",
  "movbe\t{%1, %0|%0, %1}",
};

static const char * const output_653[] = {
  "xchg{b}\t{%h0, %b0|%b0, %h0}",
  "rol{w}\t{$8, %0|%0, 8}",
};

static const char *
output_658 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13576 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  output_asm_insn
    ("lea{l}\t{%E2@tlsgd(,%1,1), %0|%0, %E2@tlsgd[%1*1]}", operands);
  if (TARGET_SUN_TLS)
#ifdef HAVE_AS_IX86_TLSGDPLT
    return "call\t%a2@tlsgdplt";
#else
    return "call\t%p3@plt";
#endif
  return "call\t%P3";
}
}

static const char *
output_659 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13674 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  output_asm_insn
    ("lea{l}\t{%&@tlsldm(%1), %0|%0, %&@tlsldm[%1]}", operands);
  if (TARGET_SUN_TLS)
    {
      if (HAVE_AS_IX86_TLSLDMPLT)
	return "call\t%&@tlsldmplt";
      else
	return "call\t%p2@plt";
    }
  return "call\t%P2";
}
}

static const char *
output_672 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14019 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_673 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14019 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_674 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14045 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_675 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14045 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_677 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14074 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_678 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14074 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_679 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14109 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_680 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14109 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_681 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14130 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_682 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14130 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_683 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14130 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_684 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14130 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_685 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14151 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_686 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14151 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_687 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14151 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_688 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14151 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_689 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14171 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_690 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14189 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_691 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14208 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_692 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14225 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_693 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14239 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_694 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14257 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_695 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14257 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_696 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14276 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_697 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14276 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{ return output_387_binary_op (insn, operands); }
}

static const char *
output_698 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14294 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_699 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14294 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_700 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14311 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_701 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14311 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_702 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14329 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_703 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14329 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_704 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14349 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_705 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14349 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_744 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15645 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_748 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15704 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_749 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15704 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_766 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16012 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_767 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16012 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_770 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16071 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_771 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16071 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_772 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16071 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_773 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16071 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char * const output_814[] = {
  "cmov%O2%C1\t{%2, %0|%0, %2}",
  "cmov%O2%c1\t{%3, %0|%0, %3}",
};

static const char * const output_815[] = {
  "cmov%O2%C1\t{%2, %0|%0, %2}",
  "cmov%O2%c1\t{%3, %0|%0, %3}",
};

static const char * const output_817[] = {
  "fcmov%F1\t{%2, %0|%0, %2}",
  "fcmov%f1\t{%3, %0|%0, %3}",
};

static const char * const output_818[] = {
  "fcmov%F1\t{%2, %0|%0, %2}",
  "fcmov%f1\t{%3, %0|%0, %3}",
  "#",
  "#",
  "cmov%O2%C1\t{%2, %0|%0, %2}",
  "cmov%O2%c1\t{%3, %0|%0, %3}",
};

static const char * const output_819[] = {
  "fcmov%F1\t{%2, %0|%0, %2}",
  "fcmov%f1\t{%3, %0|%0, %3}",
  "cmov%O2%C1\t{%2, %0|%0, %2}",
  "cmov%O2%c1\t{%3, %0|%0, %3}",
};

static const char * const output_822[] = {
  "maxss\t{%2, %0|%0, %2}",
  "vmaxss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_823[] = {
  "minss\t{%2, %0|%0, %2}",
  "vminss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_824[] = {
  "maxsd\t{%2, %0|%0, %2}",
  "vmaxsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_825[] = {
  "minsd\t{%2, %0|%0, %2}",
  "vminsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_826[] = {
  "maxss\t{%2, %0|%0, %2}",
  "vmaxss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_827[] = {
  "minss\t{%2, %0|%0, %2}",
  "vminss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_828[] = {
  "maxsd\t{%2, %0|%0, %2}",
  "vmaxsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_829[] = {
  "minsd\t{%2, %0|%0, %2}",
  "vminsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_830 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17469 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOV:
      return "mov{l}\t{%1, %0|%0, %1}";

    case TYPE_ALU:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], SImode))
	return "sub{l}\t{%2, %0|%0, %2}";

      return "add{l}\t{%2, %0|%0, %2}";

    default:
      operands[2] = SET_SRC (XVECEXP (PATTERN (insn), 0, 0));
      return "lea{l}\t{%E2, %0|%0, %E2}";
    }
}
}

static const char *
output_831 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17469 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOV:
      return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_ALU:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], DImode))
	return "sub{q}\t{%2, %0|%0, %2}";

      return "add{q}\t{%2, %0|%0, %2}";

    default:
      operands[2] = SET_SRC (XVECEXP (PATTERN (insn), 0, 0));
      return "lea{q}\t{%E2, %0|%0, %E2}";
    }
}
}

static const char *
output_836 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17586 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_adjust_stack_and_probe (operands[0]);
}

static const char *
output_837 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17586 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_adjust_stack_and_probe (operands[0]);
}

static const char *
output_838 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17596 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_probe_stack_range (operands[0], operands[2]);
}

static const char *
output_839 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17596 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
 return output_probe_stack_range (operands[0], operands[2]);
}

static const char *
output_840 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
#ifdef HAVE_AS_IX86_UD2
  return "ud2";
#else
  return ASM_SHORT "0x0b0f";
#endif
}
}

static const char *
output_841 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18557 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  static const char * const patterns[4] = {
   "prefetchnta\t%a0", "prefetcht2\t%a0", "prefetcht1\t%a0", "prefetcht0\t%a0"
  };

  int locality = INTVAL (operands[1]);
  gcc_assert (IN_RANGE (locality, 0, 3));

  return patterns[locality];
}
}

static const char *
output_842 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18578 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (INTVAL (operands[1]) == 0)
    return "prefetch\t%a0";
  else
    return "prefetchw\t%a0";
}
}

static const char *
output_907 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19440 "../../../src/gcc-6.2.0/gcc/config/i386/i386.md"
{
  if (x86_64_immediate_size_operand (operands[1], VOIDmode))
    return "mov{l}\t{%1@SIZE, %k0|%k0, %1@SIZE}";
  else
    return "movabs{q}\t{%1@SIZE, %0|%0, %1@SIZE}";
}
}

static const char *
output_910 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 86 "../../../src/gcc-6.2.0/gcc/config/i386/mmx.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  if (TARGET_AVX && REG_P (operands[0]))
	    return "vmovlps\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_911 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 86 "../../../src/gcc-6.2.0/gcc/config/i386/mmx.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  if (TARGET_AVX && REG_P (operands[0]))
	    return "vmovlps\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_912 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 86 "../../../src/gcc-6.2.0/gcc/config/i386/mmx.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  if (TARGET_AVX && REG_P (operands[0]))
	    return "vmovlps\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_913 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 86 "../../../src/gcc-6.2.0/gcc/config/i386/mmx.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  if (TARGET_AVX && REG_P (operands[0]))
	    return "vmovlps\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_914 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 86 "../../../src/gcc-6.2.0/gcc/config/i386/mmx.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  if (TARGET_AVX && REG_P (operands[0]))
	    return "vmovlps\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_917[] = {
  "pfsub\t{%2, %0|%0, %2}",
  "pfsubr\t{%1, %0|%0, %1}",
};

static const char * const output_940[] = {
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_942[] = {
  "punpckhdq\t%0, %0",
  "%vmovshdup\t{%1, %0|%0, %1}",
  "shufps\t{$0xe5, %1, %0|%0, %1, 0xe5}",
  "#",
  "#",
  "#",
  "#",
};

static const char *
output_1004 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1160 "../../../src/gcc-6.2.0/gcc/config/i386/mmx.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));
  if (MEM_P (operands[2]))
    return "pinsrw\t{%3, %2, %0|%0, %2, %3}";
  else
    return "pinsrw\t{%3, %k2, %0|%0, %k2, %3}";
}
}

static const char *
output_1006 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1207 "../../../src/gcc-6.2.0/gcc/config/i386/mmx.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "pshufw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char * const output_1010[] = {
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_1012[] = {
  "punpckhdq\t%0, %0",
  "%vpshufd\t{$0xe5, %1, %0|%0, %1, 0xe5}",
  "shufps\t{$0xe5, %1, %0|%0, %1, 0xe5}",
  "#",
  "#",
  "#",
};

static const char *
output_1013 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1460 "../../../src/gcc-6.2.0/gcc/config/i386/mmx.md"
{
  /* These two instructions have the same operation, but their encoding
     is different.  Prefer the one that is de facto standard.  */
  if (TARGET_SSE || TARGET_3DNOW_A)
    return "pavgb\t{%2, %0|%0, %2}";
  else
    return "pavgusb\t{%2, %0|%0, %2}";
}
}

static const char *
output_1021 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V64QImode))
	    {
	      if (64 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V64QImode))
	    {
	      if (64 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V64QImode)
		  || misaligned_operand (operands[1], V64QImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V64QImode)
		  || misaligned_operand (operands[1], V64QImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V64QImode)
		  || misaligned_operand (operands[1], V64QImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V64QImode)
	      || misaligned_operand (operands[1], V64QImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1022 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V32QImode))
	    {
	      if (32 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V32QImode))
	    {
	      if (32 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V32QImode)
		  || misaligned_operand (operands[1], V32QImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V32QImode)
		  || misaligned_operand (operands[1], V32QImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V32QImode)
		  || misaligned_operand (operands[1], V32QImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V32QImode)
	      || misaligned_operand (operands[1], V32QImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1023 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V16QImode))
	    {
	      if (16 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V16QImode))
	    {
	      if (16 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16QImode)
		  || misaligned_operand (operands[1], V16QImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16QImode)
		  || misaligned_operand (operands[1], V16QImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16QImode)
		  || misaligned_operand (operands[1], V16QImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V16QImode)
	      || misaligned_operand (operands[1], V16QImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1024 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V32HImode))
	    {
	      if (64 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V32HImode))
	    {
	      if (64 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V32HImode)
		  || misaligned_operand (operands[1], V32HImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V32HImode)
		  || misaligned_operand (operands[1], V32HImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V32HImode)
		  || misaligned_operand (operands[1], V32HImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V32HImode)
	      || misaligned_operand (operands[1], V32HImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1025 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V16HImode))
	    {
	      if (32 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V16HImode))
	    {
	      if (32 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16HImode)
		  || misaligned_operand (operands[1], V16HImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16HImode)
		  || misaligned_operand (operands[1], V16HImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16HImode)
		  || misaligned_operand (operands[1], V16HImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V16HImode)
	      || misaligned_operand (operands[1], V16HImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1026 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V8HImode))
	    {
	      if (16 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V8HImode))
	    {
	      if (16 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8HImode)
		  || misaligned_operand (operands[1], V8HImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8HImode)
		  || misaligned_operand (operands[1], V8HImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8HImode)
		  || misaligned_operand (operands[1], V8HImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V8HImode)
	      || misaligned_operand (operands[1], V8HImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1027 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V16SImode))
	    {
	      if (64 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V16SImode))
	    {
	      if (64 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16SImode)
		  || misaligned_operand (operands[1], V16SImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16SImode)
		  || misaligned_operand (operands[1], V16SImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16SImode)
		  || misaligned_operand (operands[1], V16SImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V16SImode)
	      || misaligned_operand (operands[1], V16SImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1028 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V8SImode))
	    {
	      if (32 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V8SImode))
	    {
	      if (32 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8SImode)
		  || misaligned_operand (operands[1], V8SImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8SImode)
		  || misaligned_operand (operands[1], V8SImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8SImode)
		  || misaligned_operand (operands[1], V8SImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V8SImode)
	      || misaligned_operand (operands[1], V8SImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1029 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V4SImode))
	    {
	      if (16 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V4SImode))
	    {
	      if (16 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4SImode)
		  || misaligned_operand (operands[1], V4SImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4SImode)
		  || misaligned_operand (operands[1], V4SImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4SImode)
		  || misaligned_operand (operands[1], V4SImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V4SImode)
	      || misaligned_operand (operands[1], V4SImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1030 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V8DImode))
	    {
	      if (64 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V8DImode))
	    {
	      if (64 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8DImode)
		  || misaligned_operand (operands[1], V8DImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8DImode)
		  || misaligned_operand (operands[1], V8DImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8DImode)
		  || misaligned_operand (operands[1], V8DImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V8DImode)
	      || misaligned_operand (operands[1], V8DImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1031 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V4DImode))
	    {
	      if (32 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V4DImode))
	    {
	      if (32 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4DImode)
		  || misaligned_operand (operands[1], V4DImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4DImode)
		  || misaligned_operand (operands[1], V4DImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4DImode)
		  || misaligned_operand (operands[1], V4DImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V4DImode)
	      || misaligned_operand (operands[1], V4DImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1032 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V2DImode))
	    {
	      if (16 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V2DImode))
	    {
	      if (16 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V2DImode)
		  || misaligned_operand (operands[1], V2DImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V2DImode)
		  || misaligned_operand (operands[1], V2DImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V2DImode)
		  || misaligned_operand (operands[1], V2DImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V2DImode)
	      || misaligned_operand (operands[1], V2DImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1033 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V4TImode))
	    {
	      if (64 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V4TImode))
	    {
	      if (64 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4TImode)
		  || misaligned_operand (operands[1], V4TImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4TImode)
		  || misaligned_operand (operands[1], V4TImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4TImode)
		  || misaligned_operand (operands[1], V4TImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V4TImode)
	      || misaligned_operand (operands[1], V4TImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1034 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V2TImode))
	    {
	      if (32 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V2TImode))
	    {
	      if (32 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V2TImode)
		  || misaligned_operand (operands[1], V2TImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V2TImode)
		  || misaligned_operand (operands[1], V2TImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V2TImode)
		  || misaligned_operand (operands[1], V2TImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V2TImode)
	      || misaligned_operand (operands[1], V2TImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1035 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V1TImode))
	    {
	      if (16 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V1TImode))
	    {
	      if (16 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V1TImode)
		  || misaligned_operand (operands[1], V1TImode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V1TImode)
		  || misaligned_operand (operands[1], V1TImode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V1TImode)
		  || misaligned_operand (operands[1], V1TImode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V1TImode)
	      || misaligned_operand (operands[1], V1TImode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1036 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V16SFmode))
	    {
	      if (64 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V16SFmode))
	    {
	      if (64 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16SFmode)
		  || misaligned_operand (operands[1], V16SFmode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16SFmode)
		  || misaligned_operand (operands[1], V16SFmode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V16SFmode)
		  || misaligned_operand (operands[1], V16SFmode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V16SFmode)
	      || misaligned_operand (operands[1], V16SFmode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1037 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V8SFmode))
	    {
	      if (32 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V8SFmode))
	    {
	      if (32 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8SFmode)
		  || misaligned_operand (operands[1], V8SFmode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8SFmode)
		  || misaligned_operand (operands[1], V8SFmode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8SFmode)
		  || misaligned_operand (operands[1], V8SFmode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V8SFmode)
	      || misaligned_operand (operands[1], V8SFmode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1038 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V4SFmode))
	    {
	      if (16 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V4SFmode))
	    {
	      if (16 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4SFmode)
		  || misaligned_operand (operands[1], V4SFmode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4SFmode)
		  || misaligned_operand (operands[1], V4SFmode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4SFmode)
		  || misaligned_operand (operands[1], V4SFmode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V4SFmode)
	      || misaligned_operand (operands[1], V4SFmode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1039 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V8DFmode))
	    {
	      if (64 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V8DFmode))
	    {
	      if (64 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8DFmode)
		  || misaligned_operand (operands[1], V8DFmode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8DFmode)
		  || misaligned_operand (operands[1], V8DFmode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V8DFmode)
		  || misaligned_operand (operands[1], V8DFmode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V8DFmode)
	      || misaligned_operand (operands[1], V8DFmode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1040 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V4DFmode))
	    {
	      if (32 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V4DFmode))
	    {
	      if (32 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4DFmode)
		  || misaligned_operand (operands[1], V4DFmode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4DFmode)
		  || misaligned_operand (operands[1], V4DFmode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V4DFmode)
		  || misaligned_operand (operands[1], V4DFmode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V4DFmode)
	      || misaligned_operand (operands[1], V4DFmode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1041 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 850 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mode = get_attr_mode (insn);
  switch (which_alternative)
    {
    case 0:
      return standard_sse_constant_opcode (insn, operands[1]);
    case 1:
    case 2:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && ((REG_P (operands[0]) && EXT_REX_SSE_REGNO_P (REGNO (operands[0])))
	      || (REG_P (operands[1]) && EXT_REX_SSE_REGNO_P (REGNO (operands[1])))))
	{
	  if (memory_operand (operands[0], V2DFmode))
	    {
	      if (16 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V2DFmode))
	    {
	      if (16 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (mode)
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}
      switch (mode)
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V2DFmode)
		  || misaligned_operand (operands[1], V2DFmode)))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V2DFmode)
		  || misaligned_operand (operands[1], V2DFmode)))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if ((TARGET_AVX || TARGET_IAMCU)
	      && (misaligned_operand (operands[0], V2DFmode)
		  || misaligned_operand (operands[1], V2DFmode)))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V2DFmode)
	      || misaligned_operand (operands[1], V2DFmode))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1042 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V16SImode)))
    {
      if (misaligned_operand (operands[1], V16SImode))
	return "vmovud\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovad\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V16SImode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1043 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8SImode)))
    {
      if (misaligned_operand (operands[1], V8SImode))
	return "vmovud\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovad\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V8SImode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1044 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4SImode)))
    {
      if (misaligned_operand (operands[1], V4SImode))
	return "vmovud\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovad\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V4SImode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1045 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8DImode)))
    {
      if (misaligned_operand (operands[1], V8DImode))
	return "vmovuq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V8DImode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1046 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4DImode)))
    {
      if (misaligned_operand (operands[1], V4DImode))
	return "vmovuq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V4DImode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1047 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V2DImode)))
    {
      if (misaligned_operand (operands[1], V2DImode))
	return "vmovuq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V2DImode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1048 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V16SFmode)))
    {
      if (misaligned_operand (operands[1], V16SFmode))
	return "vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V16SFmode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1049 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8SFmode)))
    {
      if (misaligned_operand (operands[1], V8SFmode))
	return "vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V8SFmode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1050 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4SFmode)))
    {
      if (misaligned_operand (operands[1], V4SFmode))
	return "vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V4SFmode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1051 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8DFmode)))
    {
      if (misaligned_operand (operands[1], V8DFmode))
	return "vmovupd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovapd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V8DFmode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1052 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4DFmode)))
    {
      if (misaligned_operand (operands[1], V4DFmode))
	return "vmovupd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovapd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V4DFmode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1053 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V2DFmode)))
    {
      if (misaligned_operand (operands[1], V2DFmode))
	return "vmovupd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovapd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V2DFmode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1078 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V16SImode)))
    {
      if (misaligned_operand (operands[0], V16SImode))
	return "vmovud\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovad\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V16SImode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1079 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8SImode)))
    {
      if (misaligned_operand (operands[0], V8SImode))
	return "vmovud\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovad\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V8SImode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1080 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4SImode)))
    {
      if (misaligned_operand (operands[0], V4SImode))
	return "vmovud\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovad\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V4SImode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1081 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8DImode)))
    {
      if (misaligned_operand (operands[0], V8DImode))
	return "vmovuq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V8DImode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1082 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4DImode)))
    {
      if (misaligned_operand (operands[0], V4DImode))
	return "vmovuq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V4DImode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1083 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V2DImode)))
    {
      if (misaligned_operand (operands[0], V2DImode))
	return "vmovuq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V2DImode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1084 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V16SFmode)))
    {
      if (misaligned_operand (operands[0], V16SFmode))
	return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaps\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V16SFmode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1085 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8SFmode)))
    {
      if (misaligned_operand (operands[0], V8SFmode))
	return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaps\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V8SFmode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1086 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4SFmode)))
    {
      if (misaligned_operand (operands[0], V4SFmode))
	return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaps\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V4SFmode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1087 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8DFmode)))
    {
      if (misaligned_operand (operands[0], V8DFmode))
	return "vmovupd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovapd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V8DFmode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1088 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4DFmode)))
    {
      if (misaligned_operand (operands[0], V4DFmode))
	return "vmovupd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovapd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V4DFmode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1089 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1037 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V2DFmode)))
    {
      if (misaligned_operand (operands[0], V2DFmode))
	return "vmovupd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovapd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V2DFmode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1098 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovups\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1099 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    default:
      return "%vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1100 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovups\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1101 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    default:
      return "%vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1102 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovups\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1103 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    default:
      return "%vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1104 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovupd\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1105 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    default:
      return "%vmovupd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1106 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovupd\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1107 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    default:
      return "%vmovupd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1108 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovupd\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1109 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1187 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    default:
      return "%vmovupd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1110 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1234 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovups\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1111 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1234 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovups\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1112 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1234 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovups\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1113 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1234 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovupd\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1114 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1234 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovupd\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1115 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1234 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      return "%vmovupd\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1116 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1270 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    default:
      return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1117 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1270 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    default:
      return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1118 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1270 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    default:
      return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1119 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1270 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    default:
      return "vmovupd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1120 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1270 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    default:
      return "vmovupd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1121 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1270 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    default:
      return "vmovupd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1122 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1370 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      if (!(TARGET_AVX512VL && TARGET_AVX512BW))
	return "%vmovdqu\t{%1, %0|%0, %1}";
      else
	return "vmovdqu8\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1123 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1370 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      if (!(TARGET_AVX512VL && TARGET_AVX512BW))
	return "%vmovdqu\t{%1, %0|%0, %1}";
      else
	return "vmovdqu8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1124 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1370 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      if (!(TARGET_AVX512VL && TARGET_AVX512BW))
	return "%vmovdqu\t{%1, %0|%0, %1}";
      else
	return "vmovdqu8\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_1125 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1370 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      if (!(TARGET_AVX512VL && TARGET_AVX512BW))
	return "%vmovdqu\t{%1, %0|%0, %1}";
      else
	return "vmovdqu8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1146 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1433 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      switch (V32QImode)
      {
      case V32QImode:
      case V16QImode:
	if (!(TARGET_AVX512VL && TARGET_AVX512BW))
	  return "%vmovdqu\t{%1, %0|%0, %1}";
      default:
	  return "vmovdqu8\t{%1, %0|%0, %1}";
      }
    }
}
}

static const char *
output_1147 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1433 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_V16SF:
    case MODE_V8SF:
    case MODE_V4SF:
      return "%vmovups\t{%1, %0|%0, %1}";
    default:
      switch (V16QImode)
      {
      case V32QImode:
      case V16QImode:
	if (!(TARGET_AVX512VL && TARGET_AVX512BW))
	  return "%vmovdqu\t{%1, %0|%0, %1}";
      default:
	  return "vmovdqu8\t{%1, %0|%0, %1}";
      }
    }
}
}

static const char * const output_1188[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1189[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1190[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1191[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1192[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1193[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1194[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1195[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1196[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1197[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1198[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1199[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1200[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1201[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1202[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1203[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1204[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1205[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1206[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1207[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1208[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1209[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1210[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1211[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1212[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1213[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1214[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1215[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1216[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1217[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1218[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1219[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1220[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1221[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1222[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1223[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1224[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1225[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1226[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1227[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1228[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1229[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1230[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1231[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1232[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1233[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1234[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1235[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1236[] = {
  "addss\t{%2, %0|%0, %k2}",
  "vaddss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1237[] = {
  "addss\t{%2, %0|%0, %k2}",
  "vaddss\t{%R3%2, %1, %0|%0, %1, %k2%R3}",
};

static const char * const output_1238[] = {
  "subss\t{%2, %0|%0, %k2}",
  "vsubss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1239[] = {
  "subss\t{%2, %0|%0, %k2}",
  "vsubss\t{%R3%2, %1, %0|%0, %1, %k2%R3}",
};

static const char * const output_1240[] = {
  "addsd\t{%2, %0|%0, %q2}",
  "vaddsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1241[] = {
  "addsd\t{%2, %0|%0, %q2}",
  "vaddsd\t{%R3%2, %1, %0|%0, %1, %q2%R3}",
};

static const char * const output_1242[] = {
  "subsd\t{%2, %0|%0, %q2}",
  "vsubsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1243[] = {
  "subsd\t{%2, %0|%0, %q2}",
  "vsubsd\t{%R3%2, %1, %0|%0, %1, %q2%R3}",
};

static const char * const output_1244[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1245[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1246[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1247[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1248[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1249[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1250[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1251[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1252[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1253[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1254[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1255[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1256[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1257[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1258[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1259[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1260[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1261[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1262[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1263[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1264[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1265[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1266[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1267[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1268[] = {
  "mulss\t{%2, %0|%0, %k2}",
  "vmulss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1269[] = {
  "mulss\t{%2, %0|%0, %k2}",
  "vmulss\t{%R3%2, %1, %0|%0, %1, %k2%R3}",
};

static const char * const output_1270[] = {
  "divss\t{%2, %0|%0, %k2}",
  "vdivss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1271[] = {
  "divss\t{%2, %0|%0, %k2}",
  "vdivss\t{%R3%2, %1, %0|%0, %1, %k2%R3}",
};

static const char * const output_1272[] = {
  "mulsd\t{%2, %0|%0, %q2}",
  "vmulsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1273[] = {
  "mulsd\t{%2, %0|%0, %q2}",
  "vmulsd\t{%R3%2, %1, %0|%0, %1, %q2%R3}",
};

static const char * const output_1274[] = {
  "divsd\t{%2, %0|%0, %q2}",
  "vdivsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1275[] = {
  "divsd\t{%2, %0|%0, %q2}",
  "vdivsd\t{%R3%2, %1, %0|%0, %1, %q2%R3}",
};

static const char * const output_1276[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1277[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1278[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1279[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1280[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1281[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1282[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1283[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1284[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1285[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1286[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1287[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1288[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1289[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1290[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1291[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1294[] = {
  "rcpss\t{%1, %0|%0, %k1}",
  "vrcpss\t{%1, %2, %0|%0, %2, %k1}",
};

static const char * const output_1309[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0|%0, %1}",
};

static const char * const output_1310[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%R2%1, %0|%0, %1%R2}",
};

static const char * const output_1311[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1312[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
};

static const char * const output_1313[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0|%0, %1}",
};

static const char * const output_1314[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1315[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0|%0, %1}",
};

static const char * const output_1316[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1317[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0|%0, %1}",
};

static const char * const output_1318[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%R2%1, %0|%0, %1%R2}",
};

static const char * const output_1319[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1320[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
};

static const char * const output_1321[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0|%0, %1}",
};

static const char * const output_1322[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1323[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0|%0, %1}",
};

static const char * const output_1324[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1325[] = {
  "sqrtss\t{%1, %0|%0, %k1}",
  "vsqrtss\t{%1, %2, %0|%0, %2, %k1}",
};

static const char * const output_1326[] = {
  "sqrtss\t{%1, %0|%0, %k1}",
  "vsqrtss\t{%R3%1, %2, %0|%0, %2, %k1%R3}",
};

static const char * const output_1327[] = {
  "sqrtsd\t{%1, %0|%0, %q1}",
  "vsqrtsd\t{%1, %2, %0|%0, %2, %q1}",
};

static const char * const output_1328[] = {
  "sqrtsd\t{%1, %0|%0, %q1}",
  "vsqrtsd\t{%R3%1, %2, %0|%0, %2, %q1%R3}",
};

static const char * const output_1345[] = {
  "rsqrtss\t{%1, %0|%0, %k1}",
  "vrsqrtss\t{%1, %2, %0|%0, %2, %k1}",
};

static const char * const output_1346[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1347[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1348[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1349[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1350[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1351[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1352[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1353[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1354[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1355[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1356[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1357[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1358[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1359[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1360[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1361[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1362[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1363[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1364[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1365[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1366[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1367[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1368[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1369[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1370[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1371[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1372[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1373[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1374[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1375[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1376[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1377[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1378[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1379[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1380[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1381[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1382[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1383[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1384[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1385[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1386[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1387[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1388[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1389[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1390[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1391[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1392[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1393[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1394[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1395[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1396[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1397[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1398[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1399[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1400[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1401[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1402[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1403[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1404[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1405[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1406[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1407[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1408[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1409[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1410[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1411[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1412[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1413[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1414[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1415[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1416[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1417[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1418[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1419[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1420[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1421[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1422[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1423[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1424[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1425[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1426[] = {
  "maxss\t{%2, %0|%0, %k2}",
  "vmaxss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1427[] = {
  "maxss\t{%2, %0|%0, %k2}",
  "vmaxss\t{%r3%2, %1, %0|%0, %1, %k2%r3}",
};

static const char * const output_1428[] = {
  "minss\t{%2, %0|%0, %k2}",
  "vminss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1429[] = {
  "minss\t{%2, %0|%0, %k2}",
  "vminss\t{%r3%2, %1, %0|%0, %1, %k2%r3}",
};

static const char * const output_1430[] = {
  "maxsd\t{%2, %0|%0, %q2}",
  "vmaxsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1431[] = {
  "maxsd\t{%2, %0|%0, %q2}",
  "vmaxsd\t{%r3%2, %1, %0|%0, %1, %q2%r3}",
};

static const char * const output_1432[] = {
  "minsd\t{%2, %0|%0, %q2}",
  "vminsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1433[] = {
  "minsd\t{%2, %0|%0, %q2}",
  "vminsd\t{%r3%2, %1, %0|%0, %1, %q2%r3}",
};

static const char * const output_1434[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1435[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1436[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1437[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1438[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1439[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1440[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1441[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1442[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1443[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1444[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1445[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1447[] = {
  "addsubpd\t{%2, %0|%0, %2}",
  "vaddsubpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1449[] = {
  "addsubps\t{%2, %0|%0, %2}",
  "vaddsubps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1452[] = {
  "haddpd\t{%2, %0|%0, %2}",
  "vhaddpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1453[] = {
  "hsubpd\t{%2, %0|%0, %2}",
  "vhsubpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1454[] = {
  "haddpd\t{%0, %0|%0, %0}",
  "vhaddpd\t{%1, %1, %0|%0, %1, %1}",
};

static const char * const output_1455[] = {
  "hsubpd\t{%0, %0|%0, %0}",
  "vhsubpd\t{%1, %1, %0|%0, %1, %1}",
};

static const char * const output_1458[] = {
  "haddps\t{%2, %0|%0, %2}",
  "vhaddps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1459[] = {
  "hsubps\t{%2, %0|%0, %2}",
  "vhsubps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1480[] = {
  "cmp%D3ps\t{%2, %0|%0, %2}",
  "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1481[] = {
  "cmp%D3ps\t{%2, %0|%0, %2}",
  "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1482[] = {
  "cmp%D3pd\t{%2, %0|%0, %2}",
  "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1483[] = {
  "cmp%D3pd\t{%2, %0|%0, %2}",
  "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1484[] = {
  "cmp%D3ps\t{%2, %0|%0, %2}",
  "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1485[] = {
  "cmp%D3ps\t{%2, %0|%0, %2}",
  "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1486[] = {
  "cmp%D3pd\t{%2, %0|%0, %2}",
  "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1487[] = {
  "cmp%D3pd\t{%2, %0|%0, %2}",
  "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1488[] = {
  "cmp%D3ss\t{%2, %0|%0, %k2}",
  "vcmp%D3ss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1489[] = {
  "cmp%D3sd\t{%2, %0|%0, %q2}",
  "vcmp%D3sd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char *
output_1580 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3133 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1581 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3133 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1582 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3133 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1583 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3133 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1584 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3133 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1585 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3133 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1586 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3133 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1587 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3133 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1588 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3192 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	    "v%sandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	    ops, suffix);
  return buf;
}
}

static const char *
output_1589 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3192 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	    "v%sandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	    ops, suffix);
  return buf;
}
}

static const char *
output_1590 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3192 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	    "v%sandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	    ops, suffix);
  return buf;
}
}

static const char *
output_1591 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3192 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	    "v%sandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	    ops, suffix);
  return buf;
}
}

static const char *
output_1592 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1593 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1594 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1595 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1596 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1597 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1598 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1599 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1600 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1601 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1602 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1603 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "ps";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1604 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1605 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1606 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1607 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1608 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1609 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1610 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1611 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1612 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1613 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1614 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (false && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1615 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3239 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    default:
      suffix = "pd";
    }

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (true && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1616 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if ((64 == 64 || false) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1617 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if ((64 == 64 || true) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1618 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if ((64 == 64 || false) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1619 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if ((64 == 64 || true) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1620 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if ((64 == 64 || false) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1621 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if ((64 == 64 || true) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1622 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if ((64 == 64 || false) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1623 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if ((64 == 64 || true) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1624 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if ((64 == 64 || false) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1625 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if ((64 == 64 || true) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1626 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if ((64 == 64 || false) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1627 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3296 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if ((64 == 64 || true) && !TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1628 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3350 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "ps";

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1629 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3350 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "pd";

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1630 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *tmp
    = (get_attr_mode (insn) == MODE_V4SF) ? "andnps" : "pandn";

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_1631 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3438 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "ps";

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1632 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3438 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "ps";

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1633 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3438 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "ps";

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1634 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3438 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "pd";

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1635 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3438 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "pd";

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1636 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3438 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "pd";

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1637 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3488 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *tmp
    = (get_attr_mode (insn) == MODE_V4SF) ? "andps" : "pand";

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_1638 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3488 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *tmp
    = (get_attr_mode (insn) == MODE_V4SF) ? "orps" : "por";

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_1639 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3488 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[32];
  const char *ops;
  const char *tmp
    = (get_attr_mode (insn) == MODE_V4SF) ? "xorps" : "pxor";

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char * const output_1640[] = {
  "vfmadd132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ss\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1641[] = {
  "vfmadd132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231sd\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1642[] = {
  "vfmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1643[] = {
  "vfmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1644[] = {
  "vfmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1645[] = {
  "vfmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1646[] = {
  "vfmadd132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1647[] = {
  "vfmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1648[] = {
  "vfmadd132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmadd213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmadd231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1649[] = {
  "vfmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1650[] = {
  "vfmadd132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmadd213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmadd231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1651[] = {
  "vfmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1652[] = {
  "vfmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1653[] = {
  "vfmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1654[] = {
  "vfmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1655[] = {
  "vfmadd132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1656[] = {
  "vfmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1657[] = {
  "vfmadd132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmadd213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmadd231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1658[] = {
  "vfmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1659[] = {
  "vfmadd132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmadd213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmadd231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1660[] = {
  "vfmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1661[] = {
  "vfmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1662[] = {
  "vfmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1663[] = {
  "vfmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1664[] = {
  "vfmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1665[] = {
  "vfmadd132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmadd213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1666[] = {
  "vfmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1667[] = {
  "vfmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1668[] = {
  "vfmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1669[] = {
  "vfmadd132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmadd213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1670[] = {
  "vfmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1671[] = {
  "vfmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1684[] = {
  "vfmsub132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ss\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1685[] = {
  "vfmsub132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231sd\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1686[] = {
  "vfmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1687[] = {
  "vfmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1688[] = {
  "vfmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1689[] = {
  "vfmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1690[] = {
  "vfmsub132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1691[] = {
  "vfmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1692[] = {
  "vfmsub132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmsub213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmsub231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1693[] = {
  "vfmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1694[] = {
  "vfmsub132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmsub213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmsub231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1695[] = {
  "vfmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1696[] = {
  "vfmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1697[] = {
  "vfmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1698[] = {
  "vfmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1699[] = {
  "vfmsub132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1700[] = {
  "vfmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1701[] = {
  "vfmsub132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmsub213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmsub231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1702[] = {
  "vfmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1703[] = {
  "vfmsub132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmsub213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmsub231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1704[] = {
  "vfmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1705[] = {
  "vfmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1706[] = {
  "vfmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1707[] = {
  "vfmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1708[] = {
  "vfmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1709[] = {
  "vfmsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1710[] = {
  "vfmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1711[] = {
  "vfmsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1712[] = {
  "vfmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1713[] = {
  "vfmsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1714[] = {
  "vfmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1715[] = {
  "vfmsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1716[] = {
  "vfmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1717[] = {
  "vfmsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1718[] = {
  "vfmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1719[] = {
  "vfmsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1728[] = {
  "vfnmadd132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ss\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1729[] = {
  "vfnmadd132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231sd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1730[] = {
  "vfnmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1731[] = {
  "vfnmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1732[] = {
  "vfnmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1733[] = {
  "vfnmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1734[] = {
  "vfnmadd132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1735[] = {
  "vfnmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1736[] = {
  "vfnmadd132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmadd213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmadd231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1737[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1738[] = {
  "vfnmadd132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmadd213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmadd231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1739[] = {
  "vfnmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1740[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1741[] = {
  "vfnmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1742[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1743[] = {
  "vfnmadd132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1744[] = {
  "vfnmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1745[] = {
  "vfnmadd132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmadd213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmadd231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1746[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1747[] = {
  "vfnmadd132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmadd213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmadd231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1748[] = {
  "vfnmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1749[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1750[] = {
  "vfnmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1751[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1752[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1753[] = {
  "vfnmadd132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfnmadd213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1754[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1755[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1756[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1757[] = {
  "vfnmadd132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfnmadd213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1758[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1759[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1768[] = {
  "vfnmsub132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ss\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1769[] = {
  "vfnmsub132ss\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213ss\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231ss\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1770[] = {
  "vfnmsub132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231sd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1771[] = {
  "vfnmsub132sd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213sd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231sd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1772[] = {
  "vfnmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1773[] = {
  "vfnmsub132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1774[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1775[] = {
  "vfnmsub132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1776[] = {
  "vfnmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1777[] = {
  "vfnmsub132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1778[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1779[] = {
  "vfnmsub132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1780[] = {
  "vfnmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1781[] = {
  "vfnmsub132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1782[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1783[] = {
  "vfnmsub132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1784[] = {
  "vfnmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1785[] = {
  "vfnmsub132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1786[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1787[] = {
  "vfnmsub132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1788[] = {
  "vfnmsub132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1789[] = {
  "vfnmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1790[] = {
  "vfnmsub132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1791[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1792[] = {
  "vfnmsub132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1793[] = {
  "vfnmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1794[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1795[] = {
  "vfnmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1796[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1797[] = {
  "vfnmsub132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1798[] = {
  "vfnmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1799[] = {
  "vfnmsub132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1800[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1801[] = {
  "vfnmsub132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1802[] = {
  "vfnmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1803[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1804[] = {
  "vfnmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1805[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1806[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1807[] = {
  "vfnmsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfnmsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1808[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1809[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1810[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1811[] = {
  "vfnmsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfnmsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1812[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1813[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1826[] = {
  "vfmaddsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1827[] = {
  "vfmaddsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1828[] = {
  "vfmaddsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1829[] = {
  "vfmaddsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1830[] = {
  "vfmaddsub132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1831[] = {
  "vfmaddsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1832[] = {
  "vfmaddsub132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmaddsub213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmaddsub231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1833[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1834[] = {
  "vfmaddsub132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmaddsub213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmaddsub231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1835[] = {
  "vfmaddsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1836[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1837[] = {
  "vfmaddsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1838[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1839[] = {
  "vfmaddsub132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1840[] = {
  "vfmaddsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1841[] = {
  "vfmaddsub132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmaddsub213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmaddsub231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1842[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1843[] = {
  "vfmaddsub132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmaddsub213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmaddsub231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1844[] = {
  "vfmaddsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1845[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1846[] = {
  "vfmaddsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1847[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1848[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1849[] = {
  "vfmaddsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1850[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1851[] = {
  "vfmaddsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1852[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1853[] = {
  "vfmaddsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1854[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1855[] = {
  "vfmaddsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1856[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1857[] = {
  "vfmaddsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1858[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1859[] = {
  "vfmaddsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1872[] = {
  "vfmsubadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1873[] = {
  "vfmsubadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1874[] = {
  "vfmsubadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1875[] = {
  "vfmsubadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1876[] = {
  "vfmsubadd132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1877[] = {
  "vfmsubadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1878[] = {
  "vfmsubadd132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmsubadd213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmsubadd231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1879[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1880[] = {
  "vfmsubadd132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmsubadd213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmsubadd231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1881[] = {
  "vfmsubadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1882[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1883[] = {
  "vfmsubadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1884[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1885[] = {
  "vfmsubadd132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1886[] = {
  "vfmsubadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1887[] = {
  "vfmsubadd132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmsubadd213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmsubadd231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1888[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1889[] = {
  "vfmsubadd132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmsubadd213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmsubadd231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1890[] = {
  "vfmsubadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1891[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1892[] = {
  "vfmsubadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1893[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1894[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1895[] = {
  "vfmsubadd132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1896[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1897[] = {
  "vfmsubadd132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1898[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1899[] = {
  "vfmsubadd132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1900[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1901[] = {
  "vfmsubadd132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1902[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1903[] = {
  "vfmsubadd132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1904[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1905[] = {
  "vfmsubadd132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1918[] = {
  "vfmadd132ss\t{%2, %3, %0|%0, %k3, %k2}",
  "vfmadd213ss\t{%3, %2, %0|%0, %k2, %k3}",
};

static const char * const output_1919[] = {
  "vfmadd132ss\t{%R4%2, %3, %0|%0, %k3, %k2%R4}",
  "vfmadd213ss\t{%R4%3, %2, %0|%0, %k2, %k3%R4}",
};

static const char * const output_1920[] = {
  "vfmadd132sd\t{%2, %3, %0|%0, %q3, %q2}",
  "vfmadd213sd\t{%3, %2, %0|%0, %q2, %q3}",
};

static const char * const output_1921[] = {
  "vfmadd132sd\t{%R4%2, %3, %0|%0, %q3, %q2%R4}",
  "vfmadd213sd\t{%R4%3, %2, %0|%0, %q2, %q3%R4}",
};

static const char * const output_1922[] = {
  "vfmsub132ss\t{%2, %3, %0|%0, %k3, %k2}",
  "vfmsub213ss\t{%3, %2, %0|%0, %k2, %k3}",
};

static const char * const output_1923[] = {
  "vfmsub132ss\t{%R4%2, %3, %0|%0, %k3, %k2%R4}",
  "vfmsub213ss\t{%R4%3, %2, %0|%0, %k2, %k3%R4}",
};

static const char * const output_1924[] = {
  "vfmsub132sd\t{%2, %3, %0|%0, %q3, %q2}",
  "vfmsub213sd\t{%3, %2, %0|%0, %q2, %q3}",
};

static const char * const output_1925[] = {
  "vfmsub132sd\t{%R4%2, %3, %0|%0, %q3, %q2%R4}",
  "vfmsub213sd\t{%R4%3, %2, %0|%0, %q2, %q3%R4}",
};

static const char * const output_1926[] = {
  "vfnmadd132ss\t{%2, %3, %0|%0, %k3, %k2}",
  "vfnmadd213ss\t{%3, %2, %0|%0, %k2, %k3}",
};

static const char * const output_1927[] = {
  "vfnmadd132ss\t{%R4%2, %3, %0|%0, %k3, %k2%R4}",
  "vfnmadd213ss\t{%R4%3, %2, %0|%0, %k2, %k3%R4}",
};

static const char * const output_1928[] = {
  "vfnmadd132sd\t{%2, %3, %0|%0, %q3, %q2}",
  "vfnmadd213sd\t{%3, %2, %0|%0, %q2, %q3}",
};

static const char * const output_1929[] = {
  "vfnmadd132sd\t{%R4%2, %3, %0|%0, %q3, %q2%R4}",
  "vfnmadd213sd\t{%R4%3, %2, %0|%0, %q2, %q3%R4}",
};

static const char * const output_1930[] = {
  "vfnmsub132ss\t{%2, %3, %0|%0, %k3, %k2}",
  "vfnmsub213ss\t{%3, %2, %0|%0, %k2, %k3}",
};

static const char * const output_1931[] = {
  "vfnmsub132ss\t{%R4%2, %3, %0|%0, %k3, %k2%R4}",
  "vfnmsub213ss\t{%R4%3, %2, %0|%0, %k2, %k3%R4}",
};

static const char * const output_1932[] = {
  "vfnmsub132sd\t{%2, %3, %0|%0, %q3, %q2}",
  "vfnmsub213sd\t{%3, %2, %0|%0, %q2, %q3}",
};

static const char * const output_1933[] = {
  "vfnmsub132sd\t{%R4%2, %3, %0|%0, %q3, %q2%R4}",
  "vfnmsub213sd\t{%R4%3, %2, %0|%0, %q2, %q3%R4}",
};

static const char * const output_1945[] = {
  "cvtsi2ss\t{%2, %0|%0, %2}",
  "cvtsi2ss\t{%2, %0|%0, %2}",
  "vcvtsi2ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1946[] = {
  "cvtsi2ss\t{%2, %0|%0, %2}",
  "cvtsi2ss\t{%2, %0|%0, %2}",
  "vcvtsi2ss\t{%2, %R3%1, %0|%0, %1%R3, %2}",
};

static const char * const output_1955[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0|%0, %1}",
};

static const char * const output_1956[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%R2%1, %0|%0, %1%R2}",
};

static const char * const output_1957[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1958[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
};

static const char * const output_1959[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0|%0, %1}",
};

static const char * const output_1960[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1961[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0|%0, %1}",
};

static const char * const output_1962[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_2026[] = {
  "cvtsi2sd\t{%2, %0|%0, %2}",
  "cvtsi2sd\t{%2, %0|%0, %2}",
  "vcvtsi2sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_2103 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5099 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvtpd2dq{x}\t{%1, %0|%0, %1}";
  else
    return "cvtpd2dq\t{%1, %0|%0, %1}";
}
}

static const char *
output_2104 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5099 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvtpd2dq{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
  else
    return "cvtpd2dq\t{%1, %0|%0, %1}";
}
}

static const char *
output_2181 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5259 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvttpd2dq{x}\t{%1, %0|%0, %1}";
  else
    return "cvttpd2dq\t{%1, %0|%0, %1}";
}
}

static const char *
output_2182 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5259 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvttpd2dq{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
  else
    return "cvttpd2dq\t{%1, %0|%0, %1}";
}
}

static const char * const output_2183[] = {
  "cvtsd2ss\t{%2, %0|%0, %2}",
  "cvtsd2ss\t{%2, %0|%0, %q2}",
  "vcvtsd2ss\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_2184[] = {
  "cvtsd2ss\t{%2, %0|%0, %2}",
  "cvtsd2ss\t{%2, %0|%0, %q2}",
  "vcvtsd2ss\t{%R3%2, %1, %0|%0, %1, %q2%R3}",
};

static const char * const output_2185[] = {
  "cvtss2sd\t{%2, %0|%0, %2}",
  "cvtss2sd\t{%2, %0|%0, %k2}",
  "vcvtss2sd\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_2186[] = {
  "cvtss2sd\t{%2, %0|%0, %2}",
  "cvtss2sd\t{%2, %0|%0, %k2}",
  "vcvtss2sd\t{%r3%2, %1, %0|%0, %1, %k2%r3}",
};

static const char *
output_2193 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5366 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvtpd2ps{x}\t{%1, %0|%0, %1}";
  else
    return "cvtpd2ps\t{%1, %0|%0, %1}";
}
}

static const char *
output_2194 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5366 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvtpd2ps{x}\t{%1, %0%{%4%}%N3|%0%{%4%}%N3, %1}";
  else
    return "cvtpd2ps\t{%1, %0|%0, %1}";
}
}

static const char * const output_2229[] = {
  "movhlps\t{%2, %0|%0, %2}",
  "vmovhlps\t{%2, %1, %0|%0, %1, %2}",
  "movlps\t{%H2, %0|%0, %H2}",
  "vmovlps\t{%H2, %1, %0|%0, %1, %H2}",
  "%vmovhps\t{%2, %0|%q0, %2}",
};

static const char * const output_2230[] = {
  "movlhps\t{%2, %0|%0, %2}",
  "vmovlhps\t{%2, %1, %0|%0, %1, %2}",
  "movhps\t{%2, %0|%0, %q2}",
  "vmovhps\t{%2, %1, %0|%0, %1, %q2}",
  "%vmovlps\t{%2, %H0|%H0, %2}",
};

static const char * const output_2235[] = {
  "unpckhps\t{%2, %0|%0, %2}",
  "vunpckhps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2236[] = {
  "unpckhps\t{%2, %0|%0, %2}",
  "vunpckhps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2242[] = {
  "unpcklps\t{%2, %0|%0, %2}",
  "vunpcklps\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_2255 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6518 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 8) << 4;
  mask |= (INTVAL (operands[6]) - 8) << 6;
  operands[3] = GEN_INT (mask);

  return "vshufps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_2256 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6518 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 8) << 4;
  mask |= (INTVAL (operands[6]) - 8) << 6;
  operands[3] = GEN_INT (mask);

  return "vshufps\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_2257 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6566 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[3]) << 0;
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 4) << 4;
  mask |= (INTVAL (operands[6]) - 4) << 6;
  operands[3] = GEN_INT (mask);

  return "vshufps\t{%3, %2, %1, %0%{%8%}%N7|%0%{%8%}%N7, %1, %2, %3}";
}
}

static const char *
output_2258 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6592 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[3]) << 0;
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 4) << 4;
  mask |= (INTVAL (operands[6]) - 4) << 6;
  operands[3] = GEN_INT (mask);

  switch (which_alternative)
    {
    case 0:
      return "shufps\t{%3, %2, %0|%0, %2, %3}";
    case 1:
      return "vshufps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2259 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6592 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[3]) << 0;
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 4) << 4;
  mask |= (INTVAL (operands[6]) - 4) << 6;
  operands[3] = GEN_INT (mask);

  switch (which_alternative)
    {
    case 0:
      return "shufps\t{%3, %2, %0|%0, %2, %3}";
    case 1:
      return "vshufps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_2260[] = {
  "%vmovhps\t{%1, %0|%q0, %1}",
  "%vmovhlps\t{%1, %d0|%d0, %1}",
  "%vmovlps\t{%H1, %d0|%d0, %H1}",
};

static const char * const output_2261[] = {
  "movhps\t{%2, %0|%0, %q2}",
  "vmovhps\t{%2, %1, %0|%0, %1, %q2}",
  "movlhps\t{%2, %0|%0, %2}",
  "vmovlhps\t{%2, %1, %0|%0, %1, %2}",
  "%vmovlps\t{%2, %H0|%H0, %2}",
};

static const char * const output_2262[] = {
  "%vmovlps\t{%1, %0|%q0, %1}",
  "%vmovaps\t{%1, %0|%0, %1}",
  "%vmovlps\t{%1, %d0|%d0, %q1}",
};

static const char * const output_2263[] = {
  "shufps\t{$0xe4, %1, %0|%0, %1, 0xe4}",
  "vshufps\t{$0xe4, %1, %2, %0|%0, %2, %1, 0xe4}",
  "movlps\t{%2, %0|%0, %q2}",
  "vmovlps\t{%2, %1, %0|%0, %1, %q2}",
  "%vmovlps\t{%2, %0|%q0, %2}",
};

static const char * const output_2264[] = {
  "movss\t{%2, %0|%0, %2}",
  "vmovss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2270[] = {
  "unpcklps\t{%2, %0|%0, %2}",
  "unpcklps\t{%2, %0|%0, %2}",
  "vunpcklps\t{%2, %1, %0|%0, %1, %2}",
  "insertps\t{$0x10, %2, %0|%0, %2, 0x10}",
  "insertps\t{$0x10, %2, %0|%0, %2, 0x10}",
  "vinsertps\t{$0x10, %2, %1, %0|%0, %1, %2, 0x10}",
  "%vmovss\t{%1, %0|%0, %1}",
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_2271[] = {
  "unpcklps\t{%2, %0|%0, %2}",
  "movss\t{%1, %0|%0, %1}",
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_2272[] = {
  "movlhps\t{%2, %0|%0, %2}",
  "vmovlhps\t{%2, %1, %0|%0, %1, %2}",
  "movhps\t{%2, %0|%0, %q2}",
  "vmovhps\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_2273[] = {
  "%vinsertps\t{$0xe, %d2, %0|%0, %d2, 0xe}",
  "%vinsertps\t{$0xe, %d2, %0|%0, %d2, 0xe}",
  "%vmovd\t{%2, %0|%0, %2}",
  "%vmovd\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "vmovss\t{%2, %1, %0|%0, %1, %2}",
  "pinsrd\t{$0, %2, %0|%0, %2, 0}",
  "pinsrd\t{$0, %2, %0|%0, %2, 0}",
  "vpinsrd\t{$0, %2, %1, %0|%0, %1, %2, 0}",
  "#",
  "#",
  "#",
};

static const char * const output_2274[] = {
  "%vinsertps\t{$0xe, %d2, %0|%0, %d2, 0xe}",
  "%vinsertps\t{$0xe, %d2, %0|%0, %d2, 0xe}",
  "%vmovss\t{%2, %0|%0, %2}",
  "%vmovd\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "vmovss\t{%2, %1, %0|%0, %1, %2}",
  "pinsrd\t{$0, %2, %0|%0, %2, 0}",
  "pinsrd\t{$0, %2, %0|%0, %2, 0}",
  "vpinsrd\t{$0, %2, %1, %0|%0, %1, %2, 0}",
  "#",
  "#",
  "#",
};

static const char *
output_2275 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6902 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])) << 4);
  switch (which_alternative)
    {
    case 0:
    case 1:
      return "insertps\t{%3, %2, %0|%0, %2, %3}";
    case 2:
      return "vinsertps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2276 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6930 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (MEM_P (operands[2]))
    {
      unsigned count_s = INTVAL (operands[3]) >> 6;
      if (count_s)
	operands[3] = GEN_INT (INTVAL (operands[3]) & 0x3f);
      operands[2] = adjust_address_nv (operands[2], SFmode, count_s * 4);
    }
  switch (which_alternative)
    {
    case 0:
    case 1:
      return "insertps\t{%3, %2, %0|%0, %2, %3}";
    case 2:
      return "vinsertps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_2278[] = {
  "%vextractps\t{%2, %1, %0|%0, %1, %2}",
  "%vextractps\t{%2, %1, %0|%0, %1, %2}",
  "#",
  "#",
};

static const char *
output_2280 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7097 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 1);
  return "vextractf64x2\t{%2, %1, %0%{%5%}|%0%{%5%}, %1, %2}";
}
}

static const char *
output_2281 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7097 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 1);
  return "vextracti64x2\t{%2, %1, %0%{%5%}|%0%{%5%}, %1, %2}";
}
}

static const char *
output_2282 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7125 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 2);
  return "vextractf32x4\t{%2, %1, %0%{%7%}|%0%{%7%}, %1, %2}";
}
}

static const char *
output_2283 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7125 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 2);
  return "vextracti32x4\t{%2, %1, %0%{%7%}|%0%{%7%}, %1, %2}";
}
}

static const char *
output_2284 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7143 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 1);
  return "vextractf64x2\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_2285 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7143 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 1);
  return "vextractf64x2\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_2286 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7143 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 1);
  return "vextracti64x2\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_2287 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7143 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 1);
  return "vextracti64x2\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_2288 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7165 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 2);
  return "vextractf32x4\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_2289 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7165 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 2);
  return "vextractf32x4\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_2290 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7165 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 2);
  return "vextracti32x4\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_2291 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7165 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 2);
  return "vextracti32x4\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_2294 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7258 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (false || !TARGET_AVX512VL)
    return "vextractf64x4\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2295 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7258 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (true || !TARGET_AVX512VL)
    return "vextractf64x4\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2296 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7258 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (false || !TARGET_AVX512VL)
    return "vextracti64x4\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2297 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7258 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (true || !TARGET_AVX512VL)
    return "vextracti64x4\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char * const output_2306[] = {
  "vextractf32x8\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char * const output_2307[] = {
  "vextractf32x8\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
  "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char * const output_2308[] = {
  "vextracti32x8\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char * const output_2309[] = {
  "vextracti32x8\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
  "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char *
output_2310 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7406 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextractf32x8\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2311 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7406 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextractf32x8\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2312 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7406 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextracti32x8\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2313 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7406 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextracti32x8\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2314 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7442 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextracti64x2\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2315 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7442 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextracti64x2\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2316 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7442 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextractf64x2\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2317 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7442 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextractf64x2\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2318 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7479 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
  {
    if (TARGET_AVX512DQ)
      return "vextracti64x2\t{$0x1, %1, %0|%0, %1, 0x1}";
    else
      return "vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}";
  }
  else
    return "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}";
}
}

static const char *
output_2319 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7479 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
  {
    if (TARGET_AVX512DQ)
      return "vextracti64x2\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}";
    else
      return "vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}";
  }
  else
    return "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}";
}
}

static const char *
output_2320 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7479 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
  {
    if (TARGET_AVX512DQ)
      return "vextractf64x2\t{$0x1, %1, %0|%0, %1, 0x1}";
    else
      return "vextractf32x4\t{$0x1, %1, %0|%0, %1, 0x1}";
  }
  else
    return "vextractf128\t{$0x1, %1, %0|%0, %1, 0x1}";
}
}

static const char *
output_2321 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7479 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
  {
    if (TARGET_AVX512DQ)
      return "vextractf64x2\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}";
    else
      return "vextractf32x4\t{$0x1, %1, %0|%0, %1, 0x1}";
  }
  else
    return "vextractf128\t{$0x1, %1, %0|%0, %1, 0x1}";
}
}

static const char *
output_2322 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7523 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextracti32x4\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2323 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7523 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextracti32x4\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2324 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7523 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextractf32x4\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2325 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7523 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextractf32x4\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char * const output_2332[] = {
  "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char * const output_2333[] = {
  "vextractf128\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextractf32x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char * const output_2347[] = {
  "unpckhpd\t{%2, %0|%0, %2}",
  "vunpckhpd\t{%2, %1, %0|%0, %1, %2}",
  "%vmovddup\t{%H1, %0|%0, %H1}",
  "movlpd\t{%H1, %0|%0, %H1}",
  "vmovlpd\t{%H1, %2, %0|%0, %2, %H1}",
  "%vmovhpd\t{%1, %0|%q0, %1}",
};

static const char * const output_2348[] = {
  "vmovddup\t{%1, %0|%0, %1}",
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2349[] = {
  "vmovddup\t{%1, %0%{%4%}%N3|%0%{%4%}%N3, %1}",
  "vunpcklpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2350[] = {
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
  "vmovddup\t{%1, %0|%0, %1}",
};

static const char * const output_2351[] = {
  "vunpcklpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vmovddup\t{%1, %0%{%4%}%N3|%0%{%4%}%N3, %1}",
};

static const char * const output_2353[] = {
  "unpcklpd\t{%2, %0|%0, %2}",
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
  "%vmovddup\t{%1, %0|%0, %q1}",
  "movhpd\t{%2, %0|%0, %q2}",
  "vmovhpd\t{%2, %1, %0|%0, %1, %q2}",
  "%vmovlpd\t{%2, %H0|%H0, %2}",
};

static const char *
output_2516 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8413 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 16) << 4;
  mask |= (INTVAL (operands[6]) - 16) << 6;
  operands[3] = GEN_INT (mask);

  return "vshufps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_2517 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8413 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 16) << 4;
  mask |= (INTVAL (operands[6]) - 16) << 6;
  operands[3] = GEN_INT (mask);

  return "vshufps\t{%3, %2, %1, %0%{%20%}%N19|%0%{%20%}%N19, %1, %2, %3}";
}
}

static const char *
output_2518 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8466 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 8) << 1;
  mask |= (INTVAL (operands[5]) - 2) << 2;
  mask |= (INTVAL (operands[6]) - 10) << 3;
  mask |= (INTVAL (operands[7]) - 4) << 4;
  mask |= (INTVAL (operands[8]) - 12) << 5;
  mask |= (INTVAL (operands[9]) - 6) << 6;
  mask |= (INTVAL (operands[10]) - 14) << 7;
  operands[3] = GEN_INT (mask);

  return "vshufpd\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_2519 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8466 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 8) << 1;
  mask |= (INTVAL (operands[5]) - 2) << 2;
  mask |= (INTVAL (operands[6]) - 10) << 3;
  mask |= (INTVAL (operands[7]) - 4) << 4;
  mask |= (INTVAL (operands[8]) - 12) << 5;
  mask |= (INTVAL (operands[9]) - 6) << 6;
  mask |= (INTVAL (operands[10]) - 14) << 7;
  operands[3] = GEN_INT (mask);

  return "vshufpd\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_2520 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8515 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 4) << 1;
  mask |= (INTVAL (operands[5]) - 2) << 2;
  mask |= (INTVAL (operands[6]) - 6) << 3;
  operands[3] = GEN_INT (mask);

  return "vshufpd\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_2521 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8515 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 4) << 1;
  mask |= (INTVAL (operands[5]) - 2) << 2;
  mask |= (INTVAL (operands[6]) - 6) << 3;
  operands[3] = GEN_INT (mask);

  return "vshufpd\t{%3, %2, %1, %0%{%8%}%N7|%0%{%8%}%N7, %1, %2, %3}";
}
}

static const char *
output_2522 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8557 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 2) << 1;
  operands[3] = GEN_INT (mask);

  return "vshufpd\t{%3, %2, %1, %0%{%6%}%N5|%0%{6%}%N5, %1, %2, %3}";
}
}

static const char * const output_2527[] = {
  "punpckhqdq\t{%2, %0|%0, %2}",
  "vpunpckhqdq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2528[] = {
  "punpckhqdq\t{%2, %0|%0, %2}",
  "vpunpckhqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2533[] = {
  "punpcklqdq\t{%2, %0|%0, %2}",
  "vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2534[] = {
  "punpcklqdq\t{%2, %0|%0, %2}",
  "vpunpcklqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char *
output_2535 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8680 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 2) << 1;
  operands[3] = GEN_INT (mask);

  switch (which_alternative)
    {
    case 0:
      return "shufpd\t{%3, %2, %0|%0, %2, %3}";
    case 1:
      return "vshufpd\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2536 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8680 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 2) << 1;
  operands[3] = GEN_INT (mask);

  switch (which_alternative)
    {
    case 0:
      return "shufpd\t{%3, %2, %0|%0, %2, %3}";
    case 1:
      return "vshufpd\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_2537[] = {
  "%vmovhpd\t{%1, %0|%0, %1}",
  "unpckhpd\t%0, %0",
  "vunpckhpd\t{%d1, %0|%0, %d1}",
  "#",
  "#",
  "#",
};

static const char * const output_2538[] = {
  "movhps\t{%1, %0|%q0, %1}",
  "movhlps\t{%1, %0|%0, %1}",
  "movlps\t{%H1, %0|%0, %H1}",
};

static const char * const output_2539[] = {
  "%vmovlpd\t{%1, %0|%0, %1}",
  "#",
  "#",
  "#",
  "#",
};

static const char * const output_2540[] = {
  "movlps\t{%1, %0|%0, %1}",
  "movaps\t{%1, %0|%0, %1}",
  "movlps\t{%1, %0|%0, %q1}",
};

static const char * const output_2541[] = {
  "movhpd\t{%2, %0|%0, %2}",
  "vmovhpd\t{%2, %1, %0|%0, %1, %2}",
  "unpcklpd\t{%2, %0|%0, %2}",
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
  "#",
  "#",
  "#",
};

static const char * const output_2542[] = {
  "%vmovsd\t{%2, %0|%0, %2}",
  "movlpd\t{%2, %0|%0, %2}",
  "vmovlpd\t{%2, %1, %0|%0, %1, %2}",
  "movsd\t{%2, %0|%0, %2}",
  "vmovsd\t{%2, %1, %0|%0, %1, %2}",
  "shufpd\t{$2, %1, %0|%0, %1, 2}",
  "movhpd\t{%H1, %0|%0, %H1}",
  "vmovhpd\t{%H1, %2, %0|%0, %2, %H1}",
  "#",
  "#",
  "#",
};

static const char * const output_2543[] = {
  "movsd\t{%2, %0|%0, %2}",
  "vmovsd\t{%2, %1, %0|%0, %1, %2}",
  "movlpd\t{%2, %0|%0, %q2}",
  "vmovlpd\t{%2, %1, %0|%0, %1, %q2}",
  "%vmovlpd\t{%2, %0|%q0, %2}",
  "shufpd\t{$2, %1, %0|%0, %1, 2}",
  "movhps\t{%H1, %0|%0, %H1}",
  "vmovhps\t{%H1, %2, %0|%0, %2, %H1}",
  "%vmovhps\t{%1, %H0|%H0, %1}",
};

static const char * const output_2544[] = {
  "unpcklpd\t%0, %0",
  "%vmovddup\t{%1, %0|%0, %1}",
  "vmovddup\t{%1, %0|%0, %1}",
};

static const char * const output_2545[] = {
  "unpcklpd\t%0, %0",
  "%vmovddup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vmovddup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_2546[] = {
  "unpcklpd\t{%2, %0|%0, %2}",
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
  "%vmovddup\t{%1, %0|%0, %1}",
  "vmovddup\t{%1, %0|%0, %1}",
  "movhpd\t{%2, %0|%0, %2}",
  "vmovhpd\t{%2, %1, %0|%0, %1, %2}",
  "%vmovsd\t{%1, %0|%0, %1}",
  "movlhps\t{%2, %0|%0, %2}",
  "movhps\t{%2, %0|%0, %2}",
};

static const char * const output_2745[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2746[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2747[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2748[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2749[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2750[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2751[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2752[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2753[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2754[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2755[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2756[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2757[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2758[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2759[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2760[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2761[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2762[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2763[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2764[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2765[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2766[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2767[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2768[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2769[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2770[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2771[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2772[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2773[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2774[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2775[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2776[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2777[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2778[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2779[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2780[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2781[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2782[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2783[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2784[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2785[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2786[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2787[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2788[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2789[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2790[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2791[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2792[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2817[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2818[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2819[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2820[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2821[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2822[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2823[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2824[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2825[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2826[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2827[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2828[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2829[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2830[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2831[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2832[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2833[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2834[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2835[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2836[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2837[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2838[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2839[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2840[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2841[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2842[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2843[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2844[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2845[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2846[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2847[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2848[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2849[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2850[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2851[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2852[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2853[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2854[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2855[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2856[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2857[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2858[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2859[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2860[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2861[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2862[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2863[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2864[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2865[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2866[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2867[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2868[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2869[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2870[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2871[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2872[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2873[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2874[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2875[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2876[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2877[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2878[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2879[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2880[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2881[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2882[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2887[] = {
  "pmuludq\t{%2, %0|%0, %2}",
  "vpmuludq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2888[] = {
  "pmuludq\t{%2, %0|%0, %2}",
  "vpmuludq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2893[] = {
  "pmuldq\t{%2, %0|%0, %2}",
  "pmuldq\t{%2, %0|%0, %2}",
  "vpmuldq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2894[] = {
  "pmuldq\t{%2, %0|%0, %2}",
  "pmuldq\t{%2, %0|%0, %2}",
  "vpmuldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2902[] = {
  "pmaddwd\t{%2, %0|%0, %2}",
  "vpmaddwd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2909[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2910[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2911[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2912[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2913[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2914[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2915[] = {
  "psraw\t{%2, %0|%0, %2}",
  "vpsraw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2916[] = {
  "psraw\t{%2, %0|%0, %2}",
  "vpsraw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2917[] = {
  "psrad\t{%2, %0|%0, %2}",
  "vpsrad\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2918[] = {
  "psrad\t{%2, %0|%0, %2}",
  "vpsrad\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2937[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2938[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2939[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2940[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2941[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2942[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2943[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2944[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2945[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2946[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2947[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2948[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2949[] = {
  "pslld\t{%2, %0|%0, %2}",
  "vpslld\t{%2, %1, %0|%0, %1, %2}",
  "vpslld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2950[] = {
  "pslld\t{%2, %0|%0, %2}",
  "vpslld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpslld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2951[] = {
  "psrld\t{%2, %0|%0, %2}",
  "vpsrld\t{%2, %1, %0|%0, %1, %2}",
  "vpsrld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2952[] = {
  "psrld\t{%2, %0|%0, %2}",
  "vpsrld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsrld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2953[] = {
  "pslld\t{%2, %0|%0, %2}",
  "vpslld\t{%2, %1, %0|%0, %1, %2}",
  "vpslld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2954[] = {
  "pslld\t{%2, %0|%0, %2}",
  "vpslld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpslld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2955[] = {
  "psrld\t{%2, %0|%0, %2}",
  "vpsrld\t{%2, %1, %0|%0, %1, %2}",
  "vpsrld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2956[] = {
  "psrld\t{%2, %0|%0, %2}",
  "vpsrld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsrld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2957[] = {
  "psllq\t{%2, %0|%0, %2}",
  "vpsllq\t{%2, %1, %0|%0, %1, %2}",
  "vpsllq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2958[] = {
  "psllq\t{%2, %0|%0, %2}",
  "vpsllq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsllq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2959[] = {
  "psrlq\t{%2, %0|%0, %2}",
  "vpsrlq\t{%2, %1, %0|%0, %1, %2}",
  "vpsrlq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2960[] = {
  "psrlq\t{%2, %0|%0, %2}",
  "vpsrlq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsrlq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2961[] = {
  "psllq\t{%2, %0|%0, %2}",
  "vpsllq\t{%2, %1, %0|%0, %1, %2}",
  "vpsllq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2962[] = {
  "psllq\t{%2, %0|%0, %2}",
  "vpsllq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsllq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2963[] = {
  "psrlq\t{%2, %0|%0, %2}",
  "vpsrlq\t{%2, %1, %0|%0, %1, %2}",
  "vpsrlq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2964[] = {
  "psrlq\t{%2, %0|%0, %2}",
  "vpsrlq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsrlq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char *
output_2973 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10641 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "pslldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpslldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2974 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10641 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "pslldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpslldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2975 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10641 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "pslldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpslldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2976 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10680 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "psrldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpsrldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2977 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10680 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "psrldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpsrldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2978 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10680 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "psrldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpsrldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_3135[] = {
  "pmaxsb\t{%2, %0|%0, %2}",
  "pmaxsb\t{%2, %0|%0, %2}",
  "vpmaxsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3136[] = {
  "pmaxsb\t{%2, %0|%0, %2}",
  "pmaxsb\t{%2, %0|%0, %2}",
  "vpmaxsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3137[] = {
  "pminsb\t{%2, %0|%0, %2}",
  "pminsb\t{%2, %0|%0, %2}",
  "vpminsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3138[] = {
  "pminsb\t{%2, %0|%0, %2}",
  "pminsb\t{%2, %0|%0, %2}",
  "vpminsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3139[] = {
  "pmaxsd\t{%2, %0|%0, %2}",
  "pmaxsd\t{%2, %0|%0, %2}",
  "vpmaxsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3140[] = {
  "pmaxsd\t{%2, %0|%0, %2}",
  "pmaxsd\t{%2, %0|%0, %2}",
  "vpmaxsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3141[] = {
  "pminsd\t{%2, %0|%0, %2}",
  "pminsd\t{%2, %0|%0, %2}",
  "vpminsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3142[] = {
  "pminsd\t{%2, %0|%0, %2}",
  "pminsd\t{%2, %0|%0, %2}",
  "vpminsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3143[] = {
  "pmaxsw\t{%2, %0|%0, %2}",
  "vpmaxsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3144[] = {
  "pminsw\t{%2, %0|%0, %2}",
  "vpminsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3145[] = {
  "pmaxuw\t{%2, %0|%0, %2}",
  "pmaxuw\t{%2, %0|%0, %2}",
  "vpmaxuw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3146[] = {
  "pmaxuw\t{%2, %0|%0, %2}",
  "pmaxuw\t{%2, %0|%0, %2}",
  "vpmaxuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3147[] = {
  "pminuw\t{%2, %0|%0, %2}",
  "pminuw\t{%2, %0|%0, %2}",
  "vpminuw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3148[] = {
  "pminuw\t{%2, %0|%0, %2}",
  "pminuw\t{%2, %0|%0, %2}",
  "vpminuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3149[] = {
  "pmaxud\t{%2, %0|%0, %2}",
  "pmaxud\t{%2, %0|%0, %2}",
  "vpmaxud\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3150[] = {
  "pmaxud\t{%2, %0|%0, %2}",
  "pmaxud\t{%2, %0|%0, %2}",
  "vpmaxud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3151[] = {
  "pminud\t{%2, %0|%0, %2}",
  "pminud\t{%2, %0|%0, %2}",
  "vpminud\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3152[] = {
  "pminud\t{%2, %0|%0, %2}",
  "pminud\t{%2, %0|%0, %2}",
  "vpminud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3153[] = {
  "pmaxub\t{%2, %0|%0, %2}",
  "vpmaxub\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3154[] = {
  "pminub\t{%2, %0|%0, %2}",
  "vpminub\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3183[] = {
  "pcmpeqq\t{%2, %0|%0, %2}",
  "pcmpeqq\t{%2, %0|%0, %2}",
  "vpcmpeqq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3184[] = {
  "pcmpeqb\t{%2, %0|%0, %2}",
  "vpcmpeqb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3185[] = {
  "pcmpeqw\t{%2, %0|%0, %2}",
  "vpcmpeqw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3186[] = {
  "pcmpeqd\t{%2, %0|%0, %2}",
  "vpcmpeqd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3187[] = {
  "pcmpgtq\t{%2, %0|%0, %2}",
  "pcmpgtq\t{%2, %0|%0, %2}",
  "vpcmpgtq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3216[] = {
  "pcmpgtb\t{%2, %0|%0, %2}",
  "vpcmpgtb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3217[] = {
  "pcmpgtw\t{%2, %0|%0, %2}",
  "vpcmpgtw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3218[] = {
  "pcmpgtd\t{%2, %0|%0, %2}",
  "vpcmpgtd\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_3219 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V16SImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnd";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnd" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3220 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V8DImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnq";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3221 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V64QImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnb";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnb" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3222 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V32QImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnb";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnb" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3223 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V16QImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnb";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnb" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3224 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V32HImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnw";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnw" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3225 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V16HImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnw";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnw" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3226 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V8HImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnw";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnw" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3227 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V8SImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnd";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnd" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3228 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V4SImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnd";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnd" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3229 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V4DImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnq";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3230 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11391 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      switch (V2DImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  tmp = "pandnq";
	  break;
	case V16SImode:
	case V8DImode:
	  tmp = "pandnq";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	default:
	  tmp = TARGET_AVX512VL ? "pandnq" : "pandn";
	  break;
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);

      tmp = "andnps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3237 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandd";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandd" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3238 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandd";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandd" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3239 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pord" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3240 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pord" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3241 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxord" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3242 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxord" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3243 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandd";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandd" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3244 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandd";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandd" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3245 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pord" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3246 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pord" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3247 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxord" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3248 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxord" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3249 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandd";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandd" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3250 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandd";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandd" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3251 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pord" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3252 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pord" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3253 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxord" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3254 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4SImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxord";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxord" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3255 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandq" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3256 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandq" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3257 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "porq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "porq" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3258 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "porq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "porq" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3259 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxorq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxorq" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3260 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxorq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxorq" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3261 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandq" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3262 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandq" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3263 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "porq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "porq" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3264 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "porq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "porq" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3265 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxorq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxorq" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3266 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V4DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxorq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxorq" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3267 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V2DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandq" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3268 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V2DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pandq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pandq" : "pand";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "andps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3269 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V2DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "porq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "porq" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3270 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V2DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "porq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "porq" : "por";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "orps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3271 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V2DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxorq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxorq" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!false);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3272 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11516 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V2DImode)
      {
        case V16SImode:
        case V8DImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxorq";
            break;
          }
        case V8SImode:
        case V4DImode:
        case V4SImode:
        case V2DImode:
          tmp = TARGET_AVX512VL ? "pxorq" : "pxor";
          break;
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      gcc_assert (!true);
      tmp = "xorps";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_3273 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V64QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3274 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V64QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3275 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V64QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3276 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V64QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3277 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V64QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3278 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V64QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3279 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3280 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3281 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3282 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3283 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3284 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3285 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3286 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3287 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3288 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3289 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3290 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16QImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3291 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3292 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3293 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3294 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3295 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3296 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V32HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3297 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3298 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3299 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3300 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3301 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3302 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V16HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3303 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3304 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pand";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pand";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3305 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3306 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "por";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "por";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "orps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3307 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char *
output_3308 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11611 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
    case MODE_OI:
      gcc_assert (TARGET_AVX2 || TARGET_AVX512VL);
    case MODE_TI:
      gcc_assert (TARGET_SSE2 || TARGET_AVX512VL);
      switch (V8HImode)
        {
        case V64QImode:
        case V32HImode:
          if (TARGET_AVX512F)
          {
            tmp = "pxor";
            ssesuffix = "q";
            break;
          }
        case V32QImode:
        case V16HImode:
        case V16QImode:
        case V8HImode:
          if (TARGET_AVX512VL || TARGET_AVX2 || TARGET_SSE2)
          {
            tmp = "pxor";
            ssesuffix = TARGET_AVX512VL ? "q" : "";
            break;
          }
        default:
          gcc_unreachable ();
      }
      break;

   case MODE_V8SF:
      gcc_assert (TARGET_AVX);
   case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xorps";
      ssesuffix = "";
      break;

   default:
      gcc_unreachable ();
   }

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp);
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
      break;
    default:
      gcc_unreachable ();
    }

  return buf;
}
}

static const char * const output_3357[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3358[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3359[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3360[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3361[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3362[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3363[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3364[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3365[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3366[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3367[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3368[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3369[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3370[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3371[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3372[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3373[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3374[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3379[] = {
  "punpckhbw\t{%2, %0|%0, %2}",
  "vpunpckhbw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3380[] = {
  "punpckhbw\t{%2, %0|%0, %2}",
  "vpunpckhbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3385[] = {
  "punpcklbw\t{%2, %0|%0, %2}",
  "vpunpcklbw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3386[] = {
  "punpcklbw\t{%2, %0|%0, %2}",
  "vpunpcklbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3391[] = {
  "punpckhwd\t{%2, %0|%0, %2}",
  "vpunpckhwd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3392[] = {
  "punpckhwd\t{%2, %0|%0, %2}",
  "vpunpckhwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3397[] = {
  "punpcklwd\t{%2, %0|%0, %2}",
  "vpunpcklwd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3398[] = {
  "punpcklwd\t{%2, %0|%0, %2}",
  "vpunpcklwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3403[] = {
  "punpckhdq\t{%2, %0|%0, %2}",
  "vpunpckhdq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3404[] = {
  "punpckhdq\t{%2, %0|%0, %2}",
  "vpunpckhdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3409[] = {
  "punpckldq\t{%2, %0|%0, %2}",
  "vpunpckldq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3410[] = {
  "punpckldq\t{%2, %0|%0, %2}",
  "vpunpckldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char *
output_3411 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12328 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));

  switch (which_alternative)
    {
    case 0:
      if (GET_MODE_SIZE (QImode) < GET_MODE_SIZE (SImode))
	return "pinsrb\t{%3, %k2, %0|%0, %k2, %3}";
      /* FALLTHRU */
    case 1:
      return "pinsrb\t{%3, %2, %0|%0, %2, %3}";
    case 2:
      if (GET_MODE_SIZE (QImode) < GET_MODE_SIZE (SImode))
	return "vpinsrb\t{%3, %k2, %1, %0|%0, %1, %k2, %3}";
      /* FALLTHRU */
    case 3:
      return "vpinsrb\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3412 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12328 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));

  switch (which_alternative)
    {
    case 0:
      if (GET_MODE_SIZE (HImode) < GET_MODE_SIZE (SImode))
	return "pinsrw\t{%3, %k2, %0|%0, %k2, %3}";
      /* FALLTHRU */
    case 1:
      return "pinsrw\t{%3, %2, %0|%0, %2, %3}";
    case 2:
      if (GET_MODE_SIZE (HImode) < GET_MODE_SIZE (SImode))
	return "vpinsrw\t{%3, %k2, %1, %0|%0, %1, %k2, %3}";
      /* FALLTHRU */
    case 3:
      return "vpinsrw\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3413 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12328 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));

  switch (which_alternative)
    {
    case 0:
      if (GET_MODE_SIZE (SImode) < GET_MODE_SIZE (SImode))
	return "pinsrd\t{%3, %k2, %0|%0, %k2, %3}";
      /* FALLTHRU */
    case 1:
      return "pinsrd\t{%3, %2, %0|%0, %2, %3}";
    case 2:
      if (GET_MODE_SIZE (SImode) < GET_MODE_SIZE (SImode))
	return "vpinsrd\t{%3, %k2, %1, %0|%0, %1, %k2, %3}";
      /* FALLTHRU */
    case 3:
      return "vpinsrd\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3414 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12328 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));

  switch (which_alternative)
    {
    case 0:
      if (GET_MODE_SIZE (DImode) < GET_MODE_SIZE (SImode))
	return "pinsrq\t{%3, %k2, %0|%0, %k2, %3}";
      /* FALLTHRU */
    case 1:
      return "pinsrq\t{%3, %2, %0|%0, %2, %3}";
    case 2:
      if (GET_MODE_SIZE (DImode) < GET_MODE_SIZE (SImode))
	return "vpinsrq\t{%3, %k2, %1, %0|%0, %1, %k2, %3}";
      /* FALLTHRU */
    case 3:
      return "vpinsrq\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3415 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12401 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinsertf64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3416 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12401 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinsertf64x2\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3417 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12401 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinserti64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3418 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12401 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinserti64x2\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3419 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12401 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinsertf32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3420 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12401 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinsertf32x4\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3421 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12401 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinserti32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3422 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12401 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinserti32x4\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3439 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12543 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= (INTVAL (operands[5]) - 4) / 2 << 1;
  operands[3] = GEN_INT (mask);
  return "vshufi64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3440 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12543 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= (INTVAL (operands[5]) - 4) / 2 << 1;
  operands[3] = GEN_INT (mask);
  return "vshufi64x2\t{%3, %2, %1, %0%{%8%}%N7|%0%{%8%}%N7, %1, %2, %3}";
}
}

static const char *
output_3441 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12543 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= (INTVAL (operands[5]) - 4) / 2 << 1;
  operands[3] = GEN_INT (mask);
  return "vshuff64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3442 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12543 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= (INTVAL (operands[5]) - 4) / 2 << 1;
  operands[3] = GEN_INT (mask);
  return "vshuff64x2\t{%3, %2, %1, %0%{%8%}%N7|%0%{%8%}%N7, %1, %2, %3}";
}
}

static const char *
output_3443 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12598 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= INTVAL (operands[5]) / 2 << 2;
  mask |= (INTVAL (operands[7]) - 8) / 2 << 4;
  mask |= (INTVAL (operands[9]) - 8) / 2 << 6;
  operands[3] = GEN_INT (mask);

  return "vshuff64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3444 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12598 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= INTVAL (operands[5]) / 2 << 2;
  mask |= (INTVAL (operands[7]) - 8) / 2 << 4;
  mask |= (INTVAL (operands[9]) - 8) / 2 << 6;
  operands[3] = GEN_INT (mask);

  return "vshuff64x2\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_3445 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12598 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= INTVAL (operands[5]) / 2 << 2;
  mask |= (INTVAL (operands[7]) - 8) / 2 << 4;
  mask |= (INTVAL (operands[9]) - 8) / 2 << 6;
  operands[3] = GEN_INT (mask);

  return "vshufi64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3446 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12598 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= INTVAL (operands[5]) / 2 << 2;
  mask |= (INTVAL (operands[7]) - 8) / 2 << 4;
  mask |= (INTVAL (operands[9]) - 8) / 2 << 6;
  operands[3] = GEN_INT (mask);

  return "vshufi64x2\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_3447 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12658 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= (INTVAL (operands[7]) - 8) / 4 << 1;
  operands[3] = GEN_INT (mask);

  return "vshufi32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3448 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12658 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= (INTVAL (operands[7]) - 8) / 4 << 1;
  operands[3] = GEN_INT (mask);

  return "vshufi32x4\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_3449 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12658 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= (INTVAL (operands[7]) - 8) / 4 << 1;
  operands[3] = GEN_INT (mask);

  return "vshuff32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3450 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12658 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= (INTVAL (operands[7]) - 8) / 4 << 1;
  operands[3] = GEN_INT (mask);

  return "vshuff32x4\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_3451 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12738 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= INTVAL (operands[7]) / 4 << 2;
  mask |= (INTVAL (operands[11]) - 16) / 4 << 4;
  mask |= (INTVAL (operands[15]) - 16) / 4 << 6;
  operands[3] = GEN_INT (mask);

  return "vshuff32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3452 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12738 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= INTVAL (operands[7]) / 4 << 2;
  mask |= (INTVAL (operands[11]) - 16) / 4 << 4;
  mask |= (INTVAL (operands[15]) - 16) / 4 << 6;
  operands[3] = GEN_INT (mask);

  return "vshuff32x4\t{%3, %2, %1, %0%{%20%}%N19|%0%{%20%}%N19, %1, %2, %3}";
}
}

static const char *
output_3453 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12738 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= INTVAL (operands[7]) / 4 << 2;
  mask |= (INTVAL (operands[11]) - 16) / 4 << 4;
  mask |= (INTVAL (operands[15]) - 16) / 4 << 6;
  operands[3] = GEN_INT (mask);

  return "vshufi32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3454 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12738 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= INTVAL (operands[7]) / 4 << 2;
  mask |= (INTVAL (operands[11]) - 16) / 4 << 4;
  mask |= (INTVAL (operands[15]) - 16) / 4 << 6;
  operands[3] = GEN_INT (mask);

  return "vshufi32x4\t{%3, %2, %1, %0%{%20%}%N19|%0%{%20%}%N19, %1, %2, %3}";
}
}

static const char *
output_3455 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12816 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3456 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12816 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufd\t{%2, %1, %0%{%19%}%N18|%0%{%19%}%N18, %1, %2}";
}
}

static const char *
output_3457 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12890 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3458 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12890 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufd\t{%2, %1, %0%{%11%}%N10|%0%{%11%}%N10, %1, %2}";
}
}

static const char *
output_3459 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12947 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshufd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3460 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12947 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshufd\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_3463 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13042 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshuflw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3464 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13042 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshuflw\t{%2, %1, %0%{%11%}%N10|%0%{%11%}%N10, %1, %2}";
}
}

static const char *
output_3465 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13103 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshuflw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3466 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13103 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshuflw\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_3469 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13199 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= (INTVAL (operands[2]) - 4) << 0;
  mask |= (INTVAL (operands[3]) - 4) << 2;
  mask |= (INTVAL (operands[4]) - 4) << 4;
  mask |= (INTVAL (operands[5]) - 4) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufhw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3470 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13199 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= (INTVAL (operands[2]) - 4) << 0;
  mask |= (INTVAL (operands[3]) - 4) << 2;
  mask |= (INTVAL (operands[4]) - 4) << 4;
  mask |= (INTVAL (operands[5]) - 4) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufhw\t{%2, %1, %0%{%11%}%N10|%0%{%11%}%N10, %1, %2}";
}
}

static const char *
output_3471 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13260 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= (INTVAL (operands[2]) - 4) << 0;
  mask |= (INTVAL (operands[3]) - 4) << 2;
  mask |= (INTVAL (operands[4]) - 4) << 4;
  mask |= (INTVAL (operands[5]) - 4) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshufhw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3472 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13260 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= (INTVAL (operands[2]) - 4) << 0;
  mask |= (INTVAL (operands[3]) - 4) << 2;
  mask |= (INTVAL (operands[4]) - 4) << 4;
  mask |= (INTVAL (operands[5]) - 4) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshufhw\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char * const output_3473[] = {
  "%vmovd\t{%2, %0|%0, %2}",
  "%vmovd\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "vmovss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3474[] = {
  "%vpextrb\t{%2, %1, %k0|%k0, %1, %2}",
  "%vpextrb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3475[] = {
  "%vpextrw\t{%2, %1, %k0|%k0, %1, %2}",
  "%vpextrw\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_3482 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13408 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "%vpextrd\t{%2, %1, %0|%0, %1, %2}";

    case 1:
    case 2:
      operands [2] = GEN_INT (INTVAL (operands[2]) * 4);
      return "psrldq\t{%2, %0|%0, %2}";

    case 3:
      operands [2] = GEN_INT (INTVAL (operands[2]) * 4);
      return "vpsrldq\t{%2, %1, %0|%0, %1, %2}";

    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_3484[] = {
  "%vpextrq\t{$1, %1, %0|%0, %1, 1}",
  "%vmovhps\t{%1, %0|%0, %1}",
  "psrldq\t{$8, %0|%0, 8}",
  "vpsrldq\t{$8, %1, %0|%0, %1, 8}",
  "movhlps\t{%1, %0|%0, %1}",
  "#",
  "#",
};

static const char * const output_3485[] = {
  "pinsrd\t{$1, %2, %0|%0, %2, 1}",
  "pinsrd\t{$1, %2, %0|%0, %2, 1}",
  "vpinsrd\t{$1, %2, %1, %0|%0, %1, %2, 1}",
  "punpckldq\t{%2, %0|%0, %2}",
  "punpckldq\t{%2, %0|%0, %2}",
  "vpunpckldq\t{%2, %1, %0|%0, %1, %2}",
  "%vmovd\t{%1, %0|%0, %1}",
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_3486[] = {
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
  "movd\t{%1, %0|%0, %1}",
  "unpcklps\t{%2, %0|%0, %2}",
  "movss\t{%1, %0|%0, %1}",
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_3487[] = {
  "punpcklqdq\t{%2, %0|%0, %2}",
  "vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}",
  "movlhps\t{%2, %0|%0, %2}",
  "movhps\t{%2, %0|%0, %q2}",
  "vmovhps\t{%2, %1, %0|%0, %1, %q2}",
};

static const char *
output_3488 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "pinsrq\t{$1, %2, %0|%0, %2, 1}";
    case 1: return "pinsrq\t{$1, %2, %0|%0, %2, 1}";
    case 2: return "vpinsrq\t{$1, %2, %1, %0|%0, %1, %2, 1}";
    case 3:
       return HAVE_AS_IX86_INTERUNIT_MOVQ ? "%vmovq\t{%1, %0|%0, %1}" : "%vmovd\t{%1, %0|%0, %1}";
    case 4: return "%vmovq\t{%1, %0|%0, %1}";
    case 5: return "movq2dq\t{%1, %0|%0, %1}";
    case 6: return "punpcklqdq\t{%2, %0|%0, %2}";
    case 7: return "vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}";
    case 8: return "movlhps\t{%2, %0|%0, %2}";
    case 9: return "movhps\t{%2, %0|%0, %2}";
    case 10: return "vmovhps\t{%2, %1, %0|%0, %1, %2}";
      default: gcc_unreachable ();
    }
}

static const char * const output_3489[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3490[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3491[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3492[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3493[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3494[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3495[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3496[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3497[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3498[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3499[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3500[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3501[] = {
  "psadbw\t{%2, %0|%0, %2}",
  "vpsadbw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3502[] = {
  "psadbw\t{%2, %0|%0, %2}",
  "vpsadbw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3503[] = {
  "psadbw\t{%2, %0|%0, %2}",
  "vpsadbw\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_3510 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13863 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /* We can't use %^ here due to ASM_OUTPUT_OPCODE processing
     that requires %v to be at the beginning of the opcode name.  */
  if (Pmode != word_mode)
    fputs ("\taddr32", asm_out_file);
  return "%vmaskmovdqu\t{%2, %1|%1, %2}";
}
}

static const char *
output_3511 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13863 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /* We can't use %^ here due to ASM_OUTPUT_OPCODE processing
     that requires %v to be at the beginning of the opcode name.  */
  if (Pmode != word_mode)
    fputs ("\taddr32", asm_out_file);
  return "%vmaskmovdqu\t{%2, %1|%1, %2}";
}
}

static const char * const output_3522[] = {
  "phaddw\t{%2, %0|%0, %2}",
  "vphaddw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3523[] = {
  "phaddsw\t{%2, %0|%0, %2}",
  "vphaddsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3524[] = {
  "phsubw\t{%2, %0|%0, %2}",
  "vphsubw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3525[] = {
  "phsubsw\t{%2, %0|%0, %2}",
  "vphsubsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3532[] = {
  "phaddd\t{%2, %0|%0, %2}",
  "vphaddd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3533[] = {
  "phsubd\t{%2, %0|%0, %2}",
  "vphsubd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3545[] = {
  "pmaddubsw\t{%2, %0|%0, %2}",
  "vpmaddubsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3547[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3548[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_3549[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3550[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_3551[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3552[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_3554[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3555[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3556[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3557[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3558[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3559[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3561[] = {
  "psignb\t{%2, %0|%0, %2}",
  "vpsignb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3562[] = {
  "psignb\t{%2, %0|%0, %2}",
  "vpsignb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3563[] = {
  "psignw\t{%2, %0|%0, %2}",
  "vpsignw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3564[] = {
  "psignw\t{%2, %0|%0, %2}",
  "vpsignw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3565[] = {
  "psignd\t{%2, %0|%0, %2}",
  "vpsignd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3566[] = {
  "psignd\t{%2, %0|%0, %2}",
  "vpsignd\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_3570 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14538 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);
  return "vpalignr\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3571 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14538 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);
  return "vpalignr\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3572 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14538 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);
  return "vpalignr\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3573 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14557 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%3, %2, %0|%0, %2, %3}";
    case 1:
      return "vpalignr\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3574 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14557 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%3, %2, %0|%0, %2, %3}";
    case 1:
      return "vpalignr\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3575 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14557 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%3, %2, %0|%0, %2, %3}";
    case 1:
      return "vpalignr\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3576 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14586 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);
  return "palignr\t{%3, %2, %0|%0, %2, %3}";
}
}

static const char * const output_3612[] = {
  "blendps\t{%3, %2, %0|%0, %2, %3}",
  "blendps\t{%3, %2, %0|%0, %2, %3}",
  "vblendps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3613[] = {
  "blendps\t{%3, %2, %0|%0, %2, %3}",
  "blendps\t{%3, %2, %0|%0, %2, %3}",
  "vblendps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3614[] = {
  "blendpd\t{%3, %2, %0|%0, %2, %3}",
  "blendpd\t{%3, %2, %0|%0, %2, %3}",
  "vblendpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3615[] = {
  "blendpd\t{%3, %2, %0|%0, %2, %3}",
  "blendpd\t{%3, %2, %0|%0, %2, %3}",
  "vblendpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3616[] = {
  "blendvps\t{%3, %2, %0|%0, %2, %3}",
  "blendvps\t{%3, %2, %0|%0, %2, %3}",
  "vblendvps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3617[] = {
  "blendvps\t{%3, %2, %0|%0, %2, %3}",
  "blendvps\t{%3, %2, %0|%0, %2, %3}",
  "vblendvps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3618[] = {
  "blendvpd\t{%3, %2, %0|%0, %2, %3}",
  "blendvpd\t{%3, %2, %0|%0, %2, %3}",
  "vblendvpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3619[] = {
  "blendvpd\t{%3, %2, %0|%0, %2, %3}",
  "blendvpd\t{%3, %2, %0|%0, %2, %3}",
  "vblendvpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3620[] = {
  "dpps\t{%3, %2, %0|%0, %2, %3}",
  "dpps\t{%3, %2, %0|%0, %2, %3}",
  "vdpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3621[] = {
  "dpps\t{%3, %2, %0|%0, %2, %3}",
  "dpps\t{%3, %2, %0|%0, %2, %3}",
  "vdpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3622[] = {
  "dppd\t{%3, %2, %0|%0, %2, %3}",
  "dppd\t{%3, %2, %0|%0, %2, %3}",
  "vdppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3623[] = {
  "dppd\t{%3, %2, %0|%0, %2, %3}",
  "dppd\t{%3, %2, %0|%0, %2, %3}",
  "vdppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3627[] = {
  "mpsadbw\t{%3, %2, %0|%0, %2, %3}",
  "mpsadbw\t{%3, %2, %0|%0, %2, %3}",
  "vmpsadbw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3628[] = {
  "mpsadbw\t{%3, %2, %0|%0, %2, %3}",
  "mpsadbw\t{%3, %2, %0|%0, %2, %3}",
  "vmpsadbw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3629[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3630[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3631[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3632[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3633[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3634[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3635[] = {
  "pblendvb\t{%3, %2, %0|%0, %2, %3}",
  "pblendvb\t{%3, %2, %0|%0, %2, %3}",
  "vpblendvb\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3636[] = {
  "pblendvb\t{%3, %2, %0|%0, %2, %3}",
  "pblendvb\t{%3, %2, %0|%0, %2, %3}",
  "vpblendvb\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3637[] = {
  "pblendw\t{%3, %2, %0|%0, %2, %3}",
  "pblendw\t{%3, %2, %0|%0, %2, %3}",
  "vpblendw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char *
output_3638 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14931 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) & 0xff);
  return "vpblendw\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char * const output_3734[] = {
  "roundss\t{%3, %2, %0|%0, %2, %3}",
  "roundss\t{%3, %2, %0|%0, %2, %3}",
  "vroundss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3735[] = {
  "roundsd\t{%3, %2, %0|%0, %2, %3}",
  "roundsd\t{%3, %2, %0|%0, %2, %3}",
  "vroundsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3740[] = {
  "%vpcmpestrm\t{%6, %4, %2|%2, %4, %6}",
  "%vpcmpestrm\t{%6, %4, %2|%2, %4, %6}",
  "%vpcmpestri\t{%6, %4, %2|%2, %4, %6}",
  "%vpcmpestri\t{%6, %4, %2|%2, %4, %6}",
};

static const char * const output_3745[] = {
  "%vpcmpistrm\t{%4, %3, %2|%2, %3, %4}",
  "%vpcmpistrm\t{%4, %3, %2|%2, %3, %4}",
  "%vpcmpistri\t{%4, %3, %2|%2, %3, %4}",
  "%vpcmpistri\t{%4, %3, %2|%2, %3, %4}",
};

static const char *
output_3746 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15860 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0dps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1dps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3747 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15860 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0dps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1dps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3748 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15860 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0qps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1qps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3749 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15860 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0qps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1qps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3750 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15905 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0dpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1dpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3751 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15905 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0dpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1dpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3752 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15905 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0qpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1qpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3753 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15905 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0qpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1qpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3754 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15950 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0dps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1dps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3755 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15950 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0dps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1dps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3756 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15950 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0qps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1qps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3757 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15950 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0qps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1qps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3758 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15997 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0dpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1dpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3759 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15997 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0dpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1dpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3760 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15997 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0qpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1qpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3761 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15997 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0qpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1qpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3845 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16543 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3]
    = GEN_INT (GET_MODE_BITSIZE (QImode) - INTVAL (operands[2]));
  return "vprotb\t{%3, %1, %0|%0, %1, %3}";
}
}

static const char *
output_3846 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16543 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3]
    = GEN_INT (GET_MODE_BITSIZE (HImode) - INTVAL (operands[2]));
  return "vprotw\t{%3, %1, %0|%0, %1, %3}";
}
}

static const char *
output_3847 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16543 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3]
    = GEN_INT (GET_MODE_BITSIZE (SImode) - INTVAL (operands[2]));
  return "vprotd\t{%3, %1, %0|%0, %1, %3}";
}
}

static const char *
output_3848 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16543 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[3]
    = GEN_INT (GET_MODE_BITSIZE (DImode) - INTVAL (operands[2]));
  return "vprotq\t{%3, %1, %0|%0, %1, %3}";
}
}

static const char *
output_3881 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16950 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  return ((INTVAL (operands[3]) != 0)
	  ? "vpcomtrueb\t{%2, %1, %0|%0, %1, %2}"
	  : "vpcomfalseb\t{%2, %1, %0|%0, %1, %2}");
}
}

static const char *
output_3882 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16950 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  return ((INTVAL (operands[3]) != 0)
	  ? "vpcomtruew\t{%2, %1, %0|%0, %1, %2}"
	  : "vpcomfalsew\t{%2, %1, %0|%0, %1, %2}");
}
}

static const char *
output_3883 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16950 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  return ((INTVAL (operands[3]) != 0)
	  ? "vpcomtrued\t{%2, %1, %0|%0, %1, %2}"
	  : "vpcomfalsed\t{%2, %1, %0|%0, %1, %2}");
}
}

static const char *
output_3884 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16950 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  return ((INTVAL (operands[3]) != 0)
	  ? "vpcomtrueq\t{%2, %1, %0|%0, %1, %2}"
	  : "vpcomfalseq\t{%2, %1, %0|%0, %1, %2}");
}
}

static const char * const output_3889[] = {
  "aesenc\t{%2, %0|%0, %2}",
  "vaesenc\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3890[] = {
  "aesenclast\t{%2, %0|%0, %2}",
  "vaesenclast\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3891[] = {
  "aesdec\t{%2, %0|%0, %2}",
  "vaesdec\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3892[] = {
  "aesdeclast\t{%2, %0|%0, %2}",
  "vaesdeclast\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3895[] = {
  "pclmulqdq\t{%3, %2, %0|%0, %2, %3}",
  "vpclmulqdq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3910[] = {
  "vpbroadcastb\t{%1, %0|%0, %b1}",
  "vpbroadcastb\t{%x1, %0|%0, %x1}",
};

static const char * const output_3911[] = {
  "vpbroadcastw\t{%1, %0|%0, %w1}",
  "vpbroadcastw\t{%x1, %0|%0, %x1}",
};

static const char * const output_3912[] = {
  "vpbroadcastd\t{%1, %0|%0, %k1}",
  "vpbroadcastd\t{%x1, %0|%0, %x1}",
};

static const char * const output_3913[] = {
  "vpbroadcastq\t{%1, %0|%0, %q1}",
  "vpbroadcastq\t{%x1, %0|%0, %x1}",
};

static const char *
output_3942 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17232 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermq\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3943 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17232 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermq\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_3944 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17232 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermpd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3945 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17232 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermpd\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_3946 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17232 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermq\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3947 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17232 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermq\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_3948 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17232 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermpd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3949 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17232 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermpd\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char * const output_3952[] = {
  "vpbroadcastd\t{%x1, %0|%0, %x1}",
  "vpbroadcastd\t{%x1, %0|%0, %k1}",
};

static const char * const output_3953[] = {
  "vpbroadcastq\t{%x1, %0|%0, %x1}",
  "vpbroadcastq\t{%x1, %0|%0, %q1}",
};

static const char * const output_3954[] = {
  "vpbroadcastw\t{%x1, %0|%0, %x1}",
  "vpbroadcastw\t{%x1, %0|%0, %w1}",
};

static const char * const output_3955[] = {
  "vpbroadcastb\t{%x1, %0|%0, %x1}",
  "vpbroadcastb\t{%x1, %0|%0, %b1}",
};

static const char *
output_3956 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V16SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V16SImode)) == 4)
    return "vpbroadcastd\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3957 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V16SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V16SImode)) == 4)
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3958 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8SImode)) == 4)
    return "vpbroadcastd\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3959 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8SImode)) == 4)
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3960 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 4)
    return "vpbroadcastd\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3961 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 4)
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3962 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8DImode)) == 4)
    return "vpbroadcastq\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastq\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3963 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8DImode)) == 4)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3964 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 4)
    return "vpbroadcastq\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastq\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3965 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 4)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3966 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V2DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V2DImode)) == 4)
    return "vpbroadcastq\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastq\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3967 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V2DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V2DImode)) == 4)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3968 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V16SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V16SFmode)) == 4)
    return "vbroadcastss\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastss\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3969 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V16SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V16SFmode)) == 4)
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3970 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8SFmode)) == 4)
    return "vbroadcastss\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastss\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3971 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8SFmode)) == 4)
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3972 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4SFmode)) == 4)
    return "vbroadcastss\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastss\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3973 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4SFmode)) == 4)
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3974 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastsd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3975 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3976 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastsd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3977 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3978 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V2DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V2DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastsd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3979 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17291 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V2DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V2DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char * const output_3992[] = {
  "vshuff32x4\t{$0x0, %g1, %g1, %0|%0, %g1, %g1, 0x0}",
  "vbroadcastf32x4\t{%1, %0|%0, %1}",
};

static const char * const output_3993[] = {
  "vshuff32x4\t{$0x0, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x0}",
  "vbroadcastf32x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_3994[] = {
  "vshufi32x4\t{$0x0, %g1, %g1, %0|%0, %g1, %g1, 0x0}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
};

static const char * const output_3995[] = {
  "vshufi32x4\t{$0x0, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x0}",
  "vbroadcasti32x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_3996[] = {
  "vshuff64x2\t{$0x44, %g1, %g1, %0|%0, %g1, %g1, 0x44}",
  "vbroadcastf64x4\t{%1, %0|%0, %1}",
};

static const char * const output_3997[] = {
  "vshuff64x2\t{$0x44, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x44}",
  "vbroadcastf64x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_3998[] = {
  "vshufi64x2\t{$0x44, %g1, %g1, %0|%0, %g1, %g1, 0x44}",
  "vbroadcasti64x4\t{%1, %0|%0, %1}",
};

static const char * const output_3999[] = {
  "vshufi64x2\t{$0x44, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x44}",
  "vbroadcasti64x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4000[] = {
  "vpbroadcastb\t{%1, %0|%0, %1}",
  "vpbroadcastb\t{%k1, %0|%0, %k1}",
};

static const char * const output_4001[] = {
  "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastb\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_4002[] = {
  "vpbroadcastb\t{%1, %0|%0, %1}",
  "vpbroadcastb\t{%k1, %0|%0, %k1}",
};

static const char * const output_4003[] = {
  "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastb\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_4004[] = {
  "vpbroadcastb\t{%1, %0|%0, %1}",
  "vpbroadcastb\t{%k1, %0|%0, %k1}",
};

static const char * const output_4005[] = {
  "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastb\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_4006[] = {
  "vpbroadcastw\t{%1, %0|%0, %1}",
  "vpbroadcastw\t{%k1, %0|%0, %k1}",
};

static const char * const output_4007[] = {
  "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastw\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_4008[] = {
  "vpbroadcastw\t{%1, %0|%0, %1}",
  "vpbroadcastw\t{%k1, %0|%0, %k1}",
};

static const char * const output_4009[] = {
  "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastw\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_4010[] = {
  "vpbroadcastw\t{%1, %0|%0, %1}",
  "vpbroadcastw\t{%k1, %0|%0, %k1}",
};

static const char * const output_4011[] = {
  "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastw\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_4036[] = {
  "vshufps\t{$0, %1, %1, %0|%0, %1, %1, 0}",
  "vbroadcastss\t{%1, %0|%0, %1}",
  "shufps\t{$0, %0, %0|%0, %0, 0}",
};

static const char * const output_4037[] = {
  "%vpshufd\t{$0, %1, %0|%0, %1, 0}",
  "vbroadcastss\t{%1, %0|%0, %1}",
  "shufps\t{$0, %0, %0|%0, %0, 0}",
};

static const char * const output_4038[] = {
  "punpcklqdq\t%0, %0",
  "vpunpcklqdq\t{%d1, %0|%0, %d1}",
  "%vmovddup\t{%1, %0|%0, %1}",
  "movlhps\t%0, %0",
};

static const char * const output_4043[] = {
  "vpbroadcastb\t{%1, %0|%0, %1}",
  "vpbroadcastb\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_4044[] = {
  "vpbroadcastb\t{%1, %0|%0, %1}",
  "vpbroadcastb\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_4045[] = {
  "vpbroadcastw\t{%1, %0|%0, %1}",
  "vpbroadcastw\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_4046[] = {
  "vpbroadcastw\t{%1, %0|%0, %1}",
  "vpbroadcastw\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_4047[] = {
  "vpbroadcastd\t{%1, %0|%0, %1}",
  "vpbroadcastd\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_4048[] = {
  "vpbroadcastd\t{%1, %0|%0, %1}",
  "vpbroadcastd\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_4049[] = {
  "vpbroadcastd\t{%1, %0|%0, %1}",
  "vbroadcastss\t{%1, %0|%0, %1}",
  "vpbroadcastd\t{%x1, %0|%0, %x1}",
  "vpbroadcastd\t{%x1, %g0|%g0, %x1}",
  "#",
};

static const char * const output_4050[] = {
  "vbroadcastss\t{%1, %0|%0, %1}",
  "vbroadcastss\t{%1, %0|%0, %1}",
  "vbroadcastss\t{%x1, %0|%0, %x1}",
  "vbroadcastss\t{%x1, %g0|%g0, %x1}",
  "#",
};

static const char * const output_4051[] = {
  "vpbroadcastq\t{%1, %0|%0, %1}",
  "vbroadcastsd\t{%1, %0|%0, %1}",
  "vpbroadcastq\t{%x1, %0|%0, %x1}",
  "vpbroadcastq\t{%x1, %g0|%g0, %x1}",
  "#",
};

static const char * const output_4052[] = {
  "vbroadcastsd\t{%1, %0|%0, %1}",
  "vbroadcastsd\t{%1, %0|%0, %1}",
  "vbroadcastsd\t{%x1, %0|%0, %x1}",
  "vbroadcastsd\t{%x1, %g0|%g0, %x1}",
  "#",
};

static const char * const output_4053[] = {
  "vbroadcast%~128\t{%1, %0|%0, %1}",
  "vinsert%~128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2%~128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
};

static const char * const output_4054[] = {
  "vbroadcast%~128\t{%1, %0|%0, %1}",
  "vinsert%~128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2%~128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
};

static const char * const output_4055[] = {
  "vbroadcast%~128\t{%1, %0|%0, %1}",
  "vinsert%~128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2%~128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
};

static const char * const output_4056[] = {
  "vbroadcast%~128\t{%1, %0|%0, %1}",
  "vinsert%~128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2%~128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
};

static const char * const output_4057[] = {
  "vbroadcastf128\t{%1, %0|%0, %1}",
  "vinsertf128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2f128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
};

static const char * const output_4058[] = {
  "vbroadcastf128\t{%1, %0|%0, %1}",
  "vinsertf128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2f128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
};

static const char * const output_4069[] = {
  "vshufi32x4\t{$0x0, %t1, %t1, %0|%0, %t1, %t1, 0x0}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
};

static const char * const output_4070[] = {
  "vshufi32x4\t{$0x0, %t1, %t1, %0%{%3%}%N2|%0%{%3%}%N2, %t1, %t1, 0x0}",
  "vbroadcasti32x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4071[] = {
  "vshuff32x4\t{$0x0, %t1, %t1, %0|%0, %t1, %t1, 0x0}",
  "vbroadcastf32x4\t{%1, %0|%0, %1}",
};

static const char * const output_4072[] = {
  "vshuff32x4\t{$0x0, %t1, %t1, %0%{%3%}%N2|%0%{%3%}%N2, %t1, %t1, 0x0}",
  "vbroadcastf32x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4073[] = {
  "vshuff32x4\t{$0x44, %g1, %g1, %0|%0, %g1, %g1, 0x44}",
  "vbroadcastf32x8\t{%1, %0|%0, %1}",
};

static const char * const output_4074[] = {
  "vshuff32x4\t{$0x44, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x44}",
  "vbroadcastf32x8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4075[] = {
  "vshufi32x4\t{$0x44, %g1, %g1, %0|%0, %g1, %g1, 0x44}",
  "vbroadcasti32x8\t{%1, %0|%0, %1}",
};

static const char * const output_4076[] = {
  "vshufi32x4\t{$0x44, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x44}",
  "vbroadcasti32x8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4077[] = {
  "vshufi64x2\t{$0x0, %g1, %g1, %0|%0, %g1, %g1, 0x0}",
  "vbroadcasti64x2\t{%1, %0|%0, %1}",
};

static const char * const output_4078[] = {
  "vshufi64x2\t{$0x0, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x0}",
  "vbroadcasti64x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4079[] = {
  "vshuff64x2\t{$0x0, %g1, %g1, %0|%0, %g1, %g1, 0x0}",
  "vbroadcastf64x2\t{%1, %0|%0, %1}",
};

static const char * const output_4080[] = {
  "vshuff64x2\t{$0x0, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x0}",
  "vbroadcastf64x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4081[] = {
  "vshufi64x2\t{$0x0, %t1, %t1, %0|%0, %t1, %t1, 0x0}",
  "vbroadcasti64x2\t{%1, %0|%0, %1}",
};

static const char * const output_4082[] = {
  "vshufi64x2\t{$0x0, %t1, %t1, %0%{%3%}%N2|%0%{%3%}%N2, %t1, %t1, 0x0}",
  "vbroadcasti64x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4083[] = {
  "vshuff64x2\t{$0x0, %t1, %t1, %0|%0, %t1, %t1, 0x0}",
  "vbroadcastf64x2\t{%1, %0|%0, %1}",
};

static const char * const output_4084[] = {
  "vshuff64x2\t{$0x0, %t1, %t1, %0%{%3%}%N2|%0%{%3%}%N2, %t1, %t1, 0x0}",
  "vbroadcastf64x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char *
output_4091 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17617 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int elt = INTVAL (operands[3]);
  switch (which_alternative)
    {
    case 0:
    case 1:
      operands[1] = adjust_address_nv (operands[1], SFmode, elt * 4);
      return "vbroadcastss\t{%1, %0|%0, %k1}";
    case 2:
      operands[2] = GEN_INT (elt * 0x55);
      return "vpermilps\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4094 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V16SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4095 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V16SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4096 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V8SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4097 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V8SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4098 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V4SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4099 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V4SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4100 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V8DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4101 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V8DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4102 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V4DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4103 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V4DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4104 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V2DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4105 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17733 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V2DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4229 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18078 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vperm2f128_parallel (operands[3], V8SImode) - 1;
  if (mask == 0x12)
    return "vinsert%~128\t{$0, %x2, %1, %0|%0, %1, %x2, 0}";
  if (mask == 0x20)
    return "vinsert%~128\t{$1, %x2, %1, %0|%0, %1, %x2, 1}";
  operands[3] = GEN_INT (mask);
  return "vperm2%~128\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_4230 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18078 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vperm2f128_parallel (operands[3], V8SFmode) - 1;
  if (mask == 0x12)
    return "vinsertf128\t{$0, %x2, %1, %0|%0, %1, %x2, 0}";
  if (mask == 0x20)
    return "vinsertf128\t{$1, %x2, %1, %0|%0, %1, %x2, 1}";
  operands[3] = GEN_INT (mask);
  return "vperm2f128\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_4231 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18078 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  int mask = avx_vperm2f128_parallel (operands[3], V4DFmode) - 1;
  if (mask == 0x12)
    return "vinsertf128\t{$0, %x2, %1, %0|%0, %1, %x2, 0}";
  if (mask == 0x20)
    return "vinsertf128\t{$1, %x2, %1, %0|%0, %1, %x2, 1}";
  operands[3] = GEN_INT (mask);
  return "vperm2f128\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_4232 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18100 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] =
   GEN_INT (INTVAL (operands[3]) * GET_MODE_UNIT_SIZE (GET_MODE (operands[0])));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4233 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18100 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] =
   GEN_INT (INTVAL (operands[3]) * GET_MODE_UNIT_SIZE (GET_MODE (operands[0])));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4234 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18100 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] =
   GEN_INT (INTVAL (operands[3]) * GET_MODE_UNIT_SIZE (GET_MODE (operands[0])));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4235 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18100 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] =
   GEN_INT (INTVAL (operands[3]) * GET_MODE_UNIT_SIZE (GET_MODE (operands[0])));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4236 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18100 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] =
   GEN_INT (INTVAL (operands[3]) * GET_MODE_UNIT_SIZE (GET_MODE (operands[0])));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4237 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18100 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  operands[2] =
   GEN_INT (INTVAL (operands[3]) * GET_MODE_UNIT_SIZE (GET_MODE (operands[0])));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4238 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18183 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti64x2\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
  else
    return "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4239 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18183 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti64x2\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}";
  else
    return "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4240 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18183 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf64x2\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
  else
    return "vinsertf128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4241 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18183 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf64x2\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}";
  else
    return "vinsertf128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4242 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18203 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti64x2\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
  else
    return "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4243 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18203 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti64x2\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}";
  else
    return "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4244 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18203 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf64x2\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
  else
    return "vinsertf128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4245 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18203 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf64x2\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}";
  else
    return "vinsertf128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4246 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18224 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
  else
    return "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4247 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18224 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}";
  else
    return "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4248 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18224 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
  else
    return "vinsertf128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4249 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18224 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}";
  else
    return "vinsertf128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4250 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18245 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
  else
    return "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4251 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18245 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}";
  else
    return "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4252 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18245 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
  else
    return "vinsertf128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4253 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18245 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}";
  else
    return "vinsertf128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4331 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsert%~128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4332 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsert%~128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4333 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsert%~128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4334 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsert%~128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4335 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsertf128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4336 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsertf128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4337 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4338 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4339 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4340 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4341 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsertf64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4342 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18520 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsertf64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  return "vmovdqa\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  return "vmovdqa\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4408 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V2DImode != V2DImode)
    return "vpgatherqq\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqq\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4409 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V2DImode != V2DImode)
    return "vpgatherqq\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqq\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4410 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V2DFmode != V2DFmode)
    return "vgatherqpd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqpd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4411 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V2DFmode != V2DFmode)
    return "vgatherqpd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqpd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4412 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4DImode != V4DImode)
    return "vpgatherqq\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqq\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4413 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4DImode != V4DImode)
    return "vpgatherqq\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqq\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4414 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4DFmode != V4DFmode)
    return "vgatherqpd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqpd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4415 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4DFmode != V4DFmode)
    return "vgatherqpd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqpd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4416 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4SImode != V4SImode)
    return "vpgatherqd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4417 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4SImode != V4SImode)
    return "vpgatherqd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4418 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4SFmode != V4SFmode)
    return "vgatherqps\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqps\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4419 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4SFmode != V4SFmode)
    return "vgatherqps\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqps\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4420 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8SImode != V4SImode)
    return "vpgatherqd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4421 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8SImode != V4SImode)
    return "vpgatherqd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4422 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8SFmode != V4SFmode)
    return "vgatherqps\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqps\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4423 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18807 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8SFmode != V4SFmode)
    return "vgatherqps\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqps\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4504 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V16SImode != V8SImode)
    {
      if (64 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4505 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V16SImode != V8SImode)
    {
      if (64 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4506 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V16SFmode != V8SFmode)
    {
      if (64 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4507 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V16SFmode != V8SFmode)
    {
      if (64 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4508 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8DImode != V8DImode)
    {
      if (64 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4509 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8DImode != V8DImode)
    {
      if (64 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4510 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8DFmode != V8DFmode)
    {
      if (64 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4511 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8DFmode != V8DFmode)
    {
      if (64 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4512 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8SImode != V4SImode)
    {
      if (32 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4513 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8SImode != V4SImode)
    {
      if (32 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4514 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8SFmode != V4SFmode)
    {
      if (32 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4515 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V8SFmode != V4SFmode)
    {
      if (32 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4516 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4DImode != V4DImode)
    {
      if (32 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4517 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4DImode != V4DImode)
    {
      if (32 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4518 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4DFmode != V4DFmode)
    {
      if (32 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4519 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4DFmode != V4DFmode)
    {
      if (32 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4520 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4SImode != V4SImode)
    {
      if (16 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4521 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4SImode != V4SImode)
    {
      if (16 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4522 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4SFmode != V4SFmode)
    {
      if (16 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4523 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V4SFmode != V4SFmode)
    {
      if (16 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4524 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V2DImode != V2DImode)
    {
      if (16 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4525 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V2DImode != V2DImode)
    {
      if (16 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4526 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V2DFmode != V2DFmode)
    {
      if (16 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4527 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18972 "../../../src/gcc-6.2.0/gcc/config/i386/sse.md"
{
  if (V2DFmode != V2DFmode)
    {
      if (16 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%t0%{%1%}, %g5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %g5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4751 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 321 "../../../src/gcc-6.2.0/gcc/config/i386/sync.md"
{
  gcc_assert (find_regno_note (insn, REG_DEAD, FIRST_STACK_REG) != NULL_RTX);

  return "fistp%Z0\t%0";
}
}

static const char *
output_4759 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 483 "../../../src/gcc-6.2.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], QImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K3inc{b}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K3dec{b}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], QImode))
    return "lock{%;} %K3sub{b}\t{%1, %0|%0, %1}";

  return "lock{%;} %K3add{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4760 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 483 "../../../src/gcc-6.2.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], HImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K3inc{w}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K3dec{w}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], HImode))
    return "lock{%;} %K3sub{w}\t{%1, %0|%0, %1}";

  return "lock{%;} %K3add{w}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4761 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 483 "../../../src/gcc-6.2.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], SImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K3inc{l}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K3dec{l}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], SImode))
    return "lock{%;} %K3sub{l}\t{%1, %0|%0, %1}";

  return "lock{%;} %K3add{l}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4765 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 523 "../../../src/gcc-6.2.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], QImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2inc{b}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2dec{b}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], QImode))
    return "lock{%;} %K2sub{b}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2add{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4766 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 523 "../../../src/gcc-6.2.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], HImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2inc{w}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2dec{w}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], HImode))
    return "lock{%;} %K2sub{w}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2add{w}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4767 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 523 "../../../src/gcc-6.2.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], SImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2inc{l}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2dec{l}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], SImode))
    return "lock{%;} %K2sub{l}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2add{l}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4768 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 550 "../../../src/gcc-6.2.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], QImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2dec{b}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2inc{b}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], QImode))
    return "lock{%;} %K2add{b}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2sub{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4769 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 550 "../../../src/gcc-6.2.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], HImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2dec{w}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2inc{w}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], HImode))
    return "lock{%;} %K2add{w}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2sub{w}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4770 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 550 "../../../src/gcc-6.2.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], SImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2dec{l}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2inc{l}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], SImode))
    return "lock{%;} %K2add{l}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2sub{l}\t{%1, %0|%0, %1}";
}
}



static const struct insn_operand_data operand_data[] = 
{
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "q,?mq",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,?mr",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,?mr",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,?mr",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_x64nomem_operand,
    "Q,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_x64nomem_operand,
    "Qn,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "f,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "f,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "riF*o",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "ri*m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=X",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_no_elim_operand,
    "rn",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    push_operand,
    "=X",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_no_elim_operand,
    "rn",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    push_operand,
    "=<",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "re*m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "re*m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r*m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    pop_operand,
    ">",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r*m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    pop_operand,
    ">",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    push_operand,
    "=<",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    flags_reg_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    pop_operand,
    ">",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    pop_operand,
    ">",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "C,vm,v",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "C,vm,v",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=!r,o,v,v,m",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "riFo,re,C,vm,v",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,r,m,*y,*y,?*y,?m,?r,?*Ym,*v,*v,*v,m,m,?r,?r,?*Yi,?*Ym,?*Yi,*k,*k,*r,*m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "riFo,riF,Z,rem,i,re,C,*y,m,*y,*Yn,r,C,*v,m,*v,v,*Yj,*v,r,*Yj,*Yn,*r,*km,*k,*k",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,m,*y,*y,?rm,?*y,*v,*v,*v,m,?r,?r,?*Yi,*k,*rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "g,re,C,*y,*y,rm,C,*v,m,*v,*Yj,*v,r,*krm,*k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=k,k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "r,km",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,r,m,k,k,r,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,rn,rm,rn,r,km,k,k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=q,q,q,r,r,?r,m,k,k,r,m,k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "q,qn,qm,q,rn,qm,qn,r,k,k,k,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "a,rn",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "a,rn",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "a,re",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "a,re",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+q",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+q",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "+qm,q",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "+rm,r",
    HImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "+q",
    QImode,
    1,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r",
    HImode,
    1,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=R",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=R",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_x64nomem_operand,
    "=Q,?R,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "Q,Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "+Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_x64nomem_operand,
    "Qn,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "+Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_x64nomem_operand,
    "Qn,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "+Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Q",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    push_operand,
    "=<,<",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "x,*roF",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<,<,<,<",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "f,r,*r,oF",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<,<,<,<,<,<",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "f,r,*r,oF,rmF,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<,<,<",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "f,rmF,x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,x,m,?*r,!o",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "C,xm,x,*roF,*rC",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=f,m,f,?r,!o,?*r,!o,!o,!o,r,o",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "fm,f,G,roF,r,*roF,*r,F,C,roF,rF",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=Yf*f,m,Yf*f,?r,!o,?*r,!o,!o,?r,?m,?r,?r,v,v,v,m,*x,*x,*x,m,r,Yi,r,o,r,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "Yf*fm,Yf*f,G,roF,r,*roF,*r,F,rm,rC,C,F,C,v,m,v,C,*x,m,*x,Yj,r,roF,rF,rmF,rC",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=Yf*f,m,Yf*f,?r,?m,v,v,v,m,?r,?Yi,!*y,!*y,!m,!r,!*Ym,r,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "Yf*fm,Yf*f,G,rmF,rF,C,v,m,v,Yj,r,*y,m,*y,*Yn,r,rmF,rF",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "+f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    fp_register_operand,
    "+f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    fp_register_operand,
    "+f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    fp_register_operand,
    "+f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    fp_register_operand,
    "+f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,?r,?o,r,o,?*Ym,?!*y,?r,?r,?*Yi,?*x",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_zext_operand,
    "0,rm,r,rmWz,0,r,m,*Yj,*x,r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,?&q",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,?&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,?&q",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=&q",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=*A,r,?r,?*o",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,0,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=X,X,X,&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=*a,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "*0,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=*a,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "*0,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=f,m,v",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,f,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=f,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,f",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=f,m",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,f",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=f,m",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,f",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=fm,v",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "f,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=fm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,x,?f,?x,?*r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "f,xm,f,f,f",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,X,m,m,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?f,?x,?*r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "f,f,f,f",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m,m,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=m,?f,?x,?*r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f,f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m,m,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?f,?x,?*r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f,f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m,m,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&x,&x",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=x,&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "xm,xm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "m,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=&x,&x",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=x,&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "xm,xm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "m,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f,v,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f,v,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f,f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=x",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=x",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=x",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    address_no_seg_operand,
    "Ts",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "ronF,rnF",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "roe,re",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,r,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re,0,le",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,r,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re,0,le",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r,r,Yp",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r,Yp",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm,0,ln",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,q,q,r,r,Yp",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,q,0,r,Yp",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm,0,rn,0,ln",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "+qm,q",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=q,qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rmn,rn,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=q,q",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r,r",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rmn,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r,r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=qm",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=rm",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=rm",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "=Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "0,0",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_x64nomem_operand,
    "Qn,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "=Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "%0",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=q,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    sext_operand,
    "qmWe,qWe",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    sext_operand,
    "rmWe,rWe",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_sext_operand,
    "rmWe,rWe",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_sext_operand,
    "rmWe,rWe",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_immediate_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_immediate_operand,
    "n",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_immediate_operand,
    "e",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_immediate_operand,
    "e",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const248_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "ri",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const248_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,o",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "ronF,rnF",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "roe,re",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    sext_operand,
    "qWe,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    sext_operand,
    "rWe,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_sext_operand,
    "rWe,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_sext_operand,
    "rWe,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    DImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    DImode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "=q",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rmn",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%rm,rm,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "K,n,mr",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%rm,rm,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "K,e,mr",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%rm,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_sext_operand,
    "We,mr",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "mr",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "K,n",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "K,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_immediate_operand,
    "K,e",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "K,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=d",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=d",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%d",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%d,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%a",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=1",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&d",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=d",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%!*a,q,qm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "n,n,qn,n",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%!*a,q,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "n,n,qn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%!*a,r,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "n,n,rn",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%!*a,r,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "e,e,re",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_x64nomem_operand,
    "Q,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "=k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "=k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "=k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "=k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    mask_reg_operand,
    "k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_szext_general_operand,
    "Z,re,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r,Ya,!k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,qm,k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm,L,k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r,Ya,!k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,qm,k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm,L,k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,q,r,!k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,0,k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qmn,rn,k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "+qm,q",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qmn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,&r,!k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,0,k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,r,k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,&r,!k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,0,k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,r,k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=q,qm,*r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn,n",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=q,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rmn,rn",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "+q,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "qmn,qn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "=Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "0",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "=Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "0,0",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_x64nomem_operand,
    "Q,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re,k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,k",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,k",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re,k",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,!k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "<g>,r<i>,k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=q,m,r,!k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,0,k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn,rn,k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "+q,m",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,!k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,!k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,!k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,!k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "+q,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "=Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "0",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=ro",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=ro",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,f,!r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,0,0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,0,X,X",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x,f,!r",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,0,0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,0,X,X",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,!r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    absneg_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,!r",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    absneg_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,!r",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    absneg_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,0",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    TFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xmC",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xmC",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xmC",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=x,x,x,x,x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "x,0,0,x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1,1,x,1,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "X,xm,xm,0,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,xm,1,xm,1",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=x,x,x,x,x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "x,0,0,x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1,1,x,1,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "X,xm,xm,0,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,xm,1,xm,1",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,x,x",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=x,x,x,x,x",
    TFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "x,0,0,x,x",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1,1,x,1,x",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "X,xm,xm,0,0",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,xm,1,xm,1",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,k",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,k",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,!k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,r,!k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0,k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&r,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_pm1_operand,
    "n,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "Jc,Jc",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "+r*m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "Ic",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,l,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI,M,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,l,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cJ,M,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,Yp",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,l",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI,M",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=qm,r,Yp",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0,l",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI,cI,M",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "+qm",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_1_to_63_operand,
    "J",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=q",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_1_to_63_operand,
    "J",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "Jc",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=*d,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "*a,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cJ,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI,I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cJ,J",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "rN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=q",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ix86_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "+qm",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    ix86_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,xm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,xm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPUmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPUmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPUmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    indirect_branch_operand,
    "rBw",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    indirect_branch_operand,
    "rBw",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    indirect_branch_operand,
    "rBw",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    indirect_branch_operand,
    "rBw",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    call_insn_operand,
    "lBwBz",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    call_insn_operand,
    "rBwBz",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    GOT_memory_operand,
    "Bg",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_no_elim_operand,
    "U",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    GOT32_symbol_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    sibcall_insn_operand,
    "UBsBz",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    sibcall_insn_operand,
    "UBsBz",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    call_insn_operand,
    "lmBz",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    sibcall_insn_operand,
    "UBsBz",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    sibcall_insn_operand,
    "UBsBz",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    BLKmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&q",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r,r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "r,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "N",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "N",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,m,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "+Q,r",
    HImode,
    1,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=Q",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&Q",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=Q",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    constant_call_address_operand,
    "Bz",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=d",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    constant_call_address_operand,
    "Bz",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=d",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    constant_call_address_operand,
    "Bz",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=d",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_modbase_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f,x,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,xm,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,x,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,xm,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f,f,x,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_mixssei387nonimm_operand,
    "0,fm,0,v",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,0,xm,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f,x,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_mixssei387nonimm_operand,
    "0,fm,0,v",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,0,xm,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,fm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,fm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f,0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_operand,
    "F",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_operand,
    "F",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_operand,
    "F",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=2",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "u",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=2",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "u",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=2",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=2",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=2",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "2",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "2",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "2",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "2",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&c",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=r,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "rm,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "rm,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "r,0",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    fcmov_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f,0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f,f,&r,&r,r,r",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    fcmov_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "f,0,rm,0,rm,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,f,0,rm,0,rm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f,f,r,r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    fcmov_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "f,0,rm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,f,0,rm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,v",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,v",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_nonmemory_operand,
    "re,le",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_nonmemory_operand,
    "re,le",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    address_operand,
    "p",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    address_operand,
    "p",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    CCZmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    CCZmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    CCZmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    CCZmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=a,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_base_operand,
    "Tb",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    bnd_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=w",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_base_operand,
    "Tb",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    bnd_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,m",
    BND32mode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "wm,w",
    BND32mode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,m",
    BND64mode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "wm,w",
    BND64mode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "w",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    address_no_seg_operand,
    "Ts",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    bnd_mem_operator,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "w",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    address_no_seg_operand,
    "Ts",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    bnd_mem_operator,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=w",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "Ti",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    bnd_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=w",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "Ti",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    bnd_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    address_mpx_no_index_operand,
    "Ti",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    bnd_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    bnd_mem_operator,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    address_mpx_no_index_operand,
    "Ti",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    bnd_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    bnd_mem_operator,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    symbol_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,m,?!y,!y,?!y,m,r,?!Ym,v,v,v,m,*x,*x,*x,m,r,Yi,!Ym,*Yi",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rCo,rC,C,rm,rC,C,!y,m,?!y,?!Yn,r,C,v,m,v,C,*x,m,*x,Yj,r,*Yj,!Yn",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,m,?!y,!y,?!y,m,r,?!Ym,v,v,v,m,*x,*x,*x,m,r,Yi,!Ym,*Yi",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rCo,rC,C,rm,rC,C,!y,m,?!y,?!Yn,r,C,v,m,v,C,*x,m,*x,Yj,r,*Yj,!Yn",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,m,?!y,!y,?!y,m,r,?!Ym,v,v,v,m,*x,*x,*x,m,r,Yi,!Ym,*Yi",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rCo,rC,C,rm,rC,C,!y,m,?!y,?!Yn,r,C,v,m,v,C,*x,m,*x,Yj,r,*Yj,!Yn",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,m,?!y,!y,?!y,m,r,?!Ym,v,v,v,m,*x,*x,*x,m,r,Yi,!Ym,*Yi",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rCo,rC,C,rm,rC,C,!y,m,?!y,?!Yn,r,C,v,m,v,C,*x,m,*x,Yj,r,*Yj,!Yn",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,m,?!y,!y,?!y,m,r,?!Ym,v,v,v,m,*x,*x,*x,m,r,Yi,!Ym,*Yi",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rCo,rC,C,rm,rC,C,!y,m,?!y,?!Yn,r,C,v,m,v,C,*x,m,*x,Yj,r,*Yj,!Yn",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y,y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym,0",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,rm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "ym,C",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m,y,m,f,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x,ym,y,m,m",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=y,x,x,y,x,f,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,x,o,o,o,o",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "yN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "yN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "yN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "ym,C",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m,y,m,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x,ym,y,m",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=y,x,x,y,x,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,x,o,o,o",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    emms_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V4TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V4TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V2TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V2TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V1TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V1TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "BC,vm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=?x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&x,X",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C,C,C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C,C,C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C,C,C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C,C,C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C,C,C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C,C,C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,m,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "y,m",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,m,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,x,x,x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,0,x,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,o,o,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,x,x,x,o",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,0,x,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,m,m,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=m,x,x",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,o",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,x,x,x,o",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,0,x,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "m,m,x,x,x",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,x,x",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,x,x,x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,0,x,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,m,m,x",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x,Yr,*x,x,x,*y,*y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,0,x,0,0,x,m,0,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "Yr,*x,x,m,m,m,C,*ym,C",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,*y,*y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,m,0,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_0_operand,
    "x,C,*y,C",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,0,x",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,x,m,m",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=Yr,*v,v,Yi,x,x,v,Yr,*x,x,m,m,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "C,C,C,C,C,0,v,0,0,x,0,0,0",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "Yr,*v,m,r,m,x,v,*rm,*rm,*rm,!x,!*re,!*fF",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=Yr,*v,v,Yi,x,x,v,Yr,*x,x,m,m,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "C,C,C,C,C,0,v,0,0,x,0,0,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "Yr,*v,m,r,m,x,v,*rm,*rm,*rm,!x,!*re,!*fF",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*xm,xm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*xm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,m,f,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x,m,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,rm,x,x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "n,n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,*r,f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "o,o,o",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,vm",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,vm",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,m",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,m",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "k",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "k",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=xm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=xm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,x,x,x,x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,o,o,o,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,1,0,x,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "1,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,1",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,x,x,x,x,o",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,m,0,x,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,1,m,m,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_19_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_19_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_20_to_23_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_20_to_23_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_24_to_27_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_24_to_27_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_28_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_28_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_9_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_10_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_5_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_13_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_6_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_14_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_5_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_6_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=m,x,x,x,*f,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,0,x,o,o,o",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,x,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,o",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,x,x,*f,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,m,m,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,x,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,x,x,x,o,o,o",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,0,x,0,0,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "m,m,x,x,x,*f,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,x,x,x,x,x,x,x,m,m,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "C,0,x,0,x,x,o,o,0,0,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "m,m,m,x,x,0,0,x,x,*f,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,x,x,x,m,x,x,x,o",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,0,x,0,x,o,o,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,m,m,x,0,0,x,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,xm,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,x,v,x,x,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,x,v,m,m,0,x,m,0,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "x,x,v,1,1,m,m,C,x,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V12QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V14QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V12QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V6HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,vN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,vN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,vN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN,vN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN,vN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN,vN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN,vN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "vN,N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "vN,N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4TImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2TImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V1TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V1TImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,x",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,r,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,r,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,r,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,Yi,x,x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_0_operand,
    "C,C,C,0,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,r,m,x,x",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_sse4nonimm_operand,
    "=r,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_sse4nonimm_operand,
    "=r,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "o",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "o",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,r,x,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "mYj,x,xm,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,Yr,*x,x",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,0,0,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "o,o",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,m,x,x,x,x,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,0,x,x,o,o",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,x,Yr,*x,x,x,*y,*y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,0,x,0,0,x,rm,0,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rm,rm,rm,Yr,*x,x,C,*ym,C",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,*y,x,x,*y,*y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,rm,rm,0,m,0,*rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_0_operand,
    "x,C,C,x,C,*y,C",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x,x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,0,0,x",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,x,x,m,m",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,x,Yi,x,!x,x,x,x,x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,0,x,r,xm,*y,0,x,0,0,x",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "*rm,rm,rm,C,C,C,x,x,x,m,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4TImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4TImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2TImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2TImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m,m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    avx2_pblendw_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yr,*x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yr,*x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c,c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yz,Yz",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a,a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "d,d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yz",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c,c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a,a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "d,d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=Yz,Yz,X,X",
    V16QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,X,c,c",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "x,x,x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a,a,a,a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "d,d,d,d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n,n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c,c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yz,Yz",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yz",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c,c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=Yz,Yz,X,X",
    V16QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,X,c,c",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "x,x,x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_63_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_int_operator,
    "",
    V16QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_int_operator,
    "",
    V8HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_int_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_int_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_uns_operator,
    "",
    V16QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_uns_operator,
    "",
    V8HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_uns_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_uns_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vzeroall_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,x,m,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,m,x,v,?x",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,m,x,v,?x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,m,x,v,?x",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,m,x,v,?x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,o,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    avx_vbroadcast_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "C,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,o,?x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    avx_vbroadcast_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "C,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,o,?x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    avx_vbroadcast_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "C,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,xf,xf",
    DFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "qn",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "rn",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_nonmemory_operand,
    "re",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m,m,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,xf,xf",
    DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "q",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=q",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "0",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=q",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "qn",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "rn",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "re",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonmemory_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonmemory_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cmp_fp_expander_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    cmp_fp_expander_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cmp_fp_expander_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    cmp_fp_expander_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cmp_fp_expander_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    cmp_fp_expander_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cmp_fp_expander_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    cmp_fp_expander_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    CDImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    CDImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_szext_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_szext_general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    shiftdi_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    ashldi_input_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftdi_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    shiftdi_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    indirect_branch_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    constant_call_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    constant_call_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
     register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_base_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_base_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    address_no_seg_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    address_no_seg_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V1TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V1TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
};


#if GCC_VERSION >= 2007
__extension__
#endif

const struct insn_data_d insn_data[] = 
{
  /* <internal>:0 */
  {
    "*placeholder_for_nothing",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1246 */
  {
    "*cmpqi_ccno_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1 },
#else
    { 0, output_1, 0 },
#endif
    { 0 },
    &operand_data[1],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1246 */
  {
    "*cmphi_ccno_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2 },
#else
    { 0, output_2, 0 },
#endif
    { 0 },
    &operand_data[3],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1246 */
  {
    "*cmpsi_ccno_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3 },
#else
    { 0, output_3, 0 },
#endif
    { 0 },
    &operand_data[5],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1246 */
  {
    "*cmpdi_ccno_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4 },
#else
    { 0, output_4, 0 },
#endif
    { 0 },
    &operand_data[7],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1259 */
  {
    "*cmpqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1259 */
  {
    "*cmphi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[11],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1259 */
  {
    "*cmpsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[13],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1259 */
  {
    "*cmpdi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{q}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[15],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1268 */
  {
    "*cmpqi_minus_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1268 */
  {
    "*cmphi_minus_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[11],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1268 */
  {
    "*cmpsi_minus_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[13],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1268 */
  {
    "*cmpdi_minus_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{q}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[15],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1279 */
  {
    "*cmpqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{b}\t{%h1, %0|%0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[17],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1294 */
  {
    "*cmpqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{b}\t%h0, %h0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[19],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1319 */
  {
    "*cmpqi_ext_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{b}\t{%1, %h0|%h0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[21],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1335 */
  {
    "*cmpqi_ext_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{b}\t{%h1, %h0|%h0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[23],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1458 */
  {
    "*cmpsf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_17 },
#else
    { 0, 0, output_17 },
#endif
    { 0 },
    &operand_data[25],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1458 */
  {
    "*cmpdf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_18 },
#else
    { 0, 0, output_18 },
#endif
    { 0 },
    &operand_data[28],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1458 */
  {
    "*cmpxf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_19 },
#else
    { 0, 0, output_19 },
#endif
    { 0 },
    &operand_data[31],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1471 */
  {
    "*cmpsf_0_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[25],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1471 */
  {
    "*cmpdf_0_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[28],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1471 */
  {
    "*cmpxf_0_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[31],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1491 */
  {
    "*cmpxf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_23 },
#else
    { 0, 0, output_23 },
#endif
    { 0 },
    &operand_data[34],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1504 */
  {
    "*cmpxf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[34],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1524 */
  {
    "*cmpsf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_25 },
#else
    { 0, 0, output_25 },
#endif
    { 0 },
    &operand_data[37],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1524 */
  {
    "*cmpdf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_26 },
#else
    { 0, 0, output_26 },
#endif
    { 0 },
    &operand_data[40],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1537 */
  {
    "*cmpsf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[37],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1537 */
  {
    "*cmpdf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[40],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1557 */
  {
    "*cmpusf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_29 },
#else
    { 0, 0, output_29 },
#endif
    { 0 },
    &operand_data[43],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1557 */
  {
    "*cmpudf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_30 },
#else
    { 0, 0, output_30 },
#endif
    { 0 },
    &operand_data[46],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1557 */
  {
    "*cmpuxf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_31 },
#else
    { 0, 0, output_31 },
#endif
    { 0 },
    &operand_data[34],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1570 */
  {
    "*cmpusf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[43],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1570 */
  {
    "*cmpudf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[46],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1570 */
  {
    "*cmpuxf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[34],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1590 */
  {
    "*cmpsf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_35 },
#else
    { 0, 0, output_35 },
#endif
    { 0 },
    &operand_data[49],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1590 */
  {
    "*cmpdf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_36 },
#else
    { 0, 0, output_36 },
#endif
    { 0 },
    &operand_data[53],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1590 */
  {
    "*cmpxf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_37 },
#else
    { 0, 0, output_37 },
#endif
    { 0 },
    &operand_data[57],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1590 */
  {
    "*cmpsf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_38 },
#else
    { 0, 0, output_38 },
#endif
    { 0 },
    &operand_data[61],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1590 */
  {
    "*cmpdf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_39 },
#else
    { 0, 0, output_39 },
#endif
    { 0 },
    &operand_data[65],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1590 */
  {
    "*cmpxf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_40 },
#else
    { 0, 0, output_40 },
#endif
    { 0 },
    &operand_data[69],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1607 */
  {
    "*cmpsf_hi_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[49],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1607 */
  {
    "*cmpdf_hi_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[53],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1607 */
  {
    "*cmpxf_hi_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[57],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1607 */
  {
    "*cmpsf_si_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[61],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1607 */
  {
    "*cmpdf_si_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[65],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1607 */
  {
    "*cmpxf_si_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[69],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1636 */
  {
    "x86_fnstsw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnstsw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_fnstsw_1 },
    &operand_data[25],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1648 */
  {
    "x86_sahf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_48 },
#else
    { 0, 0, output_48 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_sahf_1 },
    &operand_data[73],
    1,
    1,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1674 */
  {
    "*cmpisf_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_49 },
#else
    { 0, 0, output_49 },
#endif
    { 0 },
    &operand_data[74],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1674 */
  {
    "*cmpidf_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_50 },
#else
    { 0, 0, output_50 },
#endif
    { 0 },
    &operand_data[76],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1674 */
  {
    "*cmpiusf_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_51 },
#else
    { 0, 0, output_51 },
#endif
    { 0 },
    &operand_data[74],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1674 */
  {
    "*cmpiudf_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_52 },
#else
    { 0, 0, output_52 },
#endif
    { 0 },
    &operand_data[76],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1703 */
  {
    "*cmpisf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_53 },
#else
    { 0, 0, output_53 },
#endif
    { 0 },
    &operand_data[44],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1703 */
  {
    "*cmpidf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_54 },
#else
    { 0, 0, output_54 },
#endif
    { 0 },
    &operand_data[47],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1703 */
  {
    "*cmpixf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_55 },
#else
    { 0, 0, output_55 },
#endif
    { 0 },
    &operand_data[35],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1703 */
  {
    "*cmpiusf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_56 },
#else
    { 0, 0, output_56 },
#endif
    { 0 },
    &operand_data[44],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1703 */
  {
    "*cmpiudf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_57 },
#else
    { 0, 0, output_57 },
#endif
    { 0 },
    &operand_data[47],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1703 */
  {
    "*cmpiuxf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_58 },
#else
    { 0, 0, output_58 },
#endif
    { 0 },
    &operand_data[35],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1721 */
  {
    "*pushdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[78],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1803 */
  {
    "*pushsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "push{l}\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[80],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1824 */
  {
    "*pushqi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "push{l}\t%k1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[82],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1824 */
  {
    "*pushhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "push{l}\t%k1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[84],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1832 */
  {
    "*pushsi2_prologue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "push{l}\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[86],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1832 */
  {
    "*pushdi2_prologue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "push{q}\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[88],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1841 */
  {
    "*popsi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop{l}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[90],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1841 */
  {
    "*popdi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop{q}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[92],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1849 */
  {
    "*popsi1_epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop{l}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[90],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1849 */
  {
    "*popdi1_epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop{q}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[92],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1858 */
  {
    "*pushflsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pushf{l}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[94],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1858 */
  {
    "*pushfldi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pushf{q}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[96],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1866 */
  {
    "*popflsi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "popf{l}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[98],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1866 */
  {
    "*popfldi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "popf{q}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[100],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1957 */
  {
    "*movsi_xor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{l}\t%k0, %k0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[102],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1968 */
  {
    "*movsi_or",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[104],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1979 */
  {
    "*movxi_internal_avx512f",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_75 },
#else
    { 0, 0, output_75 },
#endif
    { 0 },
    &operand_data[106],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2003 */
  {
    "*movoi_internal_avx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_76 },
#else
    { 0, 0, output_76 },
#endif
    { 0 },
    &operand_data[108],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2052 */
  {
    "*movti_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_77 },
#else
    { 0, 0, output_77 },
#endif
    { 0 },
    &operand_data[110],
    2,
    2,
    0,
    5,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2126 */
  {
    "*movdi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_78 },
#else
    { 0, 0, output_78 },
#endif
    { 0 },
    &operand_data[112],
    2,
    2,
    0,
    26,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2313 */
  {
    "*movsi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_79 },
#else
    { 0, 0, output_79 },
#endif
    { 0 },
    &operand_data[114],
    2,
    2,
    0,
    15,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2442 */
  {
    "kmovw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_80 },
#else
    { 0, output_80, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kmovw },
    &operand_data[116],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2456 */
  {
    "*movhi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_81 },
#else
    { 0, 0, output_81 },
#endif
    { 0 },
    &operand_data[118],
    2,
    2,
    0,
    8,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2530 */
  {
    "*movqi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_82 },
#else
    { 0, 0, output_82 },
#endif
    { 0 },
    &operand_data[120],
    2,
    2,
    0,
    12,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2615 */
  {
    "*movabsqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_83 },
#else
    { 0, 0, output_83 },
#endif
    { 0 },
    &operand_data[122],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2615 */
  {
    "*movabshi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_84 },
#else
    { 0, 0, output_84 },
#endif
    { 0 },
    &operand_data[124],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2615 */
  {
    "*movabssi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_85 },
#else
    { 0, 0, output_85 },
#endif
    { 0 },
    &operand_data[126],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2615 */
  {
    "*movabsdi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_86 },
#else
    { 0, 0, output_86 },
#endif
    { 0 },
    &operand_data[128],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2639 */
  {
    "*movabsqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_87 },
#else
    { 0, 0, output_87 },
#endif
    { 0 },
    &operand_data[130],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2639 */
  {
    "*movabshi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_88 },
#else
    { 0, 0, output_88 },
#endif
    { 0 },
    &operand_data[132],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2639 */
  {
    "*movabssi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_89 },
#else
    { 0, 0, output_89 },
#endif
    { 0 },
    &operand_data[134],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2639 */
  {
    "*movabsdi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_90 },
#else
    { 0, 0, output_90 },
#endif
    { 0 },
    &operand_data[136],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2663 */
  {
    "*swapsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xchg{l}\t%1, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[138],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2677 */
  {
    "*swapqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xchg{l}\t%k1, %k0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[140],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2677 */
  {
    "*swaphi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xchg{l}\t%k1, %k0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[142],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2693 */
  {
    "*swapqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xchg{b}\t%1, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[144],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2693 */
  {
    "*swaphi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xchg{w}\t%1, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[142],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2720 */
  {
    "*movstrictqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[146],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2720 */
  {
    "*movstricthi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[148],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2730 */
  {
    "*movstrictqi_xor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[150],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2730 */
  {
    "*movstricthi_xor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{w}\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[152],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2756 */
  {
    "*extvhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs{bl|x}\t{%h1, %k0|%k0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[154],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2756 */
  {
    "*extvsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs{bl|x}\t{%h1, %k0|%k0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[156],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2766 */
  {
    "*extvqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_102 },
#else
    { 0, 0, output_102 },
#endif
    { 0 },
    &operand_data[158],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2811 */
  {
    "*extzvhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movz{bl|x}\t{%h1, %k0|%k0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[154],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2811 */
  {
    "*extzvsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movz{bl|x}\t{%h1, %k0|%k0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[156],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2821 */
  {
    "*extzvqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_105 },
#else
    { 0, 0, output_105 },
#endif
    { 0 },
    &operand_data[158],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2879 */
  {
    "insvhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_106 },
#else
    { 0, 0, output_106 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insvhi_1 },
    &operand_data[160],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2879 */
  {
    "insvsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_107 },
#else
    { 0, 0, output_107 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insvsi_1 },
    &operand_data[162],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2894 */
  {
    "*insvqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{b}\t{%h1, %h0|%h0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[164],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2907 */
  {
    "*pushtf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_109 },
#else
    { 0, 0, output_109 },
#endif
    { 0 },
    &operand_data[166],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2932 */
  {
    "*pushxf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_110 },
#else
    { 0, 0, output_110 },
#endif
    { 0 },
    &operand_data[168],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2967 */
  {
    "*pushdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_111 },
#else
    { 0, 0, output_111 },
#endif
    { 0 },
    &operand_data[170],
    2,
    2,
    0,
    6,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3013 */
  {
    "*pushsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_112 },
#else
    { 0, 0, output_112 },
#endif
    { 0 },
    &operand_data[172],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3087 */
  {
    "*movtf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_113 },
#else
    { 0, 0, output_113 },
#endif
    { 0 },
    &operand_data[174],
    2,
    2,
    0,
    5,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3164 */
  {
    "*movxf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_114 },
#else
    { 0, 0, output_114 },
#endif
    { 0 },
    &operand_data[176],
    2,
    2,
    0,
    11,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3237 */
  {
    "*movdf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_115 },
#else
    { 0, 0, output_115 },
#endif
    { 0 },
    &operand_data[178],
    2,
    2,
    0,
    26,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3439 */
  {
    "*movsf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_116 },
#else
    { 0, 0, output_116 },
#endif
    { 0 },
    &operand_data[180],
    2,
    2,
    0,
    18,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3631 */
  {
    "swapxf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_117 },
#else
    { 0, 0, output_117 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_swapxf },
    &operand_data[182],
    2,
    2,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3646 */
  {
    "*swapsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_118 },
#else
    { 0, 0, output_118 },
#endif
    { 0 },
    &operand_data[184],
    2,
    2,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3646 */
  {
    "*swapdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_119 },
#else
    { 0, 0, output_119 },
#endif
    { 0 },
    &operand_data[186],
    2,
    2,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3667 */
  {
    "*zero_extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_120 },
#else
    { 0, 0, output_120 },
#endif
    { 0 },
    &operand_data[188],
    2,
    2,
    0,
    11,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3796 */
  {
    "zero_extendqisi2_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqisi2_and },
    &operand_data[190],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3796 */
  {
    "zero_extendhisi2_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendhisi2_and },
    &operand_data[192],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3822 */
  {
    "*zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movz{bl|x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[194],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3822 */
  {
    "*zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movz{wl|x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[196],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3844 */
  {
    "zero_extendqihi2_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqihi2_and },
    &operand_data[198],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3870 */
  {
    "*zero_extendqihi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movz{bl|x}\t{%1, %k0|%k0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[200],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3878 */
  {
    "*zextqi_doubleword_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[202],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3878 */
  {
    "*zexthi_doubleword_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[204],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3896 */
  {
    "*zextqi_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[206],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3896 */
  {
    "*zexthi_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[208],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3907 */
  {
    "*zextsi_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[210],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3943 */
  {
    "extendsidi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsidi2_1 },
    &operand_data[212],
    2,
    3,
    0,
    4,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4059 */
  {
    "extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_133 },
#else
    { 0, 0, output_133 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhisi2 },
    &operand_data[215],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4117 */
  {
    "extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs{bl|x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendqisi2 },
    &operand_data[194],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4134 */
  {
    "extendqihi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_135 },
#else
    { 0, 0, output_135 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendqihi2 },
    &operand_data[217],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4272 */
  {
    "*extendsfdf2_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_136 },
#else
    { 0, 0, output_136 },
#endif
    { 0 },
    &operand_data[219],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4300 */
  {
    "*extendsfdf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_137 },
#else
    { 0, 0, output_137 },
#endif
    { 0 },
    &operand_data[221],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4328 */
  {
    "*extendsfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_138 },
#else
    { 0, 0, output_138 },
#endif
    { 0 },
    &operand_data[223],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4328 */
  {
    "*extenddfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_139 },
#else
    { 0, 0, output_139 },
#endif
    { 0 },
    &operand_data[225],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4430 */
  {
    "*truncdfsf_fast_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_140 },
#else
    { 0, 0, output_140 },
#endif
    { 0 },
    &operand_data[227],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4456 */
  {
    "*truncdfsf_fast_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_141 },
#else
    { 0, 0, output_141 },
#endif
    { 0 },
    &operand_data[229],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4465 */
  {
    "*truncdfsf_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_142 },
#else
    { 0, 0, output_142 },
#endif
    { 0 },
    &operand_data[231],
    3,
    3,
    0,
    5,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4489 */
  {
    "*truncdfsf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_143 },
#else
    { 0, 0, output_143 },
#endif
    { 0 },
    &operand_data[234],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4509 */
  {
    "*truncdfsf2_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_144 },
#else
    { 0, 0, output_144 },
#endif
    { 0 },
    &operand_data[237],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4551 */
  {
    "*truncxfsf2_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_145 },
#else
    { 0, 0, output_145 },
#endif
    { 0 },
    &operand_data[239],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4565 */
  {
    "*truncxfdf2_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_146 },
#else
    { 0, 0, output_146 },
#endif
    { 0 },
    &operand_data[242],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4580 */
  {
    "truncxfsf2_i387_noop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_147 },
#else
    { 0, 0, output_147 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfsf2_i387_noop },
    &operand_data[245],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4580 */
  {
    "truncxfdf2_i387_noop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_148 },
#else
    { 0, 0, output_148 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfdf2_i387_noop },
    &operand_data[247],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4589 */
  {
    "*truncxfsf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_149 },
#else
    { 0, 0, output_149 },
#endif
    { 0 },
    &operand_data[249],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4589 */
  {
    "*truncxfdf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_150 },
#else
    { 0, 0, output_150 },
#endif
    { 0 },
    &operand_data[251],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4731 */
  {
    "*fixuns_truncsf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[253],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4731 */
  {
    "*fixuns_truncdf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[258],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4761 */
  {
    "fix_truncsfsi_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttss2si\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsfsi_sse },
    &operand_data[263],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4761 */
  {
    "fix_truncdfsi_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttsd2si\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdfsi_sse },
    &operand_data[265],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4790 */
  {
    "fix_trunchi_fisttp_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchi_fisttp_i387_1 },
    &operand_data[267],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4790 */
  {
    "fix_truncsi_fisttp_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsi_fisttp_i387_1 },
    &operand_data[269],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4790 */
  {
    "fix_truncdi_fisttp_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdi_fisttp_i387_1 },
    &operand_data[271],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4817 */
  {
    "fix_trunchi_i387_fisttp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_158 },
#else
    { 0, 0, output_158 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchi_i387_fisttp },
    &operand_data[273],
    2,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4817 */
  {
    "fix_truncsi_i387_fisttp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_159 },
#else
    { 0, 0, output_159 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsi_i387_fisttp },
    &operand_data[276],
    2,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4817 */
  {
    "fix_truncdi_i387_fisttp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_160 },
#else
    { 0, 0, output_160 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdi_i387_fisttp },
    &operand_data[279],
    2,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4830 */
  {
    "fix_trunchi_i387_fisttp_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchi_i387_fisttp_with_temp },
    &operand_data[282],
    3,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4830 */
  {
    "fix_truncsi_i387_fisttp_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsi_i387_fisttp_with_temp },
    &operand_data[286],
    3,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4830 */
  {
    "fix_truncdi_i387_fisttp_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdi_i387_fisttp_with_temp },
    &operand_data[290],
    3,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4868 */
  {
    "*fix_trunchi_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[267],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4868 */
  {
    "*fix_truncsi_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[269],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4868 */
  {
    "*fix_truncdi_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[271],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4901 */
  {
    "fix_truncdi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_167 },
#else
    { 0, 0, output_167 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdi_i387 },
    &operand_data[294],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4915 */
  {
    "fix_truncdi_i387_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdi_i387_with_temp },
    &operand_data[299],
    5,
    6,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4957 */
  {
    "fix_trunchi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_169 },
#else
    { 0, 0, output_169 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchi_i387 },
    &operand_data[305],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4957 */
  {
    "fix_truncsi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_170 },
#else
    { 0, 0, output_170 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsi_i387 },
    &operand_data[309],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4970 */
  {
    "fix_trunchi_i387_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchi_i387_with_temp },
    &operand_data[313],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4970 */
  {
    "fix_truncsi_i387_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsi_i387_with_temp },
    &operand_data[318],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5007 */
  {
    "x86_fnstcw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnstcw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_fnstcw_1 },
    &operand_data[273],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5018 */
  {
    "x86_fldcw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_fldcw_1 },
    &operand_data[51],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5037 */
  {
    "floathisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floathisf2 },
    &operand_data[323],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5037 */
  {
    "floathidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floathidf2 },
    &operand_data[325],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5037 */
  {
    "floathixf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floathixf2 },
    &operand_data[327],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5049 */
  {
    "floatsixf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsixf2 },
    &operand_data[329],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5049 */
  {
    "floatdixf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatdixf2 },
    &operand_data[331],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5084 */
  {
    "*floatsisf2_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_180 },
#else
    { 0, output_180, 0 },
#endif
    { 0 },
    &operand_data[333],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5084 */
  {
    "*floatsidf2_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_181 },
#else
    { 0, output_181, 0 },
#endif
    { 0 },
    &operand_data[335],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5120 */
  {
    "*floatsisf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[337],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5120 */
  {
    "*floatsidf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[339],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5120 */
  {
    "*floatdisf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[341],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5120 */
  {
    "*floatdidf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[343],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5245 */
  {
    "floatdisf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatdisf2_i387_with_xmm },
    &operand_data[345],
    3,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5245 */
  {
    "floatdidf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatdidf2_i387_with_xmm },
    &operand_data[350],
    3,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5245 */
  {
    "floatdixf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatdixf2_i387_with_xmm },
    &operand_data[355],
    3,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5314 */
  {
    "*floatunssisf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[360],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5314 */
  {
    "*floatunssidf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[364],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5314 */
  {
    "*floatunssixf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[368],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5375 */
  {
    "*leasi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_192 },
#else
    { 0, 0, output_192 },
#endif
    { 0 },
    &operand_data[372],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5430 */
  {
    "*adddi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[374],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5430 */
  {
    "*addti3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[377],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5461 */
  {
    "*addsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_195 },
#else
    { 0, 0, output_195 },
#endif
    { 0 },
    &operand_data[380],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5461 */
  {
    "*adddi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_196 },
#else
    { 0, 0, output_196 },
#endif
    { 0 },
    &operand_data[383],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5565 */
  {
    "*addhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_197 },
#else
    { 0, 0, output_197 },
#endif
    { 0 },
    &operand_data[386],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5615 */
  {
    "*addqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_198 },
#else
    { 0, 0, output_198 },
#endif
    { 0 },
    &operand_data[389],
    3,
    3,
    0,
    6,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5673 */
  {
    "*addqi_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_199 },
#else
    { 0, 0, output_199 },
#endif
    { 0 },
    &operand_data[392],
    2,
    2,
    1,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5772 */
  {
    "*addqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_200 },
#else
    { 0, 0, output_200 },
#endif
    { 0 },
    &operand_data[394],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5772 */
  {
    "*addhi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_201 },
#else
    { 0, 0, output_201 },
#endif
    { 0 },
    &operand_data[397],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5772 */
  {
    "*addsi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_202 },
#else
    { 0, 0, output_202 },
#endif
    { 0 },
    &operand_data[400],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5772 */
  {
    "*adddi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_203 },
#else
    { 0, 0, output_203 },
#endif
    { 0 },
    &operand_data[403],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5861 */
  {
    "*addqi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_204 },
#else
    { 0, 0, output_204 },
#endif
    { 0 },
    &operand_data[406],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5861 */
  {
    "*addhi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_205 },
#else
    { 0, 0, output_205 },
#endif
    { 0 },
    &operand_data[409],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5861 */
  {
    "*addsi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_206 },
#else
    { 0, 0, output_206 },
#endif
    { 0 },
    &operand_data[412],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5861 */
  {
    "*adddi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_207 },
#else
    { 0, 0, output_207 },
#endif
    { 0 },
    &operand_data[415],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5998 */
  {
    "*addqi_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_208 },
#else
    { 0, 0, output_208 },
#endif
    { 0 },
    &operand_data[418],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5998 */
  {
    "*addhi_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_209 },
#else
    { 0, 0, output_209 },
#endif
    { 0 },
    &operand_data[421],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5998 */
  {
    "*addsi_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_210 },
#else
    { 0, 0, output_210 },
#endif
    { 0 },
    &operand_data[424],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6035 */
  {
    "*addqi_5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_211 },
#else
    { 0, 0, output_211 },
#endif
    { 0 },
    &operand_data[406],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6035 */
  {
    "*addhi_5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_212 },
#else
    { 0, 0, output_212 },
#endif
    { 0 },
    &operand_data[409],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6035 */
  {
    "*addsi_5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_213 },
#else
    { 0, 0, output_213 },
#endif
    { 0 },
    &operand_data[412],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6035 */
  {
    "*adddi_5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_214 },
#else
    { 0, 0, output_214 },
#endif
    { 0 },
    &operand_data[415],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6079 */
  {
    "addqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_215 },
#else
    { 0, 0, output_215 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqi_ext_1 },
    &operand_data[427],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6115 */
  {
    "*addqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%h2, %h0|%h0, %h2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[430],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6160 */
  {
    "*addvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[433],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6160 */
  {
    "*addvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[436],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6160 */
  {
    "*addvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[439],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6160 */
  {
    "*addvdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[442],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6177 */
  {
    "*addvqi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[445],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6177 */
  {
    "*addvhi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[449],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6177 */
  {
    "*addvsi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[453],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6177 */
  {
    "*addvdi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6221 */
  {
    "*lea_general_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[461],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6253 */
  {
    "*lea_general_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[465],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6283 */
  {
    "*lea_general_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[469],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6318 */
  {
    "*lea_general_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[474],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6318 */
  {
    "*lea_general_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[474],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6369 */
  {
    "*subdi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[478],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6369 */
  {
    "*subti3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[481],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6398 */
  {
    "*subqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[484],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6398 */
  {
    "*subhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[487],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6398 */
  {
    "*subsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[490],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6398 */
  {
    "*subdi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[493],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6420 */
  {
    "*subqi_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[392],
    2,
    2,
    1,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6431 */
  {
    "*subqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[484],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6431 */
  {
    "*subhi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[487],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6431 */
  {
    "*subsi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[490],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6431 */
  {
    "*subdi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[493],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6488 */
  {
    "*subvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[496],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6488 */
  {
    "*subvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[499],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6488 */
  {
    "*subvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[502],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6488 */
  {
    "*subvdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[505],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6505 */
  {
    "*subvqi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[445],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6505 */
  {
    "*subvhi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[449],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6505 */
  {
    "*subvsi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[453],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6505 */
  {
    "*subvdi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6544 */
  {
    "*subqi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[484],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6544 */
  {
    "*subhi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[487],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6544 */
  {
    "*subsi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[490],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6544 */
  {
    "*subdi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[493],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6572 */
  {
    "addqi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqi3_carry },
    &operand_data[508],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6572 */
  {
    "addhi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addhi3_carry },
    &operand_data[513],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6572 */
  {
    "addsi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_carry },
    &operand_data[518],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6572 */
  {
    "adddi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adddi3_carry },
    &operand_data[523],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6606 */
  {
    "addcarrysi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addcarrysi },
    &operand_data[528],
    5,
    5,
    5,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6606 */
  {
    "addcarrydi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addcarrydi },
    &operand_data[533],
    5,
    5,
    5,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6628 */
  {
    "subqi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subqi3_carry },
    &operand_data[538],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6628 */
  {
    "subhi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subhi3_carry },
    &operand_data[543],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6628 */
  {
    "subsi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3_carry },
    &operand_data[548],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6628 */
  {
    "subdi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subdi3_carry },
    &operand_data[553],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6661 */
  {
    "subborrowsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subborrowsi },
    &operand_data[558],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6661 */
  {
    "subborrowdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subborrowdi },
    &operand_data[563],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6694 */
  {
    "*addqi3_cconly_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[568],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6694 */
  {
    "*addhi3_cconly_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[571],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6694 */
  {
    "*addsi3_cconly_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[574],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6707 */
  {
    "*addqi3_cconly_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[568],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6707 */
  {
    "*addhi3_cconly_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[571],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6707 */
  {
    "*addsi3_cconly_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[574],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6720 */
  {
    "*addqi3_cc_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[508],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6720 */
  {
    "*addhi3_cc_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[513],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6720 */
  {
    "*addsi3_cc_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[518],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6720 */
  {
    "*adddi3_cc_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[523],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6734 */
  {
    "*addqi3_cc_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[508],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6734 */
  {
    "*addhi3_cc_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[513],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6734 */
  {
    "*addsi3_cc_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[518],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6734 */
  {
    "*adddi3_cc_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[523],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6830 */
  {
    "*mulhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_279 },
#else
    { 0, output_279, 0 },
#endif
    { 0 },
    &operand_data[577],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6830 */
  {
    "*mulsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_280 },
#else
    { 0, output_280, 0 },
#endif
    { 0 },
    &operand_data[580],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6901 */
  {
    "*mulqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[583],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6944 */
  {
    "*mulvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_282 },
#else
    { 0, output_282, 0 },
#endif
    { 0 },
    &operand_data[586],
    3,
    3,
    4,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6978 */
  {
    "*mulvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[589],
    3,
    3,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6998 */
  {
    "*mulvhi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{w}\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[592],
    4,
    4,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6998 */
  {
    "*mulvsi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{l}\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[596],
    4,
    4,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7068 */
  {
    "*umulvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{w}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[600],
    3,
    4,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7068 */
  {
    "*umulvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{l}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[604],
    3,
    4,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7113 */
  {
    "*mulvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[583],
    3,
    3,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7113 */
  {
    "*umulvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[583],
    3,
    3,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7156 */
  {
    "*bmi2_umulsidi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mulx\t{%3, %0, %1|%1, %0, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[608],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7174 */
  {
    "*umulsidi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_291 },
#else
    { 0, output_291, 0 },
#endif
    { 0 },
    &operand_data[613],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7225 */
  {
    "*mulsidi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{l}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[616],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7245 */
  {
    "*mulqihi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[619],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7245 */
  {
    "*umulqihi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[619],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7306 */
  {
    "*smulsi3_highpart_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{l}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[622],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7306 */
  {
    "*umulsi3_highpart_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{l}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[622],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7435 */
  {
    "divmodsi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divmodsi4_1 },
    &operand_data[626],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7470 */
  {
    "*divmodhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[630],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7470 */
  {
    "*divmodsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[626],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7505 */
  {
    "*divmodhi4_noext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "idiv{w}\t%3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[634],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7505 */
  {
    "*divmodsi4_noext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "idiv{l}\t%3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[639],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7561 */
  {
    "divmodhiqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "idiv{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divmodhiqi3 },
    &operand_data[644],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7608 */
  {
    "udivmodsi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivmodsi4_1 },
    &operand_data[626],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7630 */
  {
    "*udivmodhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[630],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7630 */
  {
    "*udivmodsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[626],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7653 */
  {
    "*udivmodsi4_pow2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[647],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7677 */
  {
    "*udivmodhi4_noext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "div{w}\t%3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[634],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7677 */
  {
    "*udivmodsi4_noext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "div{l}\t%3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[639],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7728 */
  {
    "udivmodhiqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "div{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivmodhiqi3 },
    &operand_data[644],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7811 */
  {
    "*testqi_1_maybe_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_310 },
#else
    { 0, 0, output_310 },
#endif
    { 0 },
    &operand_data[651],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7836 */
  {
    "*testqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[653],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7836 */
  {
    "*testhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[655],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7836 */
  {
    "*testsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[657],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7862 */
  {
    "*testqi_ext_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{b}\t{%1, %h0|%h0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[659],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7880 */
  {
    "*testqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{b}\t{%1, %h0|%h0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[661],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7897 */
  {
    "*testqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{b}\t{%h1, %h0|%h0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[23],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7916 */
  {
    "*testqi_ext_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[663],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7916 */
  {
    "*testqi_ext_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[663],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7916 */
  {
    "*testqi_ext_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[663],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*kandqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_320 },
#else
    { 0, 0, output_320 },
#endif
    { 0 },
    &operand_data[666],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*korqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_321 },
#else
    { 0, 0, output_321 },
#endif
    { 0 },
    &operand_data[666],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*kxorqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_322 },
#else
    { 0, 0, output_322 },
#endif
    { 0 },
    &operand_data[666],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*kandhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_323 },
#else
    { 0, 0, output_323 },
#endif
    { 0 },
    &operand_data[669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*korhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_324 },
#else
    { 0, 0, output_324 },
#endif
    { 0 },
    &operand_data[669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*kxorhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_325 },
#else
    { 0, 0, output_325 },
#endif
    { 0 },
    &operand_data[669],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*kandsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_326 },
#else
    { 0, 0, output_326 },
#endif
    { 0 },
    &operand_data[672],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*korsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_327 },
#else
    { 0, 0, output_327 },
#endif
    { 0 },
    &operand_data[672],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*kxorsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_328 },
#else
    { 0, 0, output_328 },
#endif
    { 0 },
    &operand_data[672],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*kanddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_329 },
#else
    { 0, 0, output_329 },
#endif
    { 0 },
    &operand_data[675],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*kordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_330 },
#else
    { 0, 0, output_330 },
#endif
    { 0 },
    &operand_data[675],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8052 */
  {
    "*kxordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_331 },
#else
    { 0, 0, output_331 },
#endif
    { 0 },
    &operand_data[675],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8152 */
  {
    "*anddi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[678],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8184 */
  {
    "*andsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_333 },
#else
    { 0, 0, output_333 },
#endif
    { 0 },
    &operand_data[681],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8227 */
  {
    "*andhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_334 },
#else
    { 0, 0, output_334 },
#endif
    { 0 },
    &operand_data[684],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8258 */
  {
    "*andqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_335 },
#else
    { 0, 0, output_335 },
#endif
    { 0 },
    &operand_data[687],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8282 */
  {
    "*andqi_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[690],
    2,
    2,
    1,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8293 */
  {
    "kandnqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_337 },
#else
    { 0, 0, output_337 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kandnqi },
    &operand_data[692],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8293 */
  {
    "kandnhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_338 },
#else
    { 0, 0, output_338 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kandnhi },
    &operand_data[695],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8462 */
  {
    "*andqi_2_maybe_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_339 },
#else
    { 0, 0, output_339 },
#endif
    { 0 },
    &operand_data[698],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8486 */
  {
    "*andqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[701],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8486 */
  {
    "*andhi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[704],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8486 */
  {
    "*andsi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[707],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8515 */
  {
    "*andqi_2_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[710],
    2,
    2,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8533 */
  {
    "andqi_ext_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andqi_ext_0 },
    &operand_data[712],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8553 */
  {
    "*andqi_ext_0_cc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[712],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8579 */
  {
    "*andqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[715],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8598 */
  {
    "*andqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%h2, %h0|%h0, %h2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[430],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8677 */
  {
    "*iorsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_348 },
#else
    { 0, output_348, 0 },
#endif
    { 0 },
    &operand_data[718],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8677 */
  {
    "*xorsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_349 },
#else
    { 0, output_349, 0 },
#endif
    { 0 },
    &operand_data[718],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8677 */
  {
    "*iordi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_350 },
#else
    { 0, output_350, 0 },
#endif
    { 0 },
    &operand_data[721],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8677 */
  {
    "*xordi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_351 },
#else
    { 0, output_351, 0 },
#endif
    { 0 },
    &operand_data[721],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8691 */
  {
    "*iordi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[678],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8691 */
  {
    "*xordi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[678],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8733 */
  {
    "*andndi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[724],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8750 */
  {
    "*iorhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_355 },
#else
    { 0, output_355, 0 },
#endif
    { 0 },
    &operand_data[727],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8750 */
  {
    "*xorhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_356 },
#else
    { 0, output_356, 0 },
#endif
    { 0 },
    &operand_data[727],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8765 */
  {
    "*iorqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_357 },
#else
    { 0, output_357, 0 },
#endif
    { 0 },
    &operand_data[730],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8765 */
  {
    "*xorqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_358 },
#else
    { 0, output_358, 0 },
#endif
    { 0 },
    &operand_data[730],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8802 */
  {
    "*iorqi_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[733],
    2,
    2,
    1,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8802 */
  {
    "*xorqi_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[733],
    2,
    2,
    1,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8813 */
  {
    "*iorqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[701],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8813 */
  {
    "*xorqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[701],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8813 */
  {
    "*iorhi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[704],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8813 */
  {
    "*xorhi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[704],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8813 */
  {
    "*iorsi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[707],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8813 */
  {
    "*xorsi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[707],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8813 */
  {
    "*iordi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[735],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8813 */
  {
    "*xordi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[735],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8827 */
  {
    "kxnorqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_369 },
#else
    { 0, 0, output_369 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxnorqi },
    &operand_data[738],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8827 */
  {
    "kxnorhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_370 },
#else
    { 0, 0, output_370 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxnorhi },
    &operand_data[741],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8844 */
  {
    "kxnorsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_371 },
#else
    { 0, output_371, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxnorsi },
    &operand_data[744],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8844 */
  {
    "kxnordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_372 },
#else
    { 0, output_372, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxnordi },
    &operand_data[747],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8876 */
  {
    "kortestzhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kortestw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kortestzhi },
    &operand_data[750],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8889 */
  {
    "kortestchi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kortestw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kortestchi },
    &operand_data[750],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8902 */
  {
    "kunpckhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kunpckbw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kunpckhi },
    &operand_data[752],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8915 */
  {
    "kunpcksi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kunpckwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kunpcksi },
    &operand_data[755],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8926 */
  {
    "kunpckdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kunpckdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kunpckdi },
    &operand_data[758],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8966 */
  {
    "*iorqi_2_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[761],
    2,
    2,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8966 */
  {
    "*xorqi_2_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[761],
    2,
    2,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8980 */
  {
    "*iorqi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[568],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8980 */
  {
    "*xorqi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[568],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8980 */
  {
    "*iorhi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[571],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8980 */
  {
    "*xorhi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[571],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8980 */
  {
    "*iorsi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[574],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8980 */
  {
    "*xorsi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[574],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8980 */
  {
    "*iordi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[763],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8980 */
  {
    "*xordi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[763],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8993 */
  {
    "*iorqi_ext_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[712],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8993 */
  {
    "*xorqi_ext_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[712],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9011 */
  {
    "*iorqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[715],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9011 */
  {
    "*xorqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[715],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9030 */
  {
    "*iorqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%h2, %h0|%h0, %h2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[766],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9030 */
  {
    "*xorqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%h2, %h0|%h0, %h2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[766],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9111 */
  {
    "*xorqi_cc_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[427],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9145 */
  {
    "*negdi2_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[769],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9145 */
  {
    "*negti2_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[771],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9168 */
  {
    "*negqi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{b}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[445],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9168 */
  {
    "*neghi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{w}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[449],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9168 */
  {
    "*negsi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{l}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[453],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9168 */
  {
    "*negdi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{q}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9194 */
  {
    "*negqi2_cmpz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{b}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[445],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9194 */
  {
    "*neghi2_cmpz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{w}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[449],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9194 */
  {
    "*negsi2_cmpz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{l}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[453],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9194 */
  {
    "*negdi2_cmpz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{q}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9242 */
  {
    "*negvqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{b}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[773],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9242 */
  {
    "*negvhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{w}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[776],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9242 */
  {
    "*negvsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{l}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[779],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9242 */
  {
    "*negvdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{q}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[782],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9262 */
  {
    "*absnegsf2_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[785],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9262 */
  {
    "*absnegdf2_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[789],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9276 */
  {
    "*absnegsf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[793],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9276 */
  {
    "*absnegdf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[797],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9276 */
  {
    "*absnegxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[801],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9291 */
  {
    "*absnegtf2_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[805],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9425 */
  {
    "*abssf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[809],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9425 */
  {
    "*negsf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[809],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9425 */
  {
    "*absdf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[811],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9425 */
  {
    "*negdf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[811],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9425 */
  {
    "*absxf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9425 */
  {
    "*negxf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9435 */
  {
    "*absextendsfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[815],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9435 */
  {
    "*negextendsfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[815],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9444 */
  {
    "*absextendsfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[817],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9444 */
  {
    "*negextendsfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[817],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9453 */
  {
    "*absextenddfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9453 */
  {
    "*negextenddfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9475 */
  {
    "copysignsf3_const",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignsf3_const },
    &operand_data[821],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9475 */
  {
    "copysigndf3_const",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigndf3_const },
    &operand_data[825],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9475 */
  {
    "copysigntf3_const",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigntf3_const },
    &operand_data[829],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9489 */
  {
    "copysignsf3_var",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignsf3_var },
    &operand_data[833],
    6,
    6,
    0,
    5,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9489 */
  {
    "copysigndf3_var",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigndf3_var },
    &operand_data[839],
    6,
    6,
    0,
    5,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9489 */
  {
    "copysigntf3_var",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigntf3_var },
    &operand_data[845],
    6,
    6,
    0,
    5,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9525 */
  {
    "*one_cmplsi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_433 },
#else
    { 0, output_433, 0 },
#endif
    { 0 },
    &operand_data[851],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9525 */
  {
    "*one_cmpldi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_434 },
#else
    { 0, output_434, 0 },
#endif
    { 0 },
    &operand_data[853],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9537 */
  {
    "*one_cmplhi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_435 },
#else
    { 0, output_435, 0 },
#endif
    { 0 },
    &operand_data[855],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9550 */
  {
    "*one_cmplqi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_436 },
#else
    { 0, 0, output_436 },
#endif
    { 0 },
    &operand_data[857],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9584 */
  {
    "*one_cmplqi2_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[445],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9584 */
  {
    "*one_cmplhi2_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[449],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9584 */
  {
    "*one_cmplsi2_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[453],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9584 */
  {
    "*one_cmpldi2_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9661 */
  {
    "*shiftlqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftlb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[859],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9661 */
  {
    "*shiftrqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftrb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[859],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9661 */
  {
    "*shiftlhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftlw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[862],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9661 */
  {
    "*shiftrhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftrw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[862],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9661 */
  {
    "*shiftlsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftld\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[865],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9661 */
  {
    "*shiftrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftrd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[865],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9661 */
  {
    "*shiftldi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftlq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[868],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9661 */
  {
    "*shiftrdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftrq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[868],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9677 */
  {
    "*ashldi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[871],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9727 */
  {
    "x86_shld",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shld{l}\t{%s2%1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_shld },
    &operand_data[874],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9790 */
  {
    "*ashlsi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_451 },
#else
    { 0, 0, output_451 },
#endif
    { 0 },
    &operand_data[877],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9790 */
  {
    "*ashldi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_452 },
#else
    { 0, 0, output_452 },
#endif
    { 0 },
    &operand_data[881],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9808 */
  {
    "*bmi2_ashlsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shlx\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9817 */
  {
    "*ashlsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_454 },
#else
    { 0, 0, output_454 },
#endif
    { 0 },
    &operand_data[888],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9817 */
  {
    "*ashldi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_455 },
#else
    { 0, 0, output_455 },
#endif
    { 0 },
    &operand_data[891],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9947 */
  {
    "*ashlhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_456 },
#else
    { 0, 0, output_456 },
#endif
    { 0 },
    &operand_data[894],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9992 */
  {
    "*ashlqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_457 },
#else
    { 0, 0, output_457 },
#endif
    { 0 },
    &operand_data[897],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10049 */
  {
    "*ashlqi3_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_458 },
#else
    { 0, 0, output_458 },
#endif
    { 0 },
    &operand_data[900],
    2,
    2,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10140 */
  {
    "*ashlqi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_459 },
#else
    { 0, 0, output_459 },
#endif
    { 0 },
    &operand_data[902],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10140 */
  {
    "*ashlhi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_460 },
#else
    { 0, 0, output_460 },
#endif
    { 0 },
    &operand_data[905],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10140 */
  {
    "*ashlsi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_461 },
#else
    { 0, 0, output_461 },
#endif
    { 0 },
    &operand_data[908],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10140 */
  {
    "*ashldi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_462 },
#else
    { 0, 0, output_462 },
#endif
    { 0 },
    &operand_data[911],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10236 */
  {
    "*ashlqi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_463 },
#else
    { 0, 0, output_463 },
#endif
    { 0 },
    &operand_data[914],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10236 */
  {
    "*ashlhi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_464 },
#else
    { 0, 0, output_464 },
#endif
    { 0 },
    &operand_data[917],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10236 */
  {
    "*ashlsi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_465 },
#else
    { 0, 0, output_465 },
#endif
    { 0 },
    &operand_data[920],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10236 */
  {
    "*ashldi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_466 },
#else
    { 0, 0, output_466 },
#endif
    { 0 },
    &operand_data[923],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10292 */
  {
    "*lshrsi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_467 },
#else
    { 0, 0, output_467 },
#endif
    { 0 },
    &operand_data[877],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10292 */
  {
    "*ashrsi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_468 },
#else
    { 0, 0, output_468 },
#endif
    { 0 },
    &operand_data[877],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10292 */
  {
    "*lshrdi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_469 },
#else
    { 0, 0, output_469 },
#endif
    { 0 },
    &operand_data[881],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10292 */
  {
    "*ashrdi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_470 },
#else
    { 0, 0, output_470 },
#endif
    { 0 },
    &operand_data[881],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10310 */
  {
    "*lshrdi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[926],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10310 */
  {
    "*ashrdi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[926],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10354 */
  {
    "x86_shrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shrd{l}\t{%s2%1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_shrd },
    &operand_data[874],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10388 */
  {
    "ashrsi3_cvt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_474 },
#else
    { 0, output_474, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrsi3_cvt },
    &operand_data[929],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10452 */
  {
    "*bmi2_lshrsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shrx\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10452 */
  {
    "*bmi2_ashrsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sarx\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10461 */
  {
    "*lshrsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_477 },
#else
    { 0, 0, output_477 },
#endif
    { 0 },
    &operand_data[932],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10461 */
  {
    "*ashrsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_478 },
#else
    { 0, 0, output_478 },
#endif
    { 0 },
    &operand_data[932],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10461 */
  {
    "*lshrdi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_479 },
#else
    { 0, 0, output_479 },
#endif
    { 0 },
    &operand_data[935],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10461 */
  {
    "*ashrdi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_480 },
#else
    { 0, 0, output_480 },
#endif
    { 0 },
    &operand_data[935],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10558 */
  {
    "*lshrqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_481 },
#else
    { 0, 0, output_481 },
#endif
    { 0 },
    &operand_data[938],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10558 */
  {
    "*ashrqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_482 },
#else
    { 0, 0, output_482 },
#endif
    { 0 },
    &operand_data[938],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10558 */
  {
    "*lshrhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_483 },
#else
    { 0, 0, output_483 },
#endif
    { 0 },
    &operand_data[941],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10558 */
  {
    "*ashrhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_484 },
#else
    { 0, 0, output_484 },
#endif
    { 0 },
    &operand_data[941],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10582 */
  {
    "*lshrqi3_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_485 },
#else
    { 0, 0, output_485 },
#endif
    { 0 },
    &operand_data[900],
    2,
    2,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10582 */
  {
    "*ashrqi3_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_486 },
#else
    { 0, 0, output_486 },
#endif
    { 0 },
    &operand_data[900],
    2,
    2,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10611 */
  {
    "*lshrqi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_487 },
#else
    { 0, 0, output_487 },
#endif
    { 0 },
    &operand_data[902],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10611 */
  {
    "*ashrqi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_488 },
#else
    { 0, 0, output_488 },
#endif
    { 0 },
    &operand_data[902],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10611 */
  {
    "*lshrhi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_489 },
#else
    { 0, 0, output_489 },
#endif
    { 0 },
    &operand_data[905],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10611 */
  {
    "*ashrhi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_490 },
#else
    { 0, 0, output_490 },
#endif
    { 0 },
    &operand_data[905],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10611 */
  {
    "*lshrsi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_491 },
#else
    { 0, 0, output_491 },
#endif
    { 0 },
    &operand_data[908],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10611 */
  {
    "*ashrsi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_492 },
#else
    { 0, 0, output_492 },
#endif
    { 0 },
    &operand_data[908],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10611 */
  {
    "*lshrdi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_493 },
#else
    { 0, 0, output_493 },
#endif
    { 0 },
    &operand_data[911],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10611 */
  {
    "*ashrdi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_494 },
#else
    { 0, 0, output_494 },
#endif
    { 0 },
    &operand_data[911],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10675 */
  {
    "*lshrqi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_495 },
#else
    { 0, 0, output_495 },
#endif
    { 0 },
    &operand_data[914],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10675 */
  {
    "*ashrqi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_496 },
#else
    { 0, 0, output_496 },
#endif
    { 0 },
    &operand_data[914],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10675 */
  {
    "*lshrhi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_497 },
#else
    { 0, 0, output_497 },
#endif
    { 0 },
    &operand_data[917],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10675 */
  {
    "*ashrhi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_498 },
#else
    { 0, 0, output_498 },
#endif
    { 0 },
    &operand_data[917],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10675 */
  {
    "*lshrsi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_499 },
#else
    { 0, 0, output_499 },
#endif
    { 0 },
    &operand_data[920],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10675 */
  {
    "*ashrsi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_500 },
#else
    { 0, 0, output_500 },
#endif
    { 0 },
    &operand_data[920],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10675 */
  {
    "*lshrdi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_501 },
#else
    { 0, 0, output_501 },
#endif
    { 0 },
    &operand_data[923],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10675 */
  {
    "*ashrdi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_502 },
#else
    { 0, 0, output_502 },
#endif
    { 0 },
    &operand_data[923],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10747 */
  {
    "*rotlsi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_503 },
#else
    { 0, 0, output_503 },
#endif
    { 0 },
    &operand_data[877],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10747 */
  {
    "*rotrsi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_504 },
#else
    { 0, 0, output_504 },
#endif
    { 0 },
    &operand_data[877],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10747 */
  {
    "*rotldi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_505 },
#else
    { 0, 0, output_505 },
#endif
    { 0 },
    &operand_data[881],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10747 */
  {
    "*rotrdi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_506 },
#else
    { 0, 0, output_506 },
#endif
    { 0 },
    &operand_data[881],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10768 */
  {
    "ix86_rotldi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ix86_rotldi3_doubleword },
    &operand_data[944],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10796 */
  {
    "ix86_rotrdi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ix86_rotrdi3_doubleword },
    &operand_data[944],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10824 */
  {
    "*bmi2_rorxsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rorx\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[948],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10833 */
  {
    "*rotlsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_510 },
#else
    { 0, 0, output_510 },
#endif
    { 0 },
    &operand_data[951],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10833 */
  {
    "*rotrsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_511 },
#else
    { 0, 0, output_511 },
#endif
    { 0 },
    &operand_data[951],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10833 */
  {
    "*rotldi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_512 },
#else
    { 0, 0, output_512 },
#endif
    { 0 },
    &operand_data[954],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10833 */
  {
    "*rotrdi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_513 },
#else
    { 0, 0, output_513 },
#endif
    { 0 },
    &operand_data[954],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10957 */
  {
    "*rotlqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_514 },
#else
    { 0, 0, output_514 },
#endif
    { 0 },
    &operand_data[938],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10957 */
  {
    "*rotrqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_515 },
#else
    { 0, 0, output_515 },
#endif
    { 0 },
    &operand_data[938],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10957 */
  {
    "*rotlhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_516 },
#else
    { 0, 0, output_516 },
#endif
    { 0 },
    &operand_data[941],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10957 */
  {
    "*rotrhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_517 },
#else
    { 0, 0, output_517 },
#endif
    { 0 },
    &operand_data[941],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10980 */
  {
    "*rotlqi3_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_518 },
#else
    { 0, 0, output_518 },
#endif
    { 0 },
    &operand_data[900],
    2,
    2,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10980 */
  {
    "*rotrqi3_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_519 },
#else
    { 0, 0, output_519 },
#endif
    { 0 },
    &operand_data[900],
    2,
    2,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11145 */
  {
    "*btsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_520 },
#else
    { 0, 0, output_520 },
#endif
    { 0 },
    &operand_data[957],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11176 */
  {
    "*jcc_btsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[959],
    4,
    4,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11176 */
  {
    "*jcc_btdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[963],
    4,
    4,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11212 */
  {
    "*jcc_btsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[967],
    4,
    4,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11212 */
  {
    "*jcc_btdi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[971],
    4,
    4,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11246 */
  {
    "*jcc_btsi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[975],
    5,
    5,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11246 */
  {
    "*jcc_btdi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[980],
    5,
    5,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11300 */
  {
    "*setcc_si_1_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[985],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11318 */
  {
    "*setcc_si_1_movzbl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[985],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11334 */
  {
    "*setcc_qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "set%C1\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[987],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11343 */
  {
    "*setcc_qi_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "set%C1\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[989],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11429 */
  {
    "setcc_sf_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_531 },
#else
    { 0, output_531, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_setcc_sf_sse },
    &operand_data[991],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11429 */
  {
    "setcc_df_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_532 },
#else
    { 0, output_532, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_setcc_df_sse },
    &operand_data[995],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11447 */
  {
    "*jcc_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!%+j%C1\t%l0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[999],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11467 */
  {
    "*jcc_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!%+j%c1\t%l0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[999],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11540 */
  {
    "*jccsf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1001],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11540 */
  {
    "*jccdf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1006],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11540 */
  {
    "*jccxf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1011],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11553 */
  {
    "*jccsf_0_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1001],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11553 */
  {
    "*jccdf_0_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1006],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11553 */
  {
    "*jccxf_0_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1011],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11566 */
  {
    "*jccxf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1016],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11579 */
  {
    "*jccxf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1016],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11592 */
  {
    "*jccsf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1021],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11592 */
  {
    "*jccdf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1026],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11605 */
  {
    "*jccsf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1021],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11605 */
  {
    "*jccdf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1026],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11618 */
  {
    "*jccusf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1031],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11618 */
  {
    "*jccudf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11618 */
  {
    "*jccuxf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1041],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11631 */
  {
    "*jccusf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1031],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11631 */
  {
    "*jccudf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1036],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11631 */
  {
    "*jccuxf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1041],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11686 */
  {
    "*jccsf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1046],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11686 */
  {
    "*jccdf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1052],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11686 */
  {
    "*jccxf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1058],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11686 */
  {
    "*jccsf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1064],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11686 */
  {
    "*jccdf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1070],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11686 */
  {
    "*jccxf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1076],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11703 */
  {
    "*jccsf_hi_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1046],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11703 */
  {
    "*jccdf_hi_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1052],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11703 */
  {
    "*jccxf_hi_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1058],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11703 */
  {
    "*jccsf_si_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1064],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11703 */
  {
    "*jccdf_si_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1070],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11703 */
  {
    "*jccxf_si_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1076],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11744 */
  {
    "jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!jmp\t%l0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_jump },
    &operand_data[795],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11769 */
  {
    "*indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!jmp\t%A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1082],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11769 */
  {
    "*indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!jmp\t%A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1083],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11818 */
  {
    "*tablejump_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!jmp\t%A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1084],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11818 */
  {
    "*tablejump_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!jmp\t%A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1086],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11951 */
  {
    "*call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_570 },
#else
    { 0, 0, output_570 },
#endif
    { 0 },
    &operand_data[1088],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11951 */
  {
    "*call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_571 },
#else
    { 0, 0, output_571 },
#endif
    { 0 },
    &operand_data[1090],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11959 */
  {
    "*call_got_x32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_572 },
#else
    { 0, 0, output_572 },
#endif
    { 0 },
    &operand_data[1092],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11969 */
  {
    "*sibcall_GOT_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_573 },
#else
    { 0, 0, output_573 },
#endif
    { 0 },
    &operand_data[1094],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11983 */
  {
    "*sibcall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_574 },
#else
    { 0, 0, output_574 },
#endif
    { 0 },
    &operand_data[1097],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11983 */
  {
    "*sibcall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_575 },
#else
    { 0, 0, output_575 },
#endif
    { 0 },
    &operand_data[1099],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11990 */
  {
    "*sibcall_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_576 },
#else
    { 0, 0, output_576 },
#endif
    { 0 },
    &operand_data[1101],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11990 */
  {
    "*sibcall_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_577 },
#else
    { 0, 0, output_577 },
#endif
    { 0 },
    &operand_data[1103],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12037 */
  {
    "*call_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_578 },
#else
    { 0, 0, output_578 },
#endif
    { 0 },
    &operand_data[1105],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12047 */
  {
    "*sibcall_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_579 },
#else
    { 0, 0, output_579 },
#endif
    { 0 },
    &operand_data[1108],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12057 */
  {
    "*sibcall_pop_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_580 },
#else
    { 0, 0, output_580 },
#endif
    { 0 },
    &operand_data[1111],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12141 */
  {
    "*call_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_581 },
#else
    { 0, 0, output_581 },
#endif
    { 0 },
    &operand_data[1087],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12141 */
  {
    "*call_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_582 },
#else
    { 0, 0, output_582 },
#endif
    { 0 },
    &operand_data[1089],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12150 */
  {
    "*call_value_got_x32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_583 },
#else
    { 0, 0, output_583 },
#endif
    { 0 },
    &operand_data[1091],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12162 */
  {
    "*sibcall_value_GOT_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_584 },
#else
    { 0, 0, output_584 },
#endif
    { 0 },
    &operand_data[1093],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12177 */
  {
    "*sibcall_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_585 },
#else
    { 0, 0, output_585 },
#endif
    { 0 },
    &operand_data[1096],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12177 */
  {
    "*sibcall_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_586 },
#else
    { 0, 0, output_586 },
#endif
    { 0 },
    &operand_data[1098],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12185 */
  {
    "*sibcall_value_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_587 },
#else
    { 0, 0, output_587 },
#endif
    { 0 },
    &operand_data[1100],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12185 */
  {
    "*sibcall_value_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_588 },
#else
    { 0, 0, output_588 },
#endif
    { 0 },
    &operand_data[1102],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12238 */
  {
    "*call_value_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_589 },
#else
    { 0, 0, output_589 },
#endif
    { 0 },
    &operand_data[1104],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12249 */
  {
    "*sibcall_value_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_590 },
#else
    { 0, 0, output_590 },
#endif
    { 0 },
    &operand_data[1114],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12260 */
  {
    "*sibcall_value_pop_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_591 },
#else
    { 0, 0, output_591 },
#endif
    { 0 },
    &operand_data[1118],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12364 */
  {
    "blockage",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_blockage },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12381 */
  {
    "*memory_blockage",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1122],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12390 */
  {
    "prologue_use",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prologue_use },
    &operand_data[795],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12432 */
  {
    "simple_return_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!ret",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return_internal },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12445 */
  {
    "simple_return_internal_long",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_596 },
#else
    { 0, 0, output_596 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return_internal_long },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12461 */
  {
    "simple_return_pop_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!ret\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return_pop_internal },
    &operand_data[105],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12472 */
  {
    "simple_return_indirect_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!jmp\t%A0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return_indirect_internal },
    &operand_data[875],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12481 */
  {
    "nop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "nop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nop },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12490 */
  {
    "nops",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_600 },
#else
    { 0, 0, output_600 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nops },
    &operand_data[978],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12512 */
  {
    "pad",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_601 },
#else
    { 0, 0, output_601 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pad },
    &operand_data[795],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12544 */
  {
    "*set_got",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_602 },
#else
    { 0, 0, output_602 },
#endif
    { 0 },
    &operand_data[102],
    1,
    1,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12565 */
  {
    "*set_got_labelled",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_603 },
#else
    { 0, 0, output_603 },
#endif
    { 0 },
    &operand_data[1123],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12594 */
  {
    "set_got_offset_rex64",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movabs{q}\t{$_GLOBAL_OFFSET_TABLE_-%l1, %0|%0, OFFSET FLAT:_GLOBAL_OFFSET_TABLE_-%l1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_set_got_offset_rex64 },
    &operand_data[1125],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12635 */
  {
    "eh_return_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eh_return_internal },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12643 */
  {
    "leave",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "leave",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_leave },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12671 */
  {
    "split_stack_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_607 },
#else
    { 0, 0, output_607 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_split_stack_return },
    &operand_data[105],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12749 */
  {
    "ffssi2_no_cmove",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ffssi2_no_cmove },
    &operand_data[1127],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12778 */
  {
    "*tzcntsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tzcnt{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12792 */
  {
    "*bsfsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bsf{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12816 */
  {
    "*ctzsi2_falsedep_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12816 */
  {
    "*ctzdi2_falsedep_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1130],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12835 */
  {
    "*ctzsi2_falsedep",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_613 },
#else
    { 0, 0, output_613 },
#endif
    { 0 },
    &operand_data[1132],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12857 */
  {
    "*ctzhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_614 },
#else
    { 0, 0, output_614 },
#endif
    { 0 },
    &operand_data[1135],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12857 */
  {
    "*ctzsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_615 },
#else
    { 0, 0, output_615 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12912 */
  {
    "*clzsi2_lzcnt_falsedep_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12912 */
  {
    "*clzdi2_lzcnt_falsedep_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1130],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12931 */
  {
    "*clzsi2_lzcnt_falsedep",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lzcnt{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1132],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12944 */
  {
    "*clzhi2_lzcnt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lzcnt{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1135],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12944 */
  {
    "*clzsi2_lzcnt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lzcnt{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12955 */
  {
    "*bmi_andn_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "andn\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1137],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12967 */
  {
    "*bmi_andn_si_ccno",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "andn\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1140],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12967 */
  {
    "*bmi_andn_di_ccno",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "andn\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1143],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12981 */
  {
    "bmi_bextr_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bextr\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bmi_bextr_si },
    &operand_data[1146],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12993 */
  {
    "*bmi_bextr_si_ccz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bextr\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1149],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13007 */
  {
    "*bmi_blsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blsi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13020 */
  {
    "*bmi_blsmsk_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blsmsk\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13034 */
  {
    "*bmi_blsr_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blsr\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13063 */
  {
    "*bmi2_bzhi_si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bzhi\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1152],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13081 */
  {
    "*bmi2_bzhi_si3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bzhi\t{%k2, %1, %0|%0, %1, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1156],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13096 */
  {
    "*bmi2_bzhi_si3_1_ccz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bzhi\t{%k2, %1, %0|%0, %1, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1160],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13113 */
  {
    "bmi2_pdep_si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pdep\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bmi2_pdep_si3 },
    &operand_data[1164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13124 */
  {
    "bmi2_pext_si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pext\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bmi2_pext_si3 },
    &operand_data[1164],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13136 */
  {
    "tbm_bextri_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_634 },
#else
    { 0, 0, output_634 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tbm_bextri_si },
    &operand_data[1167],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13151 */
  {
    "*tbm_blcfill_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blcfill\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13164 */
  {
    "*tbm_blci_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blci\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13178 */
  {
    "*tbm_blcic_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blcic\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13192 */
  {
    "*tbm_blcmsk_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blcmsk\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13205 */
  {
    "*tbm_blcs_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blcs\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13218 */
  {
    "*tbm_blsfill_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blsfill\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13231 */
  {
    "*tbm_blsic_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blsic\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13245 */
  {
    "*tbm_t1mskc_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "t1mskc\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13259 */
  {
    "*tbm_tzmsk_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tzmsk\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13285 */
  {
    "bsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bsr{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bsr },
    &operand_data[885],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13297 */
  {
    "*bsrhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bsr{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1135],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13317 */
  {
    "*popcountsi2_falsedep_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13317 */
  {
    "*popcountdi2_falsedep_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1130],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13336 */
  {
    "*popcountsi2_falsedep",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_648 },
#else
    { 0, 0, output_648 },
#endif
    { 0 },
    &operand_data[1132],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13355 */
  {
    "*popcounthi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_649 },
#else
    { 0, 0, output_649 },
#endif
    { 0 },
    &operand_data[1135],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13355 */
  {
    "*popcountsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_650 },
#else
    { 0, 0, output_650 },
#endif
    { 0 },
    &operand_data[885],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13402 */
  {
    "*bswapsi2_movbe",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_651 },
#else
    { 0, output_651, 0 },
#endif
    { 0 },
    &operand_data[1171],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13417 */
  {
    "*bswapsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bswap\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[648],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13426 */
  {
    "*bswaphi_lowpart_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_653 },
#else
    { 0, output_653, 0 },
#endif
    { 0 },
    &operand_data[1173],
    1,
    1,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13437 */
  {
    "bswaphi_lowpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rol{w}\t{$8, %0|%0, 8}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bswaphi_lowpart },
    &operand_data[152],
    1,
    1,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13493 */
  {
    "paritydi2_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_paritydi2_cmp },
    &operand_data[1174],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13524 */
  {
    "paritysi2_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_paritysi2_cmp },
    &operand_data[1178],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13548 */
  {
    "*parityhi2_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%h0, %b0|%b0, %h0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1181],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13564 */
  {
    "*tls_global_dynamic_32_gnu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_658 },
#else
    { 0, 0, output_658 },
#endif
    { 0 },
    &operand_data[1183],
    4,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13663 */
  {
    "*tls_local_dynamic_base_32_gnu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_659 },
#else
    { 0, 0, output_659 },
#endif
    { 0 },
    &operand_data[1189],
    3,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13754 */
  {
    "*tls_local_dynamic_32_once",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1194],
    4,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13783 */
  {
    "*load_tp_x32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%%fs:0, %0|%0, DWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[102],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13794 */
  {
    "*load_tp_x32_zext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%%fs:0, %k0|%k0, DWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[206],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13805 */
  {
    "*load_tp_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%%gs:0, %0|%0, DWORD PTR gs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[102],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13805 */
  {
    "*load_tp_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{q}\t{%%fs:0, %0|%0, QWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[206],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13816 */
  {
    "*add_tp_x32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%%fs:0, %0|%0, DWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[648],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13829 */
  {
    "*add_tp_x32_zext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%%fs:0, %k0|%k0, DWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1200],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13843 */
  {
    "*add_tp_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%%gs:0, %0|%0, DWORD PTR gs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[648],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13843 */
  {
    "*add_tp_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{q}\t{%%fs:0, %0|%0, QWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[926],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13892 */
  {
    "*tls_dynamic_gnu2_lea_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lea{l}\t{%E2@TLSDESC(%1), %0|%0, %E2@TLSDESC[%1]}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1202],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13905 */
  {
    "*tls_dynamic_gnu2_call_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "call\t{*%a1@TLSCALL(%2)|[DWORD PTR [%2+%a1@TLSCALL]]}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1205],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13920 */
  {
    "*tls_dynamic_gnu2_combine_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1209],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14011 */
  {
    "*fop_sf_comm_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_672 },
#else
    { 0, 0, output_672 },
#endif
    { 0 },
    &operand_data[1214],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14011 */
  {
    "*fop_df_comm_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_673 },
#else
    { 0, 0, output_673 },
#endif
    { 0 },
    &operand_data[1218],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14037 */
  {
    "*fop_sf_comm_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_674 },
#else
    { 0, 0, output_674 },
#endif
    { 0 },
    &operand_data[1222],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14037 */
  {
    "*fop_df_comm_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_675 },
#else
    { 0, 0, output_675 },
#endif
    { 0 },
    &operand_data[1226],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14052 */
  {
    "*rcpsf2_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrcpss\t{%1, %d0|%d0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1230],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14064 */
  {
    "*fop_sf_1_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_677 },
#else
    { 0, 0, output_677 },
#endif
    { 0 },
    &operand_data[1232],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14064 */
  {
    "*fop_df_1_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_678 },
#else
    { 0, 0, output_678 },
#endif
    { 0 },
    &operand_data[1236],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14100 */
  {
    "*fop_sf_1_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_679 },
#else
    { 0, 0, output_679 },
#endif
    { 0 },
    &operand_data[1240],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14100 */
  {
    "*fop_df_1_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_680 },
#else
    { 0, 0, output_680 },
#endif
    { 0 },
    &operand_data[1244],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14120 */
  {
    "*fop_sf_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_681 },
#else
    { 0, 0, output_681 },
#endif
    { 0 },
    &operand_data[1248],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14120 */
  {
    "*fop_sf_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_682 },
#else
    { 0, 0, output_682 },
#endif
    { 0 },
    &operand_data[1252],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14120 */
  {
    "*fop_df_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_683 },
#else
    { 0, 0, output_683 },
#endif
    { 0 },
    &operand_data[1256],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14120 */
  {
    "*fop_df_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_684 },
#else
    { 0, 0, output_684 },
#endif
    { 0 },
    &operand_data[1260],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14141 */
  {
    "*fop_sf_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_685 },
#else
    { 0, 0, output_685 },
#endif
    { 0 },
    &operand_data[1264],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14141 */
  {
    "*fop_sf_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_686 },
#else
    { 0, 0, output_686 },
#endif
    { 0 },
    &operand_data[1268],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14141 */
  {
    "*fop_df_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_687 },
#else
    { 0, 0, output_687 },
#endif
    { 0 },
    &operand_data[1272],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14141 */
  {
    "*fop_df_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_688 },
#else
    { 0, 0, output_688 },
#endif
    { 0 },
    &operand_data[1276],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14162 */
  {
    "*fop_df_4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_689 },
#else
    { 0, 0, output_689 },
#endif
    { 0 },
    &operand_data[1280],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14181 */
  {
    "*fop_df_5_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_690 },
#else
    { 0, 0, output_690 },
#endif
    { 0 },
    &operand_data[1284],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14199 */
  {
    "*fop_df_6_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_691 },
#else
    { 0, 0, output_691 },
#endif
    { 0 },
    &operand_data[1288],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14218 */
  {
    "*fop_xf_comm_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_692 },
#else
    { 0, 0, output_692 },
#endif
    { 0 },
    &operand_data[1292],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14232 */
  {
    "*fop_xf_1_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_693 },
#else
    { 0, 0, output_693 },
#endif
    { 0 },
    &operand_data[1296],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14249 */
  {
    "*fop_xf_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_694 },
#else
    { 0, 0, output_694 },
#endif
    { 0 },
    &operand_data[1300],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14249 */
  {
    "*fop_xf_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_695 },
#else
    { 0, 0, output_695 },
#endif
    { 0 },
    &operand_data[1304],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14268 */
  {
    "*fop_xf_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_696 },
#else
    { 0, 0, output_696 },
#endif
    { 0 },
    &operand_data[1308],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14268 */
  {
    "*fop_xf_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_697 },
#else
    { 0, 0, output_697 },
#endif
    { 0 },
    &operand_data[1312],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14287 */
  {
    "*fop_xf_4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_698 },
#else
    { 0, 0, output_698 },
#endif
    { 0 },
    &operand_data[1316],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14287 */
  {
    "*fop_xf_4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_699 },
#else
    { 0, 0, output_699 },
#endif
    { 0 },
    &operand_data[1320],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14304 */
  {
    "*fop_xf_5_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_700 },
#else
    { 0, 0, output_700 },
#endif
    { 0 },
    &operand_data[1324],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14304 */
  {
    "*fop_xf_5_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_701 },
#else
    { 0, 0, output_701 },
#endif
    { 0 },
    &operand_data[1328],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14321 */
  {
    "*fop_xf_6_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_702 },
#else
    { 0, 0, output_702 },
#endif
    { 0 },
    &operand_data[1332],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14321 */
  {
    "*fop_xf_6_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_703 },
#else
    { 0, 0, output_703 },
#endif
    { 0 },
    &operand_data[1336],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14344 */
  {
    "truncxfsf2_i387_noop_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_704 },
#else
    { 0, 0, output_704 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfsf2_i387_noop_unspec },
    &operand_data[245],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14344 */
  {
    "truncxfdf2_i387_noop_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_705 },
#else
    { 0, 0, output_705 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfdf2_i387_noop_unspec },
    &operand_data[247],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14353 */
  {
    "sqrtxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsqrt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtxf2 },
    &operand_data[813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14364 */
  {
    "sqrt_extendsfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsqrt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrt_extendsfxf2_i387 },
    &operand_data[817],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14364 */
  {
    "sqrt_extenddfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsqrt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrt_extenddfxf2_i387 },
    &operand_data[819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14377 */
  {
    "*rsqrtsf2_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrsqrtss\t{%1, %d0|%d0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1230],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14399 */
  {
    "*sqrtsf2_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vsqrtss\t{%1, %d0|%d0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1340],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14399 */
  {
    "*sqrtdf2_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vsqrtsd\t{%1, %d0|%d0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1342],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14443 */
  {
    "fpremxf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fprem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fpremxf4_i387 },
    &operand_data[1344],
    4,
    4,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14518 */
  {
    "fprem1xf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fprem1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fprem1xf4_i387 },
    &operand_data[1344],
    4,
    4,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14602 */
  {
    "*sinxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14602 */
  {
    "*cosxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fcos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14613 */
  {
    "*sin_extendsfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[817],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14613 */
  {
    "*cos_extendsfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fcos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[817],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14613 */
  {
    "*sin_extenddfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14613 */
  {
    "*cos_extenddfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fcos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[819],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14633 */
  {
    "sincosxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsincos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sincosxf3 },
    &operand_data[1344],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14666 */
  {
    "sincos_extendsfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsincos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sincos_extendsfxf3_i387 },
    &operand_data[1348],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14666 */
  {
    "sincos_extenddfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsincos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sincos_extenddfxf3_i387 },
    &operand_data[1351],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14724 */
  {
    "fptanxf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fptan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fptanxf4_i387 },
    &operand_data[1354],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14738 */
  {
    "fptan_extendsfxf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fptan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fptan_extendsfxf4_i387 },
    &operand_data[1358],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14738 */
  {
    "fptan_extenddfxf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fptan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fptan_extenddfxf4_i387 },
    &operand_data[1362],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14787 */
  {
    "*fpatanxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fpatan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1366],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14800 */
  {
    "fpatan_extendsfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fpatan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fpatan_extendsfxf3_i387 },
    &operand_data[1370],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14800 */
  {
    "fpatan_extenddfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fpatan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fpatan_extenddfxf3_i387 },
    &operand_data[1374],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14949 */
  {
    "fyl2xxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2x",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2xxf3_i387 },
    &operand_data[1366],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14962 */
  {
    "fyl2x_extendsfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2x",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2x_extendsfxf3_i387 },
    &operand_data[1378],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14962 */
  {
    "fyl2x_extenddfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2x",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2x_extenddfxf3_i387 },
    &operand_data[1382],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15068 */
  {
    "fyl2xp1xf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2xp1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2xp1xf3_i387 },
    &operand_data[1366],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15081 */
  {
    "fyl2xp1_extendsfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2xp1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2xp1_extendsfxf3_i387 },
    &operand_data[1378],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15081 */
  {
    "fyl2xp1_extenddfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2xp1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2xp1_extenddfxf3_i387 },
    &operand_data[1382],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15126 */
  {
    "fxtractxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxtract",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxtractxf3_i387 },
    &operand_data[1344],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15139 */
  {
    "fxtract_extendsfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxtract",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxtract_extendsfxf3_i387 },
    &operand_data[1348],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15139 */
  {
    "fxtract_extenddfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxtract",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxtract_extenddfxf3_i387 },
    &operand_data[1351],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15221 */
  {
    "*f2xm1xf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "f2xm1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15232 */
  {
    "fscalexf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fscale",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fscalexf4_i387 },
    &operand_data[1344],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15530 */
  {
    "sse4_1_roundsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vroundss\t{%2, %1, %d0|%d0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundsf2 },
    &operand_data[1386],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15530 */
  {
    "sse4_1_rounddf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vroundsd\t{%2, %1, %d0|%d0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_rounddf2 },
    &operand_data[1389],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15542 */
  {
    "rintxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "frndint",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintxf2 },
    &operand_data[813],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15616 */
  {
    "*fistdi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1392],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15639 */
  {
    "fistdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_744 },
#else
    { 0, 0, output_744 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2 },
    &operand_data[1394],
    2,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15649 */
  {
    "fistdi2_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2_with_temp },
    &operand_data[1397],
    3,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15681 */
  {
    "*fisthi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1401],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15681 */
  {
    "*fistsi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1403],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15699 */
  {
    "fisthi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_748 },
#else
    { 0, 0, output_748 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2 },
    &operand_data[1405],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15699 */
  {
    "fistsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_749 },
#else
    { 0, 0, output_749 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2 },
    &operand_data[1407],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15708 */
  {
    "fisthi2_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2_with_temp },
    &operand_data[1409],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15708 */
  {
    "fistsi2_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2_with_temp },
    &operand_data[1412],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15804 */
  {
    "frndintxf2_floor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_floor },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15804 */
  {
    "frndintxf2_ceil",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_ceil },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15804 */
  {
    "frndintxf2_trunc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_trunc },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15829 */
  {
    "frndintxf2_floor_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_floor_i387 },
    &operand_data[1417],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15829 */
  {
    "frndintxf2_ceil_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_ceil_i387 },
    &operand_data[1417],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15829 */
  {
    "frndintxf2_trunc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_trunc_i387 },
    &operand_data[1417],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15906 */
  {
    "frndintxf2_mask_pm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_mask_pm },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15931 */
  {
    "frndintxf2_mask_pm_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfclex\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_mask_pm_i387 },
    &operand_data[1417],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15971 */
  {
    "*fisthi2_floor_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1421],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15971 */
  {
    "*fisthi2_ceil_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1421],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15971 */
  {
    "*fistsi2_floor_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1423],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15971 */
  {
    "*fistsi2_ceil_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1423],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15971 */
  {
    "*fistdi2_floor_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1392],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15971 */
  {
    "*fistdi2_ceil_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1392],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16003 */
  {
    "fistdi2_floor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_766 },
#else
    { 0, 0, output_766 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2_floor },
    &operand_data[1425],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16003 */
  {
    "fistdi2_ceil",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_767 },
#else
    { 0, 0, output_767 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2_ceil },
    &operand_data[1425],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16017 */
  {
    "fistdi2_floor_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2_floor_with_temp },
    &operand_data[1430],
    5,
    6,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16017 */
  {
    "fistdi2_ceil_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2_ceil_with_temp },
    &operand_data[1430],
    5,
    6,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16063 */
  {
    "fisthi2_floor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_770 },
#else
    { 0, 0, output_770 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2_floor },
    &operand_data[1436],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16063 */
  {
    "fisthi2_ceil",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_771 },
#else
    { 0, 0, output_771 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2_ceil },
    &operand_data[1436],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16063 */
  {
    "fistsi2_floor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_772 },
#else
    { 0, 0, output_772 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2_floor },
    &operand_data[1440],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16063 */
  {
    "fistsi2_ceil",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_773 },
#else
    { 0, 0, output_773 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2_ceil },
    &operand_data[1440],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16076 */
  {
    "fisthi2_floor_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2_floor_with_temp },
    &operand_data[1444],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16076 */
  {
    "fisthi2_ceil_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2_ceil_with_temp },
    &operand_data[1444],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16076 */
  {
    "fistsi2_floor_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2_floor_with_temp },
    &operand_data[1449],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16076 */
  {
    "fistsi2_ceil_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2_ceil_with_temp },
    &operand_data[1449],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16147 */
  {
    "fxamsf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxam\n\tfnstsw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxamsf2_i387 },
    &operand_data[25],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16147 */
  {
    "fxamdf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxam\n\tfnstsw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxamdf2_i387 },
    &operand_data[28],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16147 */
  {
    "fxamxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxam\n\tfnstsw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxamxf2_i387 },
    &operand_data[31],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16159 */
  {
    "fxamsf2_i387_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxamsf2_i387_with_temp },
    &operand_data[1454],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16159 */
  {
    "fxamdf2_i387_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxamdf2_i387_with_temp },
    &operand_data[1456],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16255 */
  {
    "movmsk_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovmskpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmsk_df },
    &operand_data[1458],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16306 */
  {
    "cld",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cld",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cld },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16399 */
  {
    "*strmovsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movs{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1460],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16399 */
  {
    "*strmovsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movs{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1464],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16415 */
  {
    "*strmovhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1460],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16415 */
  {
    "*strmovhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1464],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16431 */
  {
    "*strmovqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1460],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16431 */
  {
    "*strmovqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1464],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16485 */
  {
    "*rep_movsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} movs{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1468],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16485 */
  {
    "*rep_movsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} movs{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1474],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16505 */
  {
    "*rep_movqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} movsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1468],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16505 */
  {
    "*rep_movqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} movsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1474],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16602 */
  {
    "*strsetsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stos{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1480],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16602 */
  {
    "*strsetsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stos{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1483],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16616 */
  {
    "*strsethi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stosw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1486],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16616 */
  {
    "*strsethi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stosw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1489],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16630 */
  {
    "*strsetqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stosb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1492],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16630 */
  {
    "*strsetqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stosb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1495],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16678 */
  {
    "*rep_stossi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} stos{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1498],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16678 */
  {
    "*rep_stossi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} stos{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1503],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16696 */
  {
    "*rep_stosqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} stosb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1508],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16696 */
  {
    "*rep_stosqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} stosb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1513],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16818 */
  {
    "*cmpstrnqi_nz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repz{%;} cmpsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1518],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16818 */
  {
    "*cmpstrnqi_nz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repz{%;} cmpsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1525],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16856 */
  {
    "*cmpstrnqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repz{%;} cmpsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1518],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16856 */
  {
    "*cmpstrnqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repz{%;} cmpsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1525],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16902 */
  {
    "*strlenqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repnz{%;} scasb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1532],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16902 */
  {
    "*strlenqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repnz{%;} scasb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1538],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17024 */
  {
    "*x86_movsicc_0_m1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{l}\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1544],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17044 */
  {
    "*x86_movsicc_0_m1_se",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{l}\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1544],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17062 */
  {
    "*x86_movsicc_0_m1_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{l}\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1544],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17078 */
  {
    "*movhicc_noc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_814 },
#else
    { 0, output_814, 0 },
#endif
    { 0 },
    &operand_data[1546],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17078 */
  {
    "*movsicc_noc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_815 },
#else
    { 0, output_815, 0 },
#endif
    { 0 },
    &operand_data[1550],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17129 */
  {
    "*movqicc_noc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1554],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17228 */
  {
    "*movxfcc_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_817 },
#else
    { 0, output_817, 0 },
#endif
    { 0 },
    &operand_data[1558],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17241 */
  {
    "*movdfcc_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_818 },
#else
    { 0, output_818, 0 },
#endif
    { 0 },
    &operand_data[1562],
    4,
    4,
    0,
    6,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17278 */
  {
    "*movsfcc_1_387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_819 },
#else
    { 0, output_819, 0 },
#endif
    { 0 },
    &operand_data[1566],
    4,
    4,
    0,
    4,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17351 */
  {
    "*xop_pcmov_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%1, %3, %2, %0|%0, %2, %3, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1570],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17351 */
  {
    "*xop_pcmov_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%1, %3, %2, %0|%0, %2, %3, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1574],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17366 */
  {
    "smaxsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_822 },
#else
    { 0, output_822, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxsf3 },
    &operand_data[1578],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17366 */
  {
    "sminsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_823 },
#else
    { 0, output_823, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminsf3 },
    &operand_data[1578],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17366 */
  {
    "smaxdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_824 },
#else
    { 0, output_824, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxdf3 },
    &operand_data[1581],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17366 */
  {
    "smindf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_825 },
#else
    { 0, output_825, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smindf3 },
    &operand_data[1581],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17394 */
  {
    "*ieee_smaxsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_826 },
#else
    { 0, output_826, 0 },
#endif
    { 0 },
    &operand_data[1584],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17394 */
  {
    "*ieee_sminsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_827 },
#else
    { 0, output_827, 0 },
#endif
    { 0 },
    &operand_data[1584],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17394 */
  {
    "*ieee_smaxdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_828 },
#else
    { 0, output_828, 0 },
#endif
    { 0 },
    &operand_data[1587],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17394 */
  {
    "*ieee_smindf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_829 },
#else
    { 0, output_829, 0 },
#endif
    { 0 },
    &operand_data[1587],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17462 */
  {
    "pro_epilogue_adjust_stack_si_add",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_830 },
#else
    { 0, 0, output_830 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pro_epilogue_adjust_stack_si_add },
    &operand_data[1590],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17462 */
  {
    "pro_epilogue_adjust_stack_di_add",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_831 },
#else
    { 0, 0, output_831 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pro_epilogue_adjust_stack_di_add },
    &operand_data[1593],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17505 */
  {
    "pro_epilogue_adjust_stack_si_sub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pro_epilogue_adjust_stack_si_sub },
    &operand_data[1596],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17505 */
  {
    "pro_epilogue_adjust_stack_di_sub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pro_epilogue_adjust_stack_di_sub },
    &operand_data[1599],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17516 */
  {
    "allocate_stack_worker_probe_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "call\t___chkstk_ms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_allocate_stack_worker_probe_si },
    &operand_data[1602],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17516 */
  {
    "allocate_stack_worker_probe_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "call\t___chkstk_ms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_allocate_stack_worker_probe_di },
    &operand_data[1604],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17577 */
  {
    "adjust_stack_and_probesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_836 },
#else
    { 0, 0, output_836 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adjust_stack_and_probesi },
    &operand_data[648],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17577 */
  {
    "adjust_stack_and_probedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_837 },
#else
    { 0, 0, output_837 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adjust_stack_and_probedi },
    &operand_data[1606],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17589 */
  {
    "probe_stack_rangesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_838 },
#else
    { 0, 0, output_838 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack_rangesi },
    &operand_data[648],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17589 */
  {
    "probe_stack_rangedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_839 },
#else
    { 0, 0, output_839 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack_rangedi },
    &operand_data[1606],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18517 */
  {
    "trap",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_840 },
#else
    { 0, 0, output_840 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_trap },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18552 */
  {
    "*prefetch_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_841 },
#else
    { 0, 0, output_841 },
#endif
    { 0 },
    &operand_data[1609],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18573 */
  {
    "*prefetch_3dnow",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_842 },
#else
    { 0, 0, output_842 },
#endif
    { 0 },
    &operand_data[1611],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18589 */
  {
    "*prefetch_prefetchwt1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "prefetchwt1\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1609],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18622 */
  {
    "stack_protect_set_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%1, %2|%2, %1}\n\tmov{l}\t{%2, %0|%0, %2}\n\txor{l}\t%k2, %k2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_set_si },
    &operand_data[1613],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18622 */
  {
    "stack_protect_set_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{q}\t{%1, %2|%2, %1}\n\tmov{q}\t{%2, %0|%0, %2}\n\txor{l}\t%k2, %k2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_set_di },
    &operand_data[1616],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18632 */
  {
    "stack_tls_protect_set_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%@:%P1, %2|%2, DWORD PTR %@:%P1}\n\tmov{l}\t{%2, %0|%0, %2}\n\txor{l}\t%k2, %k2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_tls_protect_set_si },
    &operand_data[1619],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18632 */
  {
    "stack_tls_protect_set_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{q}\t{%@:%P1, %2|%2, QWORD PTR %@:%P1}\n\tmov{q}\t{%2, %0|%0, %2}\n\txor{l}\t%k2, %k2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_tls_protect_set_di },
    &operand_data[1622],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18670 */
  {
    "stack_protect_test_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%1, %3|%3, %1}\n\txor{l}\t{%2, %3|%3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_test_si },
    &operand_data[1625],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18670 */
  {
    "stack_protect_test_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{q}\t{%1, %3|%3, %1}\n\txor{q}\t{%2, %3|%3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_test_di },
    &operand_data[1629],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18680 */
  {
    "stack_tls_protect_test_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%1, %3|%3, %1}\n\txor{l}\t{%@:%P2, %3|%3, DWORD PTR %@:%P2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_tls_protect_test_si },
    &operand_data[1633],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18680 */
  {
    "stack_tls_protect_test_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{q}\t{%1, %3|%3, %1}\n\txor{q}\t{%@:%P2, %3|%3, QWORD PTR %@:%P2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_tls_protect_test_di },
    &operand_data[1637],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18690 */
  {
    "sse4_2_crc32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_crc32qi },
    &operand_data[1641],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18690 */
  {
    "sse4_2_crc32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_crc32hi },
    &operand_data[1644],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18690 */
  {
    "sse4_2_crc32si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_crc32si },
    &operand_data[1647],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18724 */
  {
    "rdpmc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdpmc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdpmc },
    &operand_data[1650],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18744 */
  {
    "rdtsc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdtsc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdtsc },
    &operand_data[616],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18762 */
  {
    "rdtscp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdtscp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdtscp },
    &operand_data[1652],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18790 */
  {
    "fxsave",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxsave\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxsave },
    &operand_data[1654],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18810 */
  {
    "fxrstor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxrstor\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxrstor },
    &operand_data[1655],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18866 */
  {
    "xsave",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xsave\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xsave },
    &operand_data[1656],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18866 */
  {
    "xsaveopt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xsaveopt\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xsaveopt },
    &operand_data[1656],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18866 */
  {
    "xsavec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xsavec\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xsavec },
    &operand_data[1656],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18866 */
  {
    "xsaves",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xsaves\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xsaves },
    &operand_data[1656],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18904 */
  {
    "xrstor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xrstor\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xrstor },
    &operand_data[1658],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18904 */
  {
    "xrstors",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xrstors\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xrstors },
    &operand_data[1658],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18950 */
  {
    "fnstenv",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnstenv\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnstenv },
    &operand_data[1654],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18969 */
  {
    "fldenv",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldenv\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fldenv },
    &operand_data[1655],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18989 */
  {
    "fnstsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnstsw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnstsw },
    &operand_data[1660],
    1,
    1,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18999 */
  {
    "fnclex",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnclex",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnclex },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19018 */
  {
    "*lwp_llwpcbsi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "llwpcb\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[875],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19018 */
  {
    "*lwp_llwpcbdi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "llwpcb\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1601],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19042 */
  {
    "lwp_slwpcbsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "slwpcb\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_slwpcbsi },
    &operand_data[102],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19042 */
  {
    "lwp_slwpcbdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "slwpcb\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_slwpcbdi },
    &operand_data[206],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19060 */
  {
    "*lwp_lwpvalsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lwpval\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1661],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19082 */
  {
    "*lwp_lwpinssi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lwpins\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1661],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19125 */
  {
    "rdrandhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdrand\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdrandhi_1 },
    &operand_data[200],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19125 */
  {
    "rdrandsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdrand\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdrandsi_1 },
    &operand_data[102],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19135 */
  {
    "rdseedhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdseed\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdseedhi_1 },
    &operand_data[200],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19135 */
  {
    "rdseedsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdseed\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdseedsi_1 },
    &operand_data[102],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19156 */
  {
    "*pause",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rep%; nop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1122],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19186 */
  {
    "xbegin_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xbegin\t%l1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xbegin_1 },
    &operand_data[1664],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19199 */
  {
    "xend",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xend",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xend },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19206 */
  {
    "xabort",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xabort\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xabort },
    &operand_data[1666],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19226 */
  {
    "xtest_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xtest",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xtest_1 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19234 */
  {
    "pcommit",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcommit",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pcommit },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19241 */
  {
    "clwb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clwb\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clwb },
    &operand_data[1609],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19250 */
  {
    "clflushopt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clflushopt\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clflushopt },
    &operand_data[1609],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19260 */
  {
    "mwaitx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mwaitx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mwaitx },
    &operand_data[1667],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19272 */
  {
    "monitorx_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^monitorx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_monitorx_si },
    &operand_data[1670],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19272 */
  {
    "monitorx_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^monitorx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_monitorx_di },
    &operand_data[1673],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19286 */
  {
    "clzero_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clzero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzero_si },
    &operand_data[1482],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19286 */
  {
    "clzero_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clzero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzero_di },
    &operand_data[1673],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19311 */
  {
    "*bnd32_mk",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndmk\t{%3, %0|%0, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1676],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19311 */
  {
    "*bnd64_mk",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndmk\t{%3, %0|%0, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1680],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19330 */
  {
    "*movbnd32_internal_mpx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndmov\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1684],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19330 */
  {
    "*movbnd64_internal_mpx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndmov\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1686],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19350 */
  {
    "*bnd32_cl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcl\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1688],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19350 */
  {
    "*bnd32_cu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcu\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1688],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19350 */
  {
    "*bnd32_cn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcn\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1688],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19350 */
  {
    "*bnd64_cl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcl\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1691],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19350 */
  {
    "*bnd64_cu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcu\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1691],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19350 */
  {
    "*bnd64_cn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcn\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1691],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19381 */
  {
    "*bnd32_ldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndldx\t{%3, %0|%0, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1694],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19381 */
  {
    "*bnd64_ldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndldx\t{%3, %0|%0, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1698],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19419 */
  {
    "*bnd32_stx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndstx\t{%2, %3|%3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1702],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19419 */
  {
    "*bnd64_stx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndstx\t{%2, %3|%3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1707],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19434 */
  {
    "move_size_reloc_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_907 },
#else
    { 0, 0, output_907 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_size_reloc_si },
    &operand_data[1712],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19462 */
  {
    "*rdpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1714],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19482 */
  {
    "*wrpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1717],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:79 */
  {
    "*movv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_910 },
#else
    { 0, 0, output_910 },
#endif
    { 0 },
    &operand_data[1720],
    2,
    2,
    0,
    23,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:79 */
  {
    "*movv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_911 },
#else
    { 0, 0, output_911 },
#endif
    { 0 },
    &operand_data[1722],
    2,
    2,
    0,
    23,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:79 */
  {
    "*movv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_912 },
#else
    { 0, 0, output_912 },
#endif
    { 0 },
    &operand_data[1724],
    2,
    2,
    0,
    23,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:79 */
  {
    "*movv1di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_913 },
#else
    { 0, 0, output_913 },
#endif
    { 0 },
    &operand_data[1726],
    2,
    2,
    0,
    23,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:79 */
  {
    "*movv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_914 },
#else
    { 0, 0, output_914 },
#endif
    { 0 },
    &operand_data[1728],
    2,
    2,
    0,
    23,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:225 */
  {
    "sse_movntq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movntq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movntq },
    &operand_data[1730],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:248 */
  {
    "*mmx_addv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfadd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1732],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:270 */
  {
    "*mmx_subv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_917 },
#else
    { 0, output_917, 0 },
#endif
    { 0 },
    &operand_data[1735],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:289 */
  {
    "*mmx_mulv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfmul\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1732],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:315 */
  {
    "*mmx_smaxv2sf3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfmax\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1732],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:315 */
  {
    "*mmx_sminv2sf3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfmin\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1732],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:327 */
  {
    "*mmx_smaxv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfmax\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1738],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:327 */
  {
    "*mmx_sminv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfmin\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1738],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:338 */
  {
    "mmx_rcpv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfrcp\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_rcpv2sf2 },
    &operand_data[1741],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:348 */
  {
    "mmx_rcpit1v2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfrcpit1\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_rcpit1v2sf3 },
    &operand_data[1738],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:359 */
  {
    "mmx_rcpit2v2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfrcpit2\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_rcpit2v2sf3 },
    &operand_data[1738],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:370 */
  {
    "mmx_rsqrtv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfrsqrt\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_rsqrtv2sf2 },
    &operand_data[1741],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:380 */
  {
    "mmx_rsqit1v2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfrsqit1\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_rsqit1v2sf3 },
    &operand_data[1738],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:391 */
  {
    "mmx_haddv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfacc\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_haddv2sf3 },
    &operand_data[1738],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:410 */
  {
    "mmx_hsubv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfnacc\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_hsubv2sf3 },
    &operand_data[1738],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:429 */
  {
    "mmx_addsubv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfpnacc\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addsubv2sf3 },
    &operand_data[1738],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:456 */
  {
    "*mmx_eqv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfcmpeq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1743],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:466 */
  {
    "mmx_gtv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfcmpgt\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_gtv2sf3 },
    &operand_data[1746],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:476 */
  {
    "mmx_gev2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfcmpge\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_gev2sf3 },
    &operand_data[1746],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:492 */
  {
    "mmx_pf2id",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pf2id\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pf2id },
    &operand_data[1749],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:501 */
  {
    "mmx_pf2iw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pf2iw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pf2iw },
    &operand_data[1749],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:513 */
  {
    "mmx_pi2fw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pi2fw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pi2fw },
    &operand_data[1751],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:525 */
  {
    "mmx_floatv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pi2fd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_floatv2si2 },
    &operand_data[1751],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:540 */
  {
    "mmx_pswapdv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pswapd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pswapdv2sf2 },
    &operand_data[1741],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:550 */
  {
    "*vec_dupv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckldq\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1753],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:559 */
  {
    "*mmx_concatv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_940 },
#else
    { 0, output_940, 0 },
#endif
    { 0 },
    &operand_data[1755],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:584 */
  {
    "*vec_extractv2sf_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1758],
    2,
    2,
    0,
    6,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:602 */
  {
    "*vec_extractv2sf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_942 },
#else
    { 0, output_942, 0 },
#endif
    { 0 },
    &operand_data[1760],
    2,
    2,
    0,
    7,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:666 */
  {
    "*mmx_addv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1762],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:666 */
  {
    "*mmx_subv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1765],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:666 */
  {
    "*mmx_addv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:666 */
  {
    "*mmx_subv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1771],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:666 */
  {
    "*mmx_addv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1774],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:666 */
  {
    "*mmx_subv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1777],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:666 */
  {
    "*mmx_addv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1780],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:666 */
  {
    "*mmx_subv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1783],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:685 */
  {
    "*mmx_ssaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddsb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1762],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:685 */
  {
    "*mmx_usaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddusb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1762],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:685 */
  {
    "*mmx_sssubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubsb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1765],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:685 */
  {
    "*mmx_ussubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubusb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1765],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:685 */
  {
    "*mmx_ssaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:685 */
  {
    "*mmx_usaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddusw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:685 */
  {
    "*mmx_sssubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1771],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:685 */
  {
    "*mmx_ussubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubusw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1771],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:702 */
  {
    "*mmx_mulv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmullw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:724 */
  {
    "*mmx_smulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmulhw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:752 */
  {
    "*mmx_umulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmulhuw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:790 */
  {
    "*mmx_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmaddwd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1786],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:830 */
  {
    "*mmx_pmulhrwv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmulhrw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:863 */
  {
    "*sse2_umulv1siv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmuludq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1789],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:887 */
  {
    "*mmx_smaxv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmaxsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:887 */
  {
    "*mmx_sminv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pminsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:906 */
  {
    "*mmx_umaxv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmaxub\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1762],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:906 */
  {
    "*mmx_uminv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pminub\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1762],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:917 */
  {
    "mmx_ashrv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psraw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ashrv4hi3 },
    &operand_data[1792],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:917 */
  {
    "mmx_ashrv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psrad\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ashrv2si3 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:931 */
  {
    "mmx_ashlv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psllw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ashlv4hi3 },
    &operand_data[1792],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:931 */
  {
    "mmx_lshrv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psrlw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_lshrv4hi3 },
    &operand_data[1792],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:931 */
  {
    "mmx_ashlv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pslld\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ashlv2si3 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:931 */
  {
    "mmx_lshrv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psrld\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_lshrv2si3 },
    &operand_data[1795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:931 */
  {
    "mmx_ashlv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psllq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ashlv1di3 },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:931 */
  {
    "mmx_lshrv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psrlq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_lshrv1di3 },
    &operand_data[1798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:959 */
  {
    "*mmx_eqv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpeqb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1762],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:959 */
  {
    "*mmx_eqv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpeqw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:959 */
  {
    "*mmx_eqv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpeqd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1774],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:969 */
  {
    "mmx_gtv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpgtb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_gtv8qi3 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:969 */
  {
    "mmx_gtv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpgtw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_gtv4hi3 },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:969 */
  {
    "mmx_gtv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpgtd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_gtv2si3 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:985 */
  {
    "mmx_andnotv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pandn\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andnotv8qi3 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:985 */
  {
    "mmx_andnotv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pandn\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andnotv4hi3 },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:985 */
  {
    "mmx_andnotv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pandn\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andnotv2si3 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1003 */
  {
    "*mmx_andv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pand\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1762],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1003 */
  {
    "*mmx_iorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "por\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1762],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1003 */
  {
    "*mmx_xorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pxor\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1762],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1003 */
  {
    "*mmx_andv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pand\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1003 */
  {
    "*mmx_iorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "por\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1003 */
  {
    "*mmx_xorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pxor\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1003 */
  {
    "*mmx_andv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pand\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1774],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1003 */
  {
    "*mmx_iorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "por\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1774],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1003 */
  {
    "*mmx_xorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pxor\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1774],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1019 */
  {
    "mmx_packsswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "packsswb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_packsswb },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1031 */
  {
    "mmx_packssdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "packssdw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_packssdw },
    &operand_data[1813],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1043 */
  {
    "mmx_packuswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "packuswb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_packuswb },
    &operand_data[1810],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1055 */
  {
    "mmx_punpckhbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckhbw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpckhbw },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1070 */
  {
    "mmx_punpcklbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpcklbw\t{%2, %0|%0, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpcklbw },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1085 */
  {
    "mmx_punpckhwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckhwd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpckhwd },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1098 */
  {
    "mmx_punpcklwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpcklwd\t{%2, %0|%0, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpcklwd },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1111 */
  {
    "mmx_punpckhdq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckhdq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpckhdq },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1124 */
  {
    "mmx_punpckldq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckldq\t{%2, %0|%0, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpckldq },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1150 */
  {
    "*mmx_pinsrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1004 },
#else
    { 0, 0, output_1004 },
#endif
    { 0 },
    &operand_data[1816],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1171 */
  {
    "mmx_pextrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pextrw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pextrw },
    &operand_data[1820],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1198 */
  {
    "mmx_pshufw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1006 },
#else
    { 0, 0, output_1006 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pshufw_1 },
    &operand_data[1823],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1221 */
  {
    "mmx_pswapdv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pswapd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pswapdv2si2 },
    &operand_data[1829],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1232 */
  {
    "*vec_dupv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pshufw\t{$0, %0, %0|%0, %0, 0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1831],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1243 */
  {
    "*vec_dupv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckldq\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1833],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1252 */
  {
    "*mmx_concatv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1010 },
#else
    { 0, output_1010, 0 },
#endif
    { 0 },
    &operand_data[1835],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1277 */
  {
    "*vec_extractv2si_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1838],
    2,
    2,
    0,
    5,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1295 */
  {
    "*vec_extractv2si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1012 },
#else
    { 0, output_1012, 0 },
#endif
    { 0 },
    &operand_data[1840],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1443 */
  {
    "*mmx_uavgv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1013 },
#else
    { 0, 0, output_1013 },
#endif
    { 0 },
    &operand_data[1762],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1493 */
  {
    "*mmx_uavgv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pavgw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1768],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1512 */
  {
    "mmx_psadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psadbw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_psadbw },
    &operand_data[1842],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1522 */
  {
    "mmx_pmovmskb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmovmskb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pmovmskb },
    &operand_data[1845],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1539 */
  {
    "*mmx_maskmovq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "maskmovq\t{%2, %1|%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1847],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1539 */
  {
    "*mmx_maskmovq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "maskmovq\t{%2, %1|%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1850],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1576 */
  {
    "*mmx_emms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "emms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1853],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1609 */
  {
    "*mmx_femms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "femms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1853],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv64qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1021 },
#else
    { 0, 0, output_1021 },
#endif
    { 0 },
    &operand_data[1854],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv32qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1022 },
#else
    { 0, 0, output_1022 },
#endif
    { 0 },
    &operand_data[1856],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1023 },
#else
    { 0, 0, output_1023 },
#endif
    { 0 },
    &operand_data[1858],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv32hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1024 },
#else
    { 0, 0, output_1024 },
#endif
    { 0 },
    &operand_data[1860],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv16hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1025 },
#else
    { 0, 0, output_1025 },
#endif
    { 0 },
    &operand_data[1862],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1026 },
#else
    { 0, 0, output_1026 },
#endif
    { 0 },
    &operand_data[1864],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv16si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1027 },
#else
    { 0, 0, output_1027 },
#endif
    { 0 },
    &operand_data[1866],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv8si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1028 },
#else
    { 0, 0, output_1028 },
#endif
    { 0 },
    &operand_data[1868],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1029 },
#else
    { 0, 0, output_1029 },
#endif
    { 0 },
    &operand_data[1870],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv8di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1030 },
#else
    { 0, 0, output_1030 },
#endif
    { 0 },
    &operand_data[1872],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv4di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1031 },
#else
    { 0, 0, output_1031 },
#endif
    { 0 },
    &operand_data[1874],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv2di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1032 },
#else
    { 0, 0, output_1032 },
#endif
    { 0 },
    &operand_data[1876],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv4ti_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1033 },
#else
    { 0, 0, output_1033 },
#endif
    { 0 },
    &operand_data[1878],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv2ti_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1034 },
#else
    { 0, 0, output_1034 },
#endif
    { 0 },
    &operand_data[1880],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv1ti_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1035 },
#else
    { 0, 0, output_1035 },
#endif
    { 0 },
    &operand_data[1882],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv16sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1036 },
#else
    { 0, 0, output_1036 },
#endif
    { 0 },
    &operand_data[1884],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv8sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1037 },
#else
    { 0, 0, output_1037 },
#endif
    { 0 },
    &operand_data[1886],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1038 },
#else
    { 0, 0, output_1038 },
#endif
    { 0 },
    &operand_data[1888],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv8df_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1039 },
#else
    { 0, 0, output_1039 },
#endif
    { 0 },
    &operand_data[1890],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv4df_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1040 },
#else
    { 0, 0, output_1040 },
#endif
    { 0 },
    &operand_data[1892],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:844 */
  {
    "*movv2df_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1041 },
#else
    { 0, 0, output_1041 },
#endif
    { 0 },
    &operand_data[1894],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512f_loadv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1042 },
#else
    { 0, 0, output_1042 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadv16si_mask },
    &operand_data[1896],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512vl_loadv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1043 },
#else
    { 0, 0, output_1043 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv8si_mask },
    &operand_data[1900],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512vl_loadv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1044 },
#else
    { 0, 0, output_1044 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv4si_mask },
    &operand_data[1904],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512f_loadv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1045 },
#else
    { 0, 0, output_1045 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadv8di_mask },
    &operand_data[1908],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512vl_loadv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1046 },
#else
    { 0, 0, output_1046 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv4di_mask },
    &operand_data[1912],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512vl_loadv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1047 },
#else
    { 0, 0, output_1047 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv2di_mask },
    &operand_data[1916],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512f_loadv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1048 },
#else
    { 0, 0, output_1048 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadv16sf_mask },
    &operand_data[1920],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512vl_loadv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1049 },
#else
    { 0, 0, output_1049 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv8sf_mask },
    &operand_data[1924],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512vl_loadv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1050 },
#else
    { 0, 0, output_1050 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv4sf_mask },
    &operand_data[1928],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512f_loadv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1051 },
#else
    { 0, 0, output_1051 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadv8df_mask },
    &operand_data[1932],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512vl_loadv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1052 },
#else
    { 0, 0, output_1052 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv4df_mask },
    &operand_data[1936],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:965 */
  {
    "avx512vl_loadv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1053 },
#else
    { 0, 0, output_1053 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv2df_mask },
    &operand_data[1940],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:993 */
  {
    "avx512bw_loadv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_loadv64qi_mask },
    &operand_data[1944],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:993 */
  {
    "avx512vl_loadv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv16qi_mask },
    &operand_data[1948],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:993 */
  {
    "avx512vl_loadv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv32qi_mask },
    &operand_data[1952],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:993 */
  {
    "avx512bw_loadv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_loadv32hi_mask },
    &operand_data[1956],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:993 */
  {
    "avx512vl_loadv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv16hi_mask },
    &operand_data[1960],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:993 */
  {
    "avx512vl_loadv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv8hi_mask },
    &operand_data[1964],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512f_blendmv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_blendmv16si },
    &operand_data[1968],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512vl_blendmv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv8si },
    &operand_data[1972],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512vl_blendmv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv4si },
    &operand_data[1976],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512f_blendmv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_blendmv8di },
    &operand_data[1980],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512vl_blendmv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv4di },
    &operand_data[1984],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512vl_blendmv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv2di },
    &operand_data[1988],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512f_blendmv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_blendmv16sf },
    &operand_data[1992],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512vl_blendmv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv8sf },
    &operand_data[1996],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512vl_blendmv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv4sf },
    &operand_data[2000],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512f_blendmv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmpd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_blendmv8df },
    &operand_data[2004],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512vl_blendmv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmpd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv4df },
    &operand_data[2008],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1006 */
  {
    "avx512vl_blendmv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmpd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv2df },
    &operand_data[2012],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1018 */
  {
    "avx512bw_blendmv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_blendmv64qi },
    &operand_data[2016],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1018 */
  {
    "avx512vl_blendmv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv16qi },
    &operand_data[2020],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1018 */
  {
    "avx512vl_blendmv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv32qi },
    &operand_data[2024],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1018 */
  {
    "avx512bw_blendmv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_blendmv32hi },
    &operand_data[2028],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1018 */
  {
    "avx512vl_blendmv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv16hi },
    &operand_data[2032],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1018 */
  {
    "avx512vl_blendmv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv8hi },
    &operand_data[2036],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512f_storev16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1078 },
#else
    { 0, 0, output_1078 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storev16si_mask },
    &operand_data[2040],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512vl_storev8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1079 },
#else
    { 0, 0, output_1079 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev8si_mask },
    &operand_data[2043],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512vl_storev4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1080 },
#else
    { 0, 0, output_1080 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev4si_mask },
    &operand_data[2046],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512f_storev8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1081 },
#else
    { 0, 0, output_1081 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storev8di_mask },
    &operand_data[2049],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512vl_storev4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1082 },
#else
    { 0, 0, output_1082 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev4di_mask },
    &operand_data[2052],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512vl_storev2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1083 },
#else
    { 0, 0, output_1083 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev2di_mask },
    &operand_data[2055],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512f_storev16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1084 },
#else
    { 0, 0, output_1084 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storev16sf_mask },
    &operand_data[2058],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512vl_storev8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1085 },
#else
    { 0, 0, output_1085 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev8sf_mask },
    &operand_data[2061],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512vl_storev4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1086 },
#else
    { 0, 0, output_1086 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev4sf_mask },
    &operand_data[2064],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512f_storev8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1087 },
#else
    { 0, 0, output_1087 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storev8df_mask },
    &operand_data[2067],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512vl_storev4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1088 },
#else
    { 0, 0, output_1088 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev4df_mask },
    &operand_data[2070],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1030 */
  {
    "avx512vl_storev2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1089 },
#else
    { 0, 0, output_1089 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev2df_mask },
    &operand_data[2073],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1058 */
  {
    "avx512bw_storev64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_storev64qi_mask },
    &operand_data[2076],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1058 */
  {
    "avx512vl_storev16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev16qi_mask },
    &operand_data[2079],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1058 */
  {
    "avx512vl_storev32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev32qi_mask },
    &operand_data[2082],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1058 */
  {
    "avx512bw_storev32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_storev32hi_mask },
    &operand_data[2085],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1058 */
  {
    "avx512vl_storev16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev16hi_mask },
    &operand_data[2088],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1058 */
  {
    "avx512vl_storev8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev8hi_mask },
    &operand_data[2091],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1071 */
  {
    "sse2_movq128",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movq128 },
    &operand_data[2094],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1093 */
  {
    "movdi_to_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdi_to_sse },
    &operand_data[2096],
    2,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*avx512f_loadups512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1098 },
#else
    { 0, 0, output_1098 },
#endif
    { 0 },
    &operand_data[2099],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*avx512f_loadups512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1099 },
#else
    { 0, 0, output_1099 },
#endif
    { 0 },
    &operand_data[2099],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*avx_loadups256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1100 },
#else
    { 0, 0, output_1100 },
#endif
    { 0 },
    &operand_data[2103],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*avx_loadups256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1101 },
#else
    { 0, 0, output_1101 },
#endif
    { 0 },
    &operand_data[2103],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*sse_loadups",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1102 },
#else
    { 0, 0, output_1102 },
#endif
    { 0 },
    &operand_data[2107],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*sse_loadups_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1103 },
#else
    { 0, 0, output_1103 },
#endif
    { 0 },
    &operand_data[2107],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*avx512f_loadupd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1104 },
#else
    { 0, 0, output_1104 },
#endif
    { 0 },
    &operand_data[2111],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*avx512f_loadupd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1105 },
#else
    { 0, 0, output_1105 },
#endif
    { 0 },
    &operand_data[2111],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*avx_loadupd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1106 },
#else
    { 0, 0, output_1106 },
#endif
    { 0 },
    &operand_data[2115],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*avx_loadupd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1107 },
#else
    { 0, 0, output_1107 },
#endif
    { 0 },
    &operand_data[2115],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*sse2_loadupd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1108 },
#else
    { 0, 0, output_1108 },
#endif
    { 0 },
    &operand_data[2119],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1181 */
  {
    "*sse2_loadupd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1109 },
#else
    { 0, 0, output_1109 },
#endif
    { 0 },
    &operand_data[2119],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1228 */
  {
    "avx512f_storeups512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1110 },
#else
    { 0, 0, output_1110 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storeups512 },
    &operand_data[2058],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1228 */
  {
    "avx_storeups256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1111 },
#else
    { 0, 0, output_1111 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_storeups256 },
    &operand_data[2061],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1228 */
  {
    "sse_storeups",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1112 },
#else
    { 0, 0, output_1112 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_storeups },
    &operand_data[2064],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1228 */
  {
    "avx512f_storeupd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1113 },
#else
    { 0, 0, output_1113 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storeupd512 },
    &operand_data[2067],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1228 */
  {
    "avx_storeupd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1114 },
#else
    { 0, 0, output_1114 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_storeupd256 },
    &operand_data[2070],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1228 */
  {
    "sse2_storeupd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1115 },
#else
    { 0, 0, output_1115 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_storeupd },
    &operand_data[2073],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1261 */
  {
    "avx512f_storeups512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1116 },
#else
    { 0, 0, output_1116 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storeups512_mask },
    &operand_data[2058],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1261 */
  {
    "avx512vl_storeups256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1117 },
#else
    { 0, 0, output_1117 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storeups256_mask },
    &operand_data[2061],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1261 */
  {
    "avx512vl_storeups_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1118 },
#else
    { 0, 0, output_1118 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storeups_mask },
    &operand_data[2064],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1261 */
  {
    "avx512f_storeupd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1119 },
#else
    { 0, 0, output_1119 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storeupd512_mask },
    &operand_data[2067],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1261 */
  {
    "avx512vl_storeupd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1120 },
#else
    { 0, 0, output_1120 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storeupd256_mask },
    &operand_data[2070],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1261 */
  {
    "avx512vl_storeupd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1121 },
#else
    { 0, 0, output_1121 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storeupd_mask },
    &operand_data[2073],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1364 */
  {
    "*avx_loaddquv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1122 },
#else
    { 0, 0, output_1122 },
#endif
    { 0 },
    &operand_data[2123],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1364 */
  {
    "*avx_loaddquv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1123 },
#else
    { 0, 0, output_1123 },
#endif
    { 0 },
    &operand_data[2123],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1364 */
  {
    "*sse2_loaddquv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1124 },
#else
    { 0, 0, output_1124 },
#endif
    { 0 },
    &operand_data[2127],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1364 */
  {
    "*sse2_loaddquv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1125 },
#else
    { 0, 0, output_1125 },
#endif
    { 0 },
    &operand_data[2127],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1403 */
  {
    "*avx512f_loaddquv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2131],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1403 */
  {
    "*avx512f_loaddquv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2131],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1403 */
  {
    "*avx512bw_loaddquv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2135],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1403 */
  {
    "*avx512bw_loaddquv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2135],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1403 */
  {
    "*avx512vl_loaddquv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2139],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1403 */
  {
    "*avx512vl_loaddquv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2139],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1403 */
  {
    "*avx512vl_loaddquv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2143],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1403 */
  {
    "*avx512vl_loaddquv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2143],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*avx512f_loaddquv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2147],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*avx512f_loaddquv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2147],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*avx_loaddquv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2151],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*avx_loaddquv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2151],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*sse2_loaddquv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2155],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*sse2_loaddquv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2155],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*avx512f_loaddquv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2159],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*avx512f_loaddquv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2159],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*avx512vl_loaddquv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2163],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*avx512vl_loaddquv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2163],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*avx512vl_loaddquv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2167],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1415 */
  {
    "*avx512vl_loaddquv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2167],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1427 */
  {
    "avx_storedquv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1146 },
#else
    { 0, 0, output_1146 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_storedquv32qi },
    &operand_data[2082],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1427 */
  {
    "sse2_storedquv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1147 },
#else
    { 0, 0, output_1147 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_storedquv16qi },
    &operand_data[2079],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1473 */
  {
    "avx512f_storedquv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storedquv64qi },
    &operand_data[2076],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1473 */
  {
    "avx512bw_storedquv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_storedquv32hi },
    &operand_data[2085],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1473 */
  {
    "avx512vl_storedquv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv8hi },
    &operand_data[2091],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1473 */
  {
    "avx512vl_storedquv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv16hi },
    &operand_data[2088],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1485 */
  {
    "avx512f_storedquv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storedquv16si },
    &operand_data[2040],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1485 */
  {
    "avx_storedquv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_storedquv8si },
    &operand_data[2043],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1485 */
  {
    "sse2_storedquv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_storedquv4si },
    &operand_data[2046],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1485 */
  {
    "avx512f_storedquv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storedquv8di },
    &operand_data[2049],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1485 */
  {
    "avx512vl_storedquv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv4di },
    &operand_data[2052],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1485 */
  {
    "avx512vl_storedquv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv2di },
    &operand_data[2055],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1497 */
  {
    "avx512f_storedquv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storedquv16si_mask },
    &operand_data[2040],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1497 */
  {
    "avx512vl_storedquv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv8si_mask },
    &operand_data[2043],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1497 */
  {
    "avx512vl_storedquv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv4si_mask },
    &operand_data[2046],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1497 */
  {
    "avx512f_storedquv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storedquv8di_mask },
    &operand_data[2049],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1497 */
  {
    "avx512vl_storedquv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv4di_mask },
    &operand_data[2052],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1497 */
  {
    "avx512vl_storedquv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv2di_mask },
    &operand_data[2055],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1513 */
  {
    "avx512bw_storedquv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_storedquv64qi_mask },
    &operand_data[2076],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1513 */
  {
    "avx512vl_storedquv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv16qi_mask },
    &operand_data[2079],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1513 */
  {
    "avx512vl_storedquv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv32qi_mask },
    &operand_data[2082],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1513 */
  {
    "avx512bw_storedquv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_storedquv32hi_mask },
    &operand_data[2085],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1513 */
  {
    "avx512vl_storedquv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv16hi_mask },
    &operand_data[2088],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1513 */
  {
    "avx512vl_storedquv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storedquv8hi_mask },
    &operand_data[2091],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1529 */
  {
    "avx_lddqu256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vlddqu\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_lddqu256 },
    &operand_data[2171],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1529 */
  {
    "sse3_lddqu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vlddqu\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_lddqu },
    &operand_data[2173],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1551 */
  {
    "sse2_movntisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movnti\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movntisi },
    &operand_data[2175],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1561 */
  {
    "avx512f_movntv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movntv16sf },
    &operand_data[2058],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1561 */
  {
    "avx_movntv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movntv8sf },
    &operand_data[2061],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1561 */
  {
    "sse_movntv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movntv4sf },
    &operand_data[2064],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1561 */
  {
    "avx512f_movntv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movntv8df },
    &operand_data[2067],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1561 */
  {
    "avx_movntv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movntv4df },
    &operand_data[2070],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1561 */
  {
    "sse2_movntv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movntv2df },
    &operand_data[2073],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1572 */
  {
    "avx512f_movntv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movntv8di },
    &operand_data[2049],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1572 */
  {
    "avx_movntv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movntv4di },
    &operand_data[2052],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1572 */
  {
    "sse2_movntv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movntv2di },
    &operand_data[2055],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1619 */
  {
    "*absnegv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2177],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1619 */
  {
    "*absnegv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2181],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1619 */
  {
    "*absnegv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2185],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1619 */
  {
    "*absnegv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2189],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1619 */
  {
    "*absnegv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2193],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1619 */
  {
    "*absnegv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2197],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1188 },
#else
    { 0, output_1188, 0 },
#endif
    { 0 },
    &operand_data[2201],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1189 },
#else
    { 0, output_1189, 0 },
#endif
    { 0 },
    &operand_data[2204],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1190 },
#else
    { 0, output_1190, 0 },
#endif
    { 0 },
    &operand_data[2208],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1191 },
#else
    { 0, output_1191, 0 },
#endif
    { 0 },
    &operand_data[2213],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1192 },
#else
    { 0, output_1192, 0 },
#endif
    { 0 },
    &operand_data[2219],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1193 },
#else
    { 0, output_1193, 0 },
#endif
    { 0 },
    &operand_data[2222],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1194 },
#else
    { 0, output_1194, 0 },
#endif
    { 0 },
    &operand_data[2226],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1195 },
#else
    { 0, output_1195, 0 },
#endif
    { 0 },
    &operand_data[2231],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1196 },
#else
    { 0, output_1196, 0 },
#endif
    { 0 },
    &operand_data[2237],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv8sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1197 },
#else
    { 0, output_1197, 0 },
#endif
    { 0 },
    &operand_data[2240],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1198 },
#else
    { 0, output_1198, 0 },
#endif
    { 0 },
    &operand_data[2244],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv8sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1199 },
#else
    { 0, output_1199, 0 },
#endif
    { 0 },
    &operand_data[2249],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1200 },
#else
    { 0, output_1200, 0 },
#endif
    { 0 },
    &operand_data[2255],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv8sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1201 },
#else
    { 0, output_1201, 0 },
#endif
    { 0 },
    &operand_data[2258],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1202 },
#else
    { 0, output_1202, 0 },
#endif
    { 0 },
    &operand_data[2262],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv8sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1203 },
#else
    { 0, output_1203, 0 },
#endif
    { 0 },
    &operand_data[2267],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1204 },
#else
    { 0, output_1204, 0 },
#endif
    { 0 },
    &operand_data[2273],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1205 },
#else
    { 0, output_1205, 0 },
#endif
    { 0 },
    &operand_data[2276],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1206 },
#else
    { 0, output_1206, 0 },
#endif
    { 0 },
    &operand_data[2280],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv4sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1207 },
#else
    { 0, output_1207, 0 },
#endif
    { 0 },
    &operand_data[2285],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1208 },
#else
    { 0, output_1208, 0 },
#endif
    { 0 },
    &operand_data[2291],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1209 },
#else
    { 0, output_1209, 0 },
#endif
    { 0 },
    &operand_data[2294],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1210 },
#else
    { 0, output_1210, 0 },
#endif
    { 0 },
    &operand_data[2298],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv4sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1211 },
#else
    { 0, output_1211, 0 },
#endif
    { 0 },
    &operand_data[2303],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1212 },
#else
    { 0, output_1212, 0 },
#endif
    { 0 },
    &operand_data[2309],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1213 },
#else
    { 0, output_1213, 0 },
#endif
    { 0 },
    &operand_data[2312],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1214 },
#else
    { 0, output_1214, 0 },
#endif
    { 0 },
    &operand_data[2316],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1215 },
#else
    { 0, output_1215, 0 },
#endif
    { 0 },
    &operand_data[2321],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1216 },
#else
    { 0, output_1216, 0 },
#endif
    { 0 },
    &operand_data[2327],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1217 },
#else
    { 0, output_1217, 0 },
#endif
    { 0 },
    &operand_data[2330],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1218 },
#else
    { 0, output_1218, 0 },
#endif
    { 0 },
    &operand_data[2334],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1219 },
#else
    { 0, output_1219, 0 },
#endif
    { 0 },
    &operand_data[2339],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1220 },
#else
    { 0, output_1220, 0 },
#endif
    { 0 },
    &operand_data[2345],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv4df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1221 },
#else
    { 0, output_1221, 0 },
#endif
    { 0 },
    &operand_data[2348],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1222 },
#else
    { 0, output_1222, 0 },
#endif
    { 0 },
    &operand_data[2352],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv4df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1223 },
#else
    { 0, output_1223, 0 },
#endif
    { 0 },
    &operand_data[2357],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1224 },
#else
    { 0, output_1224, 0 },
#endif
    { 0 },
    &operand_data[2363],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv4df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1225 },
#else
    { 0, output_1225, 0 },
#endif
    { 0 },
    &operand_data[2366],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1226 },
#else
    { 0, output_1226, 0 },
#endif
    { 0 },
    &operand_data[2370],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv4df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1227 },
#else
    { 0, output_1227, 0 },
#endif
    { 0 },
    &operand_data[2375],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1228 },
#else
    { 0, output_1228, 0 },
#endif
    { 0 },
    &operand_data[2381],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1229 },
#else
    { 0, output_1229, 0 },
#endif
    { 0 },
    &operand_data[2384],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1230 },
#else
    { 0, output_1230, 0 },
#endif
    { 0 },
    &operand_data[2388],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*addv2df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1231 },
#else
    { 0, output_1231, 0 },
#endif
    { 0 },
    &operand_data[2393],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1232 },
#else
    { 0, output_1232, 0 },
#endif
    { 0 },
    &operand_data[2399],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1233 },
#else
    { 0, output_1233, 0 },
#endif
    { 0 },
    &operand_data[2402],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1234 },
#else
    { 0, output_1234, 0 },
#endif
    { 0 },
    &operand_data[2406],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1665 */
  {
    "*subv2df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1235 },
#else
    { 0, output_1235, 0 },
#endif
    { 0 },
    &operand_data[2411],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1679 */
  {
    "sse_vmaddv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1236 },
#else
    { 0, output_1236, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmaddv4sf3 },
    &operand_data[2417],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1679 */
  {
    "sse_vmaddv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1237 },
#else
    { 0, output_1237, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmaddv4sf3_round },
    &operand_data[2420],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1679 */
  {
    "sse_vmsubv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1238 },
#else
    { 0, output_1238, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsubv4sf3 },
    &operand_data[2417],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1679 */
  {
    "sse_vmsubv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1239 },
#else
    { 0, output_1239, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsubv4sf3_round },
    &operand_data[2420],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1679 */
  {
    "sse2_vmaddv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1240 },
#else
    { 0, output_1240, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmaddv2df3 },
    &operand_data[2424],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1679 */
  {
    "sse2_vmaddv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1241 },
#else
    { 0, output_1241, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmaddv2df3_round },
    &operand_data[2427],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1679 */
  {
    "sse2_vmsubv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1242 },
#else
    { 0, output_1242, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsubv2df3 },
    &operand_data[2424],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1679 */
  {
    "sse2_vmsubv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1243 },
#else
    { 0, output_1243, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsubv2df3_round },
    &operand_data[2427],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1244 },
#else
    { 0, output_1244, 0 },
#endif
    { 0 },
    &operand_data[2201],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1245 },
#else
    { 0, output_1245, 0 },
#endif
    { 0 },
    &operand_data[2204],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1246 },
#else
    { 0, output_1246, 0 },
#endif
    { 0 },
    &operand_data[2208],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1247 },
#else
    { 0, output_1247, 0 },
#endif
    { 0 },
    &operand_data[2213],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1248 },
#else
    { 0, output_1248, 0 },
#endif
    { 0 },
    &operand_data[2237],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv8sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1249 },
#else
    { 0, output_1249, 0 },
#endif
    { 0 },
    &operand_data[2240],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1250 },
#else
    { 0, output_1250, 0 },
#endif
    { 0 },
    &operand_data[2244],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv8sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1251 },
#else
    { 0, output_1251, 0 },
#endif
    { 0 },
    &operand_data[2249],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1252 },
#else
    { 0, output_1252, 0 },
#endif
    { 0 },
    &operand_data[2273],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1253 },
#else
    { 0, output_1253, 0 },
#endif
    { 0 },
    &operand_data[2276],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1254 },
#else
    { 0, output_1254, 0 },
#endif
    { 0 },
    &operand_data[2280],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv4sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1255 },
#else
    { 0, output_1255, 0 },
#endif
    { 0 },
    &operand_data[2285],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1256 },
#else
    { 0, output_1256, 0 },
#endif
    { 0 },
    &operand_data[2309],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1257 },
#else
    { 0, output_1257, 0 },
#endif
    { 0 },
    &operand_data[2312],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1258 },
#else
    { 0, output_1258, 0 },
#endif
    { 0 },
    &operand_data[2316],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1259 },
#else
    { 0, output_1259, 0 },
#endif
    { 0 },
    &operand_data[2321],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1260 },
#else
    { 0, output_1260, 0 },
#endif
    { 0 },
    &operand_data[2345],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv4df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1261 },
#else
    { 0, output_1261, 0 },
#endif
    { 0 },
    &operand_data[2348],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1262 },
#else
    { 0, output_1262, 0 },
#endif
    { 0 },
    &operand_data[2352],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv4df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1263 },
#else
    { 0, output_1263, 0 },
#endif
    { 0 },
    &operand_data[2357],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1264 },
#else
    { 0, output_1264, 0 },
#endif
    { 0 },
    &operand_data[2381],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1265 },
#else
    { 0, output_1265, 0 },
#endif
    { 0 },
    &operand_data[2384],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1266 },
#else
    { 0, output_1266, 0 },
#endif
    { 0 },
    &operand_data[2388],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1704 */
  {
    "*mulv2df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1267 },
#else
    { 0, output_1267, 0 },
#endif
    { 0 },
    &operand_data[2393],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1719 */
  {
    "sse_vmmulv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1268 },
#else
    { 0, output_1268, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmmulv4sf3 },
    &operand_data[2417],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1719 */
  {
    "sse_vmmulv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1269 },
#else
    { 0, output_1269, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmmulv4sf3_round },
    &operand_data[2420],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1719 */
  {
    "sse_vmdivv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1270 },
#else
    { 0, output_1270, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmdivv4sf3 },
    &operand_data[2417],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1719 */
  {
    "sse_vmdivv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1271 },
#else
    { 0, output_1271, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmdivv4sf3_round },
    &operand_data[2420],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1719 */
  {
    "sse2_vmmulv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1272 },
#else
    { 0, output_1272, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmmulv2df3 },
    &operand_data[2424],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1719 */
  {
    "sse2_vmmulv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1273 },
#else
    { 0, output_1273, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmmulv2df3_round },
    &operand_data[2427],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1719 */
  {
    "sse2_vmdivv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1274 },
#else
    { 0, output_1274, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmdivv2df3 },
    &operand_data[2424],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1719 */
  {
    "sse2_vmdivv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1275 },
#else
    { 0, output_1275, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmdivv2df3_round },
    &operand_data[2427],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx512f_divv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1276 },
#else
    { 0, output_1276, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv16sf3 },
    &operand_data[2431],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx512f_divv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1277 },
#else
    { 0, output_1277, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv16sf3_round },
    &operand_data[2222],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx512f_divv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1278 },
#else
    { 0, output_1278, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv16sf3_mask },
    &operand_data[2431],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx512f_divv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1279 },
#else
    { 0, output_1279, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv16sf3_mask_round },
    &operand_data[2231],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx_divv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1280 },
#else
    { 0, output_1280, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_divv8sf3 },
    &operand_data[2436],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx_divv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1281 },
#else
    { 0, output_1281, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_divv8sf3_mask },
    &operand_data[2436],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "sse_divv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1282 },
#else
    { 0, output_1282, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_divv4sf3 },
    &operand_data[2417],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "sse_divv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1283 },
#else
    { 0, output_1283, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_divv4sf3_mask },
    &operand_data[2441],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx512f_divv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1284 },
#else
    { 0, output_1284, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv8df3 },
    &operand_data[2446],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx512f_divv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1285 },
#else
    { 0, output_1285, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv8df3_round },
    &operand_data[2330],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx512f_divv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1286 },
#else
    { 0, output_1286, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv8df3_mask },
    &operand_data[2446],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx512f_divv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1287 },
#else
    { 0, output_1287, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv8df3_mask_round },
    &operand_data[2339],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx_divv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1288 },
#else
    { 0, output_1288, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_divv4df3 },
    &operand_data[2451],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "avx_divv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1289 },
#else
    { 0, output_1289, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_divv4df3_mask },
    &operand_data[2451],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "sse2_divv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1290 },
#else
    { 0, output_1290, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_divv2df3 },
    &operand_data[2424],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1763 */
  {
    "sse2_divv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1291 },
#else
    { 0, output_1291, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_divv2df3_mask },
    &operand_data[2456],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1777 */
  {
    "avx_rcpv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrcpps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_rcpv8sf2 },
    &operand_data[2461],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1777 */
  {
    "sse_rcpv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrcpps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_rcpv4sf2 },
    &operand_data[2463],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1789 */
  {
    "sse_vmrcpv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1294 },
#else
    { 0, output_1294, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmrcpv4sf2 },
    &operand_data[2465],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "*rcp14v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2099],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "rcp14v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v16sf_mask },
    &operand_data[2099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "*rcp14v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2103],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "rcp14v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v8sf_mask },
    &operand_data[2103],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "*rcp14v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2107],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "rcp14v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v4sf_mask },
    &operand_data[2107],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "*rcp14v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2111],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "rcp14v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v8df_mask },
    &operand_data[2111],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "*rcp14v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2115],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "rcp14v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v4df_mask },
    &operand_data[2115],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "*rcp14v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2119],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1808 */
  {
    "rcp14v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v2df_mask },
    &operand_data[2119],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1819 */
  {
    "srcp14v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ss\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_srcp14v4sf },
    &operand_data[2468],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1819 */
  {
    "srcp14v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14sd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_srcp14v2df },
    &operand_data[2471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx512f_sqrtv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1309 },
#else
    { 0, output_1309, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv16sf2 },
    &operand_data[2474],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx512f_sqrtv16sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1310 },
#else
    { 0, output_1310, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv16sf2_round },
    &operand_data[2476],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx512f_sqrtv16sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1311 },
#else
    { 0, output_1311, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv16sf2_mask },
    &operand_data[2479],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx512f_sqrtv16sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1312 },
#else
    { 0, output_1312, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv16sf2_mask_round },
    &operand_data[2483],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx_sqrtv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1313 },
#else
    { 0, output_1313, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_sqrtv8sf2 },
    &operand_data[2488],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx_sqrtv8sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1314 },
#else
    { 0, output_1314, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_sqrtv8sf2_mask },
    &operand_data[2488],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "sse_sqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1315 },
#else
    { 0, output_1315, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_sqrtv4sf2 },
    &operand_data[2492],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "sse_sqrtv4sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1316 },
#else
    { 0, output_1316, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_sqrtv4sf2_mask },
    &operand_data[2492],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx512f_sqrtv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1317 },
#else
    { 0, output_1317, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv8df2 },
    &operand_data[2496],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx512f_sqrtv8df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1318 },
#else
    { 0, output_1318, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv8df2_round },
    &operand_data[2498],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx512f_sqrtv8df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1319 },
#else
    { 0, output_1319, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv8df2_mask },
    &operand_data[2501],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx512f_sqrtv8df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1320 },
#else
    { 0, output_1320, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv8df2_mask_round },
    &operand_data[2505],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx_sqrtv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1321 },
#else
    { 0, output_1321, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_sqrtv4df2 },
    &operand_data[2510],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "avx_sqrtv4df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1322 },
#else
    { 0, output_1322, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_sqrtv4df2_mask },
    &operand_data[2510],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "sse2_sqrtv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1323 },
#else
    { 0, output_1323, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sqrtv2df2 },
    &operand_data[2514],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1854 */
  {
    "sse2_sqrtv2df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1324 },
#else
    { 0, output_1324, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sqrtv2df2_mask },
    &operand_data[2514],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1868 */
  {
    "sse_vmsqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1325 },
#else
    { 0, output_1325, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsqrtv4sf2 },
    &operand_data[2518],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1868 */
  {
    "sse_vmsqrtv4sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1326 },
#else
    { 0, output_1326, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsqrtv4sf2_round },
    &operand_data[2521],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1868 */
  {
    "sse2_vmsqrtv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1327 },
#else
    { 0, output_1327, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsqrtv2df2 },
    &operand_data[2525],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1868 */
  {
    "sse2_vmsqrtv2df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1328 },
#else
    { 0, output_1328, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsqrtv2df2_round },
    &operand_data[2528],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1896 */
  {
    "avx_rsqrtv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrsqrtps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_rsqrtv8sf2 },
    &operand_data[2461],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1896 */
  {
    "sse_rsqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrsqrtps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_rsqrtv4sf2 },
    &operand_data[2463],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "*rsqrt14v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2099],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "rsqrt14v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v16sf_mask },
    &operand_data[2099],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "*rsqrt14v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2103],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "rsqrt14v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v8sf_mask },
    &operand_data[2103],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "*rsqrt14v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2107],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "rsqrt14v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v4sf_mask },
    &operand_data[2107],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "*rsqrt14v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2111],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "rsqrt14v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v8df_mask },
    &operand_data[2111],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "*rsqrt14v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2115],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "rsqrt14v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v4df_mask },
    &operand_data[2115],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "*rsqrt14v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2119],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1906 */
  {
    "rsqrt14v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v2df_mask },
    &operand_data[2119],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1917 */
  {
    "rsqrt14v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ss\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v4sf },
    &operand_data[2468],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1917 */
  {
    "rsqrt14v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14sd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v2df },
    &operand_data[2471],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1931 */
  {
    "sse_vmrsqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1345 },
#else
    { 0, output_1345, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmrsqrtv4sf2 },
    &operand_data[2465],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv16sf3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1346 },
#else
    { 0, output_1346, 0 },
#endif
    { 0 },
    &operand_data[2201],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv16sf3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1347 },
#else
    { 0, output_1347, 0 },
#endif
    { 0 },
    &operand_data[2532],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv16sf3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1348 },
#else
    { 0, output_1348, 0 },
#endif
    { 0 },
    &operand_data[2208],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv16sf3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1349 },
#else
    { 0, output_1349, 0 },
#endif
    { 0 },
    &operand_data[2536],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv16sf3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1350 },
#else
    { 0, output_1350, 0 },
#endif
    { 0 },
    &operand_data[2201],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv16sf3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1351 },
#else
    { 0, output_1351, 0 },
#endif
    { 0 },
    &operand_data[2532],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv16sf3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1352 },
#else
    { 0, output_1352, 0 },
#endif
    { 0 },
    &operand_data[2208],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv16sf3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1353 },
#else
    { 0, output_1353, 0 },
#endif
    { 0 },
    &operand_data[2536],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv8sf3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1354 },
#else
    { 0, output_1354, 0 },
#endif
    { 0 },
    &operand_data[2237],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv8sf3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1355 },
#else
    { 0, output_1355, 0 },
#endif
    { 0 },
    &operand_data[2542],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv8sf3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1356 },
#else
    { 0, output_1356, 0 },
#endif
    { 0 },
    &operand_data[2244],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv8sf3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1357 },
#else
    { 0, output_1357, 0 },
#endif
    { 0 },
    &operand_data[2546],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv8sf3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1358 },
#else
    { 0, output_1358, 0 },
#endif
    { 0 },
    &operand_data[2237],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv8sf3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1359 },
#else
    { 0, output_1359, 0 },
#endif
    { 0 },
    &operand_data[2542],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv8sf3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1360 },
#else
    { 0, output_1360, 0 },
#endif
    { 0 },
    &operand_data[2244],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv8sf3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1361 },
#else
    { 0, output_1361, 0 },
#endif
    { 0 },
    &operand_data[2546],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv4sf3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1362 },
#else
    { 0, output_1362, 0 },
#endif
    { 0 },
    &operand_data[2273],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv4sf3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1363 },
#else
    { 0, output_1363, 0 },
#endif
    { 0 },
    &operand_data[2552],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv4sf3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1364 },
#else
    { 0, output_1364, 0 },
#endif
    { 0 },
    &operand_data[2280],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv4sf3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1365 },
#else
    { 0, output_1365, 0 },
#endif
    { 0 },
    &operand_data[2556],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv4sf3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1366 },
#else
    { 0, output_1366, 0 },
#endif
    { 0 },
    &operand_data[2273],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv4sf3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1367 },
#else
    { 0, output_1367, 0 },
#endif
    { 0 },
    &operand_data[2552],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv4sf3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1368 },
#else
    { 0, output_1368, 0 },
#endif
    { 0 },
    &operand_data[2280],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv4sf3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1369 },
#else
    { 0, output_1369, 0 },
#endif
    { 0 },
    &operand_data[2556],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv8df3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1370 },
#else
    { 0, output_1370, 0 },
#endif
    { 0 },
    &operand_data[2309],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv8df3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1371 },
#else
    { 0, output_1371, 0 },
#endif
    { 0 },
    &operand_data[2562],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv8df3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1372 },
#else
    { 0, output_1372, 0 },
#endif
    { 0 },
    &operand_data[2316],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv8df3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1373 },
#else
    { 0, output_1373, 0 },
#endif
    { 0 },
    &operand_data[2566],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv8df3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1374 },
#else
    { 0, output_1374, 0 },
#endif
    { 0 },
    &operand_data[2309],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv8df3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1375 },
#else
    { 0, output_1375, 0 },
#endif
    { 0 },
    &operand_data[2562],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv8df3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1376 },
#else
    { 0, output_1376, 0 },
#endif
    { 0 },
    &operand_data[2316],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv8df3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1377 },
#else
    { 0, output_1377, 0 },
#endif
    { 0 },
    &operand_data[2566],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv4df3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1378 },
#else
    { 0, output_1378, 0 },
#endif
    { 0 },
    &operand_data[2345],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv4df3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1379 },
#else
    { 0, output_1379, 0 },
#endif
    { 0 },
    &operand_data[2572],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv4df3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1380 },
#else
    { 0, output_1380, 0 },
#endif
    { 0 },
    &operand_data[2352],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv4df3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1381 },
#else
    { 0, output_1381, 0 },
#endif
    { 0 },
    &operand_data[2576],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv4df3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1382 },
#else
    { 0, output_1382, 0 },
#endif
    { 0 },
    &operand_data[2345],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv4df3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1383 },
#else
    { 0, output_1383, 0 },
#endif
    { 0 },
    &operand_data[2572],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv4df3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1384 },
#else
    { 0, output_1384, 0 },
#endif
    { 0 },
    &operand_data[2352],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv4df3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1385 },
#else
    { 0, output_1385, 0 },
#endif
    { 0 },
    &operand_data[2576],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv2df3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1386 },
#else
    { 0, output_1386, 0 },
#endif
    { 0 },
    &operand_data[2381],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv2df3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1387 },
#else
    { 0, output_1387, 0 },
#endif
    { 0 },
    &operand_data[2582],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv2df3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1388 },
#else
    { 0, output_1388, 0 },
#endif
    { 0 },
    &operand_data[2388],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*smaxv2df3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1389 },
#else
    { 0, output_1389, 0 },
#endif
    { 0 },
    &operand_data[2586],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv2df3_finite",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1390 },
#else
    { 0, output_1390, 0 },
#endif
    { 0 },
    &operand_data[2381],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv2df3_finite_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1391 },
#else
    { 0, output_1391, 0 },
#endif
    { 0 },
    &operand_data[2582],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv2df3_finite_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1392 },
#else
    { 0, output_1392, 0 },
#endif
    { 0 },
    &operand_data[2388],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1964 */
  {
    "*sminv2df3_finite_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1393 },
#else
    { 0, output_1393, 0 },
#endif
    { 0 },
    &operand_data[2586],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1394 },
#else
    { 0, output_1394, 0 },
#endif
    { 0 },
    &operand_data[2431],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1395 },
#else
    { 0, output_1395, 0 },
#endif
    { 0 },
    &operand_data[2592],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1396 },
#else
    { 0, output_1396, 0 },
#endif
    { 0 },
    &operand_data[2431],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1397 },
#else
    { 0, output_1397, 0 },
#endif
    { 0 },
    &operand_data[2596],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1398 },
#else
    { 0, output_1398, 0 },
#endif
    { 0 },
    &operand_data[2431],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1399 },
#else
    { 0, output_1399, 0 },
#endif
    { 0 },
    &operand_data[2592],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1400 },
#else
    { 0, output_1400, 0 },
#endif
    { 0 },
    &operand_data[2431],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1401 },
#else
    { 0, output_1401, 0 },
#endif
    { 0 },
    &operand_data[2596],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1402 },
#else
    { 0, output_1402, 0 },
#endif
    { 0 },
    &operand_data[2436],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1403 },
#else
    { 0, output_1403, 0 },
#endif
    { 0 },
    &operand_data[2436],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1404 },
#else
    { 0, output_1404, 0 },
#endif
    { 0 },
    &operand_data[2436],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1405 },
#else
    { 0, output_1405, 0 },
#endif
    { 0 },
    &operand_data[2436],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1406 },
#else
    { 0, output_1406, 0 },
#endif
    { 0 },
    &operand_data[2417],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1407 },
#else
    { 0, output_1407, 0 },
#endif
    { 0 },
    &operand_data[2441],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1408 },
#else
    { 0, output_1408, 0 },
#endif
    { 0 },
    &operand_data[2417],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1409 },
#else
    { 0, output_1409, 0 },
#endif
    { 0 },
    &operand_data[2441],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1410 },
#else
    { 0, output_1410, 0 },
#endif
    { 0 },
    &operand_data[2446],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1411 },
#else
    { 0, output_1411, 0 },
#endif
    { 0 },
    &operand_data[2602],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1412 },
#else
    { 0, output_1412, 0 },
#endif
    { 0 },
    &operand_data[2446],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1413 },
#else
    { 0, output_1413, 0 },
#endif
    { 0 },
    &operand_data[2606],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1414 },
#else
    { 0, output_1414, 0 },
#endif
    { 0 },
    &operand_data[2446],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1415 },
#else
    { 0, output_1415, 0 },
#endif
    { 0 },
    &operand_data[2602],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1416 },
#else
    { 0, output_1416, 0 },
#endif
    { 0 },
    &operand_data[2446],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1417 },
#else
    { 0, output_1417, 0 },
#endif
    { 0 },
    &operand_data[2606],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1418 },
#else
    { 0, output_1418, 0 },
#endif
    { 0 },
    &operand_data[2451],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1419 },
#else
    { 0, output_1419, 0 },
#endif
    { 0 },
    &operand_data[2451],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1420 },
#else
    { 0, output_1420, 0 },
#endif
    { 0 },
    &operand_data[2451],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1421 },
#else
    { 0, output_1421, 0 },
#endif
    { 0 },
    &operand_data[2451],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1422 },
#else
    { 0, output_1422, 0 },
#endif
    { 0 },
    &operand_data[2424],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*smaxv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1423 },
#else
    { 0, output_1423, 0 },
#endif
    { 0 },
    &operand_data[2456],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1424 },
#else
    { 0, output_1424, 0 },
#endif
    { 0 },
    &operand_data[2424],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1981 */
  {
    "*sminv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1425 },
#else
    { 0, output_1425, 0 },
#endif
    { 0 },
    &operand_data[2456],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1997 */
  {
    "sse_vmsmaxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1426 },
#else
    { 0, output_1426, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsmaxv4sf3 },
    &operand_data[2417],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1997 */
  {
    "sse_vmsmaxv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1427 },
#else
    { 0, output_1427, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsmaxv4sf3_round },
    &operand_data[2612],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1997 */
  {
    "sse_vmsminv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1428 },
#else
    { 0, output_1428, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsminv4sf3 },
    &operand_data[2417],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1997 */
  {
    "sse_vmsminv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1429 },
#else
    { 0, output_1429, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsminv4sf3_round },
    &operand_data[2612],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1997 */
  {
    "sse2_vmsmaxv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1430 },
#else
    { 0, output_1430, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsmaxv2df3 },
    &operand_data[2424],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1997 */
  {
    "sse2_vmsmaxv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1431 },
#else
    { 0, output_1431, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsmaxv2df3_round },
    &operand_data[2616],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1997 */
  {
    "sse2_vmsminv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1432 },
#else
    { 0, output_1432, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsminv2df3 },
    &operand_data[2424],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1997 */
  {
    "sse2_vmsminv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1433 },
#else
    { 0, output_1433, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsminv2df3_round },
    &operand_data[2616],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2021 */
  {
    "*ieee_sminv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1434 },
#else
    { 0, output_1434, 0 },
#endif
    { 0 },
    &operand_data[2431],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2021 */
  {
    "*ieee_sminv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1435 },
#else
    { 0, output_1435, 0 },
#endif
    { 0 },
    &operand_data[2436],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2021 */
  {
    "*ieee_sminv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1436 },
#else
    { 0, output_1436, 0 },
#endif
    { 0 },
    &operand_data[2417],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2021 */
  {
    "*ieee_sminv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1437 },
#else
    { 0, output_1437, 0 },
#endif
    { 0 },
    &operand_data[2446],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2021 */
  {
    "*ieee_sminv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1438 },
#else
    { 0, output_1438, 0 },
#endif
    { 0 },
    &operand_data[2451],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2021 */
  {
    "*ieee_sminv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1439 },
#else
    { 0, output_1439, 0 },
#endif
    { 0 },
    &operand_data[2424],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2036 */
  {
    "*ieee_smaxv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1440 },
#else
    { 0, output_1440, 0 },
#endif
    { 0 },
    &operand_data[2431],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2036 */
  {
    "*ieee_smaxv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1441 },
#else
    { 0, output_1441, 0 },
#endif
    { 0 },
    &operand_data[2436],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2036 */
  {
    "*ieee_smaxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1442 },
#else
    { 0, output_1442, 0 },
#endif
    { 0 },
    &operand_data[2417],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2036 */
  {
    "*ieee_smaxv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1443 },
#else
    { 0, output_1443, 0 },
#endif
    { 0 },
    &operand_data[2446],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2036 */
  {
    "*ieee_smaxv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1444 },
#else
    { 0, output_1444, 0 },
#endif
    { 0 },
    &operand_data[2451],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2036 */
  {
    "*ieee_smaxv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1445 },
#else
    { 0, output_1445, 0 },
#endif
    { 0 },
    &operand_data[2424],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2051 */
  {
    "avx_addsubv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddsubpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_addsubv4df3 },
    &operand_data[2620],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2065 */
  {
    "sse3_addsubv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1447 },
#else
    { 0, output_1447, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_addsubv2df3 },
    &operand_data[2623],
    3,
    3,
    2,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2083 */
  {
    "avx_addsubv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddsubps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_addsubv8sf3 },
    &operand_data[2626],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2097 */
  {
    "sse3_addsubv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1449 },
#else
    { 0, output_1449, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_addsubv4sf3 },
    &operand_data[2629],
    3,
    3,
    2,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2233 */
  {
    "avx_haddv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhaddpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_haddv4df3 },
    &operand_data[2620],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2233 */
  {
    "avx_hsubv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsubpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_hsubv4df3 },
    &operand_data[2620],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2275 */
  {
    "*sse3_haddv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1452 },
#else
    { 0, output_1452, 0 },
#endif
    { 0 },
    &operand_data[2632],
    7,
    7,
    2,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2303 */
  {
    "sse3_hsubv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1453 },
#else
    { 0, output_1453, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_hsubv2df3 },
    &operand_data[2623],
    3,
    3,
    2,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2325 */
  {
    "*sse3_haddv2df3_low",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1454 },
#else
    { 0, output_1454, 0 },
#endif
    { 0 },
    &operand_data[2639],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2344 */
  {
    "*sse3_hsubv2df3_low",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1455 },
#else
    { 0, output_1455, 0 },
#endif
    { 0 },
    &operand_data[2639],
    2,
    2,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2362 */
  {
    "avx_haddv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhaddps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_haddv8sf3 },
    &operand_data[2626],
    3,
    3,
    14,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2362 */
  {
    "avx_hsubv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsubps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_hsubv8sf3 },
    &operand_data[2626],
    3,
    3,
    14,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2405 */
  {
    "sse3_haddv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1458 },
#else
    { 0, output_1458, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_haddv4sf3 },
    &operand_data[2629],
    3,
    3,
    6,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2405 */
  {
    "sse3_hsubv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1459 },
#else
    { 0, output_1459, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_hsubv4sf3 },
    &operand_data[2629],
    3,
    3,
    6,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "*reducepv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2643],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "reducepv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv16sf_mask },
    &operand_data[2643],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "*reducepv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2648],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "reducepv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv8sf_mask },
    &operand_data[2648],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "*reducepv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2653],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "reducepv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv4sf_mask },
    &operand_data[2653],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "*reducepv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2658],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "reducepv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv8df_mask },
    &operand_data[2658],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "*reducepv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2663],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "reducepv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv4df_mask },
    &operand_data[2663],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "*reducepv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2668],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2577 */
  {
    "reducepv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv2df_mask },
    &operand_data[2668],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2589 */
  {
    "reducesv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducess\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducesv4sf },
    &operand_data[2673],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2589 */
  {
    "reducesv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducesd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducesv2df },
    &operand_data[2677],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2611 */
  {
    "avx_cmpv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cmpv8sf3 },
    &operand_data[2681],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2611 */
  {
    "avx_cmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cmpv4sf3 },
    &operand_data[2685],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2611 */
  {
    "avx_cmpv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cmpv4df3 },
    &operand_data[2689],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2611 */
  {
    "avx_cmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cmpv2df3 },
    &operand_data[2693],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2625 */
  {
    "avx_vmcmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpss\t{%3, %2, %1, %0|%0, %1, %k2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vmcmpv4sf3 },
    &operand_data[2685],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2625 */
  {
    "avx_vmcmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpsd\t{%3, %2, %1, %0|%0, %1, %q2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vmcmpv2df3 },
    &operand_data[2693],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2642 */
  {
    "*avx_maskcmpv8sf3_comm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1480 },
#else
    { 0, output_1480, 0 },
#endif
    { 0 },
    &operand_data[2697],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2642 */
  {
    "*sse_maskcmpv4sf3_comm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1481 },
#else
    { 0, output_1481, 0 },
#endif
    { 0 },
    &operand_data[2701],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2642 */
  {
    "*avx_maskcmpv4df3_comm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1482 },
#else
    { 0, output_1482, 0 },
#endif
    { 0 },
    &operand_data[2705],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2642 */
  {
    "*sse2_maskcmpv2df3_comm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1483 },
#else
    { 0, output_1483, 0 },
#endif
    { 0 },
    &operand_data[2709],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2658 */
  {
    "avx_maskcmpv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1484 },
#else
    { 0, output_1484, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskcmpv8sf3 },
    &operand_data[2713],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2658 */
  {
    "sse_maskcmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1485 },
#else
    { 0, output_1485, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_maskcmpv4sf3 },
    &operand_data[2717],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2658 */
  {
    "avx_maskcmpv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1486 },
#else
    { 0, output_1486, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskcmpv4df3 },
    &operand_data[2721],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2658 */
  {
    "sse2_maskcmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1487 },
#else
    { 0, output_1487, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_maskcmpv2df3 },
    &operand_data[2725],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2673 */
  {
    "sse_vmmaskcmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1488 },
#else
    { 0, output_1488, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmmaskcmpv4sf3 },
    &operand_data[2717],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2673 */
  {
    "sse2_vmmaskcmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1489 },
#else
    { 0, output_1489, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmmaskcmpv2df3 },
    &operand_data[2725],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16si3 },
    &operand_data[2729],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16si3_mask },
    &operand_data[2729],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv16si3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16si3_round },
    &operand_data[2734],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv16si3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16si3_mask_round },
    &operand_data[2739],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8si3 },
    &operand_data[2745],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8si3_mask },
    &operand_data[2745],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4si3 },
    &operand_data[2750],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4si3_mask },
    &operand_data[2750],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8di3 },
    &operand_data[2755],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8di3_mask },
    &operand_data[2755],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv8di3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8di3_round },
    &operand_data[2760],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv8di3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8di3_mask_round },
    &operand_data[2765],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4di3 },
    &operand_data[2771],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4di3_mask },
    &operand_data[2771],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv2di3 },
    &operand_data[2776],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv2di3_mask },
    &operand_data[2776],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16sf3 },
    &operand_data[2781],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16sf3_mask },
    &operand_data[2781],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16sf3_round },
    &operand_data[2786],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16sf3_mask_round },
    &operand_data[2791],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8sf3 },
    &operand_data[2797],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8sf3_mask },
    &operand_data[2797],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4sf3 },
    &operand_data[2802],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4sf3_mask },
    &operand_data[2802],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8df3 },
    &operand_data[2807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8df3_mask },
    &operand_data[2807],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8df3_round },
    &operand_data[2812],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512f_cmpv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8df3_mask_round },
    &operand_data[2817],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4df3 },
    &operand_data[2823],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4df3_mask },
    &operand_data[2823],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv2df3 },
    &operand_data[2828],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2702 */
  {
    "avx512vl_cmpv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv2df3_mask },
    &operand_data[2828],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512bw_cmpv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cmpv64qi3 },
    &operand_data[2833],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512bw_cmpv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cmpv64qi3_mask },
    &operand_data[2833],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512vl_cmpv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv16qi3 },
    &operand_data[2838],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512vl_cmpv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv16qi3_mask },
    &operand_data[2838],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512vl_cmpv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv32qi3 },
    &operand_data[2843],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512vl_cmpv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv32qi3_mask },
    &operand_data[2843],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512bw_cmpv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cmpv32hi3 },
    &operand_data[2848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512bw_cmpv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cmpv32hi3_mask },
    &operand_data[2848],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512vl_cmpv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv16hi3 },
    &operand_data[2853],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512vl_cmpv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv16hi3_mask },
    &operand_data[2853],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512vl_cmpv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8hi3 },
    &operand_data[2858],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2716 */
  {
    "avx512vl_cmpv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8hi3_mask },
    &operand_data[2858],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512bw_ucmpv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ucmpv64qi3 },
    &operand_data[2833],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512bw_ucmpv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ucmpv64qi3_mask },
    &operand_data[2833],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512vl_ucmpv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv16qi3 },
    &operand_data[2838],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512vl_ucmpv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv16qi3_mask },
    &operand_data[2838],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512vl_ucmpv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv32qi3 },
    &operand_data[2843],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512vl_ucmpv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv32qi3_mask },
    &operand_data[2843],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512bw_ucmpv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ucmpv32hi3 },
    &operand_data[2848],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512bw_ucmpv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ucmpv32hi3_mask },
    &operand_data[2848],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512vl_ucmpv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv16hi3 },
    &operand_data[2853],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512vl_ucmpv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv16hi3_mask },
    &operand_data[2853],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512vl_ucmpv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv8hi3 },
    &operand_data[2858],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2730 */
  {
    "avx512vl_ucmpv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv8hi3_mask },
    &operand_data[2858],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512f_ucmpv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ucmpv16si3 },
    &operand_data[2729],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512f_ucmpv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ucmpv16si3_mask },
    &operand_data[2729],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512vl_ucmpv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv8si3 },
    &operand_data[2745],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512vl_ucmpv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv8si3_mask },
    &operand_data[2745],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512vl_ucmpv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv4si3 },
    &operand_data[2750],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512vl_ucmpv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv4si3_mask },
    &operand_data[2750],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512f_ucmpv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ucmpv8di3 },
    &operand_data[2755],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512f_ucmpv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ucmpv8di3_mask },
    &operand_data[2755],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512vl_ucmpv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv4di3 },
    &operand_data[2771],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512vl_ucmpv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv4di3_mask },
    &operand_data[2771],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512vl_ucmpv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv2di3 },
    &operand_data[2776],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2744 */
  {
    "avx512vl_ucmpv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv2di3_mask },
    &operand_data[2776],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2758 */
  {
    "avx512f_vmcmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv4sf3 },
    &operand_data[2863],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2758 */
  {
    "avx512f_vmcmpv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpss\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv4sf3_round },
    &operand_data[2867],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2758 */
  {
    "avx512f_vmcmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv2df3 },
    &operand_data[2872],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2758 */
  {
    "avx512f_vmcmpv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpsd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv2df3_round },
    &operand_data[2876],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2774 */
  {
    "avx512f_vmcmpv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpss\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv4sf3_mask },
    &operand_data[2881],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2774 */
  {
    "avx512f_vmcmpv4sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpss\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv4sf3_mask_round },
    &operand_data[2886],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2774 */
  {
    "avx512f_vmcmpv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpsd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv2df3_mask },
    &operand_data[2892],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2774 */
  {
    "avx512f_vmcmpv2df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpsd\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv2df3_mask_round },
    &operand_data[2897],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2792 */
  {
    "avx512f_maskcmpv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv16sf3 },
    &operand_data[2903],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2792 */
  {
    "avx512f_maskcmpv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv8sf3 },
    &operand_data[2907],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2792 */
  {
    "avx512f_maskcmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv4sf3 },
    &operand_data[2911],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2792 */
  {
    "avx512f_maskcmpv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv8df3 },
    &operand_data[2915],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2792 */
  {
    "avx512f_maskcmpv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv4df3 },
    &operand_data[2919],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2792 */
  {
    "avx512f_maskcmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv2df3 },
    &operand_data[2923],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2804 */
  {
    "sse_comi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcomiss\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_comi },
    &operand_data[2001],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2804 */
  {
    "sse_comi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcomiss\t{%r2%1, %0|%0, %k1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_comi_round },
    &operand_data[2927],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2804 */
  {
    "sse2_comi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcomisd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_comi },
    &operand_data[2013],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2804 */
  {
    "sse2_comi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcomisd\t{%r2%1, %0|%0, %q1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_comi_round },
    &operand_data[2930],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2824 */
  {
    "sse_ucomi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vucomiss\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_ucomi },
    &operand_data[2001],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2824 */
  {
    "sse_ucomi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vucomiss\t{%r2%1, %0|%0, %k1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_ucomi_round },
    &operand_data[2927],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2824 */
  {
    "sse2_ucomi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vucomisd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ucomi },
    &operand_data[2013],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2824 */
  {
    "sse2_ucomi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vucomisd\t{%r2%1, %0|%0, %q1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ucomi_round },
    &operand_data[2930],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3126 */
  {
    "avx_andnotv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1580 },
#else
    { 0, 0, output_1580 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_andnotv8sf3 },
    &operand_data[2436],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3126 */
  {
    "avx_andnotv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1581 },
#else
    { 0, 0, output_1581 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_andnotv8sf3_mask },
    &operand_data[2436],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3126 */
  {
    "sse_andnotv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1582 },
#else
    { 0, 0, output_1582 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_andnotv4sf3 },
    &operand_data[2417],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3126 */
  {
    "sse_andnotv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1583 },
#else
    { 0, 0, output_1583 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_andnotv4sf3_mask },
    &operand_data[2441],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3126 */
  {
    "avx_andnotv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1584 },
#else
    { 0, 0, output_1584 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_andnotv4df3 },
    &operand_data[2451],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3126 */
  {
    "avx_andnotv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1585 },
#else
    { 0, 0, output_1585 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_andnotv4df3_mask },
    &operand_data[2451],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3126 */
  {
    "sse2_andnotv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1586 },
#else
    { 0, 0, output_1586 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv2df3 },
    &operand_data[2424],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3126 */
  {
    "sse2_andnotv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1587 },
#else
    { 0, 0, output_1587 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv2df3_mask },
    &operand_data[2456],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3185 */
  {
    "avx512f_andnotv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1588 },
#else
    { 0, 0, output_1588 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv16sf3 },
    &operand_data[1992],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3185 */
  {
    "avx512f_andnotv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1589 },
#else
    { 0, 0, output_1589 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv16sf3_mask },
    &operand_data[2933],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3185 */
  {
    "avx512f_andnotv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1590 },
#else
    { 0, 0, output_1590 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv8df3 },
    &operand_data[2004],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3185 */
  {
    "avx512f_andnotv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1591 },
#else
    { 0, 0, output_1591 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv8df3_mask },
    &operand_data[2938],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*andv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1592 },
#else
    { 0, 0, output_1592 },
#endif
    { 0 },
    &operand_data[2237],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*andv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1593 },
#else
    { 0, 0, output_1593 },
#endif
    { 0 },
    &operand_data[2244],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*iorv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1594 },
#else
    { 0, 0, output_1594 },
#endif
    { 0 },
    &operand_data[2237],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*iorv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1595 },
#else
    { 0, 0, output_1595 },
#endif
    { 0 },
    &operand_data[2244],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*xorv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1596 },
#else
    { 0, 0, output_1596 },
#endif
    { 0 },
    &operand_data[2237],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*xorv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1597 },
#else
    { 0, 0, output_1597 },
#endif
    { 0 },
    &operand_data[2244],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*andv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1598 },
#else
    { 0, 0, output_1598 },
#endif
    { 0 },
    &operand_data[2273],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*andv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1599 },
#else
    { 0, 0, output_1599 },
#endif
    { 0 },
    &operand_data[2280],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*iorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1600 },
#else
    { 0, 0, output_1600 },
#endif
    { 0 },
    &operand_data[2273],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*iorv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1601 },
#else
    { 0, 0, output_1601 },
#endif
    { 0 },
    &operand_data[2280],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*xorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1602 },
#else
    { 0, 0, output_1602 },
#endif
    { 0 },
    &operand_data[2273],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*xorv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1603 },
#else
    { 0, 0, output_1603 },
#endif
    { 0 },
    &operand_data[2280],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*andv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1604 },
#else
    { 0, 0, output_1604 },
#endif
    { 0 },
    &operand_data[2345],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*andv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1605 },
#else
    { 0, 0, output_1605 },
#endif
    { 0 },
    &operand_data[2352],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*iorv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1606 },
#else
    { 0, 0, output_1606 },
#endif
    { 0 },
    &operand_data[2345],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*iorv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1607 },
#else
    { 0, 0, output_1607 },
#endif
    { 0 },
    &operand_data[2352],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*xorv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1608 },
#else
    { 0, 0, output_1608 },
#endif
    { 0 },
    &operand_data[2345],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*xorv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1609 },
#else
    { 0, 0, output_1609 },
#endif
    { 0 },
    &operand_data[2352],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*andv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1610 },
#else
    { 0, 0, output_1610 },
#endif
    { 0 },
    &operand_data[2381],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*andv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1611 },
#else
    { 0, 0, output_1611 },
#endif
    { 0 },
    &operand_data[2388],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*iorv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1612 },
#else
    { 0, 0, output_1612 },
#endif
    { 0 },
    &operand_data[2381],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*iorv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1613 },
#else
    { 0, 0, output_1613 },
#endif
    { 0 },
    &operand_data[2388],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*xorv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1614 },
#else
    { 0, 0, output_1614 },
#endif
    { 0 },
    &operand_data[2381],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3232 */
  {
    "*xorv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1615 },
#else
    { 0, 0, output_1615 },
#endif
    { 0 },
    &operand_data[2388],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*andv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1616 },
#else
    { 0, 0, output_1616 },
#endif
    { 0 },
    &operand_data[2943],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*andv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1617 },
#else
    { 0, 0, output_1617 },
#endif
    { 0 },
    &operand_data[2943],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*iorv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1618 },
#else
    { 0, 0, output_1618 },
#endif
    { 0 },
    &operand_data[2943],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*iorv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1619 },
#else
    { 0, 0, output_1619 },
#endif
    { 0 },
    &operand_data[2943],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*xorv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1620 },
#else
    { 0, 0, output_1620 },
#endif
    { 0 },
    &operand_data[2943],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*xorv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1621 },
#else
    { 0, 0, output_1621 },
#endif
    { 0 },
    &operand_data[2943],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*andv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1622 },
#else
    { 0, 0, output_1622 },
#endif
    { 0 },
    &operand_data[2948],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*andv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1623 },
#else
    { 0, 0, output_1623 },
#endif
    { 0 },
    &operand_data[2948],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*iorv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1624 },
#else
    { 0, 0, output_1624 },
#endif
    { 0 },
    &operand_data[2948],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*iorv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1625 },
#else
    { 0, 0, output_1625 },
#endif
    { 0 },
    &operand_data[2948],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*xorv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1626 },
#else
    { 0, 0, output_1626 },
#endif
    { 0 },
    &operand_data[2948],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3290 */
  {
    "*xorv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1627 },
#else
    { 0, 0, output_1627 },
#endif
    { 0 },
    &operand_data[2948],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3343 */
  {
    "*andnotsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1628 },
#else
    { 0, 0, output_1628 },
#endif
    { 0 },
    &operand_data[2953],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3343 */
  {
    "*andnotdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1629 },
#else
    { 0, 0, output_1629 },
#endif
    { 0 },
    &operand_data[2956],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3385 */
  {
    "*andnottf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1630 },
#else
    { 0, 0, output_1630 },
#endif
    { 0 },
    &operand_data[2959],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3432 */
  {
    "*andsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1631 },
#else
    { 0, 0, output_1631 },
#endif
    { 0 },
    &operand_data[2962],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3432 */
  {
    "*iorsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1632 },
#else
    { 0, 0, output_1632 },
#endif
    { 0 },
    &operand_data[2962],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3432 */
  {
    "*xorsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1633 },
#else
    { 0, 0, output_1633 },
#endif
    { 0 },
    &operand_data[2962],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3432 */
  {
    "*anddf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1634 },
#else
    { 0, 0, output_1634 },
#endif
    { 0 },
    &operand_data[2965],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3432 */
  {
    "*iordf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1635 },
#else
    { 0, 0, output_1635 },
#endif
    { 0 },
    &operand_data[2965],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3432 */
  {
    "*xordf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1636 },
#else
    { 0, 0, output_1636 },
#endif
    { 0 },
    &operand_data[2965],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3481 */
  {
    "*andtf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1637 },
#else
    { 0, 0, output_1637 },
#endif
    { 0 },
    &operand_data[2968],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3481 */
  {
    "*iortf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1638 },
#else
    { 0, 0, output_1638 },
#endif
    { 0 },
    &operand_data[2968],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3481 */
  {
    "*xortf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1639 },
#else
    { 0, 0, output_1639 },
#endif
    { 0 },
    &operand_data[2968],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3617 */
  {
    "*fma_fmadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1640 },
#else
    { 0, output_1640, 0 },
#endif
    { 0 },
    &operand_data[2971],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3617 */
  {
    "*fma_fmadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1641 },
#else
    { 0, output_1641, 0 },
#endif
    { 0 },
    &operand_data[2975],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3617 */
  {
    "*fma_fmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1642 },
#else
    { 0, output_1642, 0 },
#endif
    { 0 },
    &operand_data[2979],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3617 */
  {
    "*fma_fmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1643 },
#else
    { 0, output_1643, 0 },
#endif
    { 0 },
    &operand_data[2983],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3617 */
  {
    "*fma_fmadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1644 },
#else
    { 0, output_1644, 0 },
#endif
    { 0 },
    &operand_data[2987],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3617 */
  {
    "*fma_fmadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1645 },
#else
    { 0, output_1645, 0 },
#endif
    { 0 },
    &operand_data[2991],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "*fma_fmadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1646 },
#else
    { 0, output_1646, 0 },
#endif
    { 0 },
    &operand_data[2995],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "*fma_fmadd_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1647 },
#else
    { 0, output_1647, 0 },
#endif
    { 0 },
    &operand_data[2999],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "*fma_fmadd_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1648 },
#else
    { 0, output_1648, 0 },
#endif
    { 0 },
    &operand_data[3003],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "fma_fmadd_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1649 },
#else
    { 0, output_1649, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v16sf_maskz_1 },
    &operand_data[3008],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "fma_fmadd_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1650 },
#else
    { 0, output_1650, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v16sf_maskz_1_round },
    &operand_data[3014],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "*fma_fmadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1651 },
#else
    { 0, output_1651, 0 },
#endif
    { 0 },
    &operand_data[3021],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "fma_fmadd_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1652 },
#else
    { 0, output_1652, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v8sf_maskz_1 },
    &operand_data[3021],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "*fma_fmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1653 },
#else
    { 0, output_1653, 0 },
#endif
    { 0 },
    &operand_data[3027],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "fma_fmadd_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1654 },
#else
    { 0, output_1654, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v4sf_maskz_1 },
    &operand_data[3027],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "*fma_fmadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1655 },
#else
    { 0, output_1655, 0 },
#endif
    { 0 },
    &operand_data[3033],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "*fma_fmadd_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1656 },
#else
    { 0, output_1656, 0 },
#endif
    { 0 },
    &operand_data[3037],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "*fma_fmadd_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1657 },
#else
    { 0, output_1657, 0 },
#endif
    { 0 },
    &operand_data[3041],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "fma_fmadd_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1658 },
#else
    { 0, output_1658, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v8df_maskz_1 },
    &operand_data[3046],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "fma_fmadd_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1659 },
#else
    { 0, output_1659, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v8df_maskz_1_round },
    &operand_data[3052],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "*fma_fmadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1660 },
#else
    { 0, output_1660, 0 },
#endif
    { 0 },
    &operand_data[3059],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "fma_fmadd_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1661 },
#else
    { 0, output_1661, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v4df_maskz_1 },
    &operand_data[3059],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "*fma_fmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1662 },
#else
    { 0, output_1662, 0 },
#endif
    { 0 },
    &operand_data[3065],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3639 */
  {
    "fma_fmadd_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1663 },
#else
    { 0, output_1663, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v2df_maskz_1 },
    &operand_data[3065],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3653 */
  {
    "avx512f_fmadd_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1664 },
#else
    { 0, output_1664, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_mask },
    &operand_data[3071],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3653 */
  {
    "avx512f_fmadd_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1665 },
#else
    { 0, output_1665, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_mask_round },
    &operand_data[3076],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3653 */
  {
    "avx512vl_fmadd_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1666 },
#else
    { 0, output_1666, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v8sf_mask },
    &operand_data[3082],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3653 */
  {
    "avx512vl_fmadd_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1667 },
#else
    { 0, output_1667, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4sf_mask },
    &operand_data[3087],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3653 */
  {
    "avx512f_fmadd_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1668 },
#else
    { 0, output_1668, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_mask },
    &operand_data[3092],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3653 */
  {
    "avx512f_fmadd_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1669 },
#else
    { 0, output_1669, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_mask_round },
    &operand_data[3097],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3653 */
  {
    "avx512vl_fmadd_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1670 },
#else
    { 0, output_1670, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4df_mask },
    &operand_data[3103],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3653 */
  {
    "avx512vl_fmadd_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1671 },
#else
    { 0, output_1671, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v2df_mask },
    &operand_data[3108],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512f_fmadd_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_mask3 },
    &operand_data[3113],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512f_fmadd_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_mask3_round },
    &operand_data[3118],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512vl_fmadd_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v8sf_mask3 },
    &operand_data[3124],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512vl_fmadd_v8sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v8sf_mask3_round },
    &operand_data[3129],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512vl_fmadd_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4sf_mask3 },
    &operand_data[3135],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512vl_fmadd_v4sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4sf_mask3_round },
    &operand_data[3140],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512f_fmadd_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_mask3 },
    &operand_data[3146],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512f_fmadd_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_mask3_round },
    &operand_data[3151],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512vl_fmadd_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4df_mask3 },
    &operand_data[3157],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512vl_fmadd_v4df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4df_mask3_round },
    &operand_data[3162],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512vl_fmadd_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v2df_mask3 },
    &operand_data[3168],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3670 */
  {
    "avx512vl_fmadd_v2df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v2df_mask3_round },
    &operand_data[3173],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3685 */
  {
    "*fma_fmsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1684 },
#else
    { 0, output_1684, 0 },
#endif
    { 0 },
    &operand_data[2971],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3685 */
  {
    "*fma_fmsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1685 },
#else
    { 0, output_1685, 0 },
#endif
    { 0 },
    &operand_data[2975],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3685 */
  {
    "*fma_fmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1686 },
#else
    { 0, output_1686, 0 },
#endif
    { 0 },
    &operand_data[2979],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3685 */
  {
    "*fma_fmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1687 },
#else
    { 0, output_1687, 0 },
#endif
    { 0 },
    &operand_data[2983],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3685 */
  {
    "*fma_fmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1688 },
#else
    { 0, output_1688, 0 },
#endif
    { 0 },
    &operand_data[2987],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3685 */
  {
    "*fma_fmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1689 },
#else
    { 0, output_1689, 0 },
#endif
    { 0 },
    &operand_data[2991],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "*fma_fmsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1690 },
#else
    { 0, output_1690, 0 },
#endif
    { 0 },
    &operand_data[2995],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "*fma_fmsub_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1691 },
#else
    { 0, output_1691, 0 },
#endif
    { 0 },
    &operand_data[2999],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "*fma_fmsub_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1692 },
#else
    { 0, output_1692, 0 },
#endif
    { 0 },
    &operand_data[3003],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "fma_fmsub_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1693 },
#else
    { 0, output_1693, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v16sf_maskz_1 },
    &operand_data[3008],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "fma_fmsub_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1694 },
#else
    { 0, output_1694, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v16sf_maskz_1_round },
    &operand_data[3014],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "*fma_fmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1695 },
#else
    { 0, output_1695, 0 },
#endif
    { 0 },
    &operand_data[3021],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "fma_fmsub_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1696 },
#else
    { 0, output_1696, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v8sf_maskz_1 },
    &operand_data[3021],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "*fma_fmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1697 },
#else
    { 0, output_1697, 0 },
#endif
    { 0 },
    &operand_data[3027],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "fma_fmsub_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1698 },
#else
    { 0, output_1698, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v4sf_maskz_1 },
    &operand_data[3027],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "*fma_fmsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1699 },
#else
    { 0, output_1699, 0 },
#endif
    { 0 },
    &operand_data[3033],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "*fma_fmsub_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1700 },
#else
    { 0, output_1700, 0 },
#endif
    { 0 },
    &operand_data[3037],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "*fma_fmsub_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1701 },
#else
    { 0, output_1701, 0 },
#endif
    { 0 },
    &operand_data[3041],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "fma_fmsub_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1702 },
#else
    { 0, output_1702, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v8df_maskz_1 },
    &operand_data[3046],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "fma_fmsub_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1703 },
#else
    { 0, output_1703, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v8df_maskz_1_round },
    &operand_data[3052],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "*fma_fmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1704 },
#else
    { 0, output_1704, 0 },
#endif
    { 0 },
    &operand_data[3059],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "fma_fmsub_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1705 },
#else
    { 0, output_1705, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v4df_maskz_1 },
    &operand_data[3059],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "*fma_fmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1706 },
#else
    { 0, output_1706, 0 },
#endif
    { 0 },
    &operand_data[3065],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3703 */
  {
    "fma_fmsub_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1707 },
#else
    { 0, output_1707, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v2df_maskz_1 },
    &operand_data[3065],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512f_fmsub_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1708 },
#else
    { 0, output_1708, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v16sf_mask },
    &operand_data[3071],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512f_fmsub_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1709 },
#else
    { 0, output_1709, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v16sf_mask_round },
    &operand_data[3076],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512vl_fmsub_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1710 },
#else
    { 0, output_1710, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v8sf_mask },
    &operand_data[3082],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512vl_fmsub_v8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1711 },
#else
    { 0, output_1711, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v8sf_mask_round },
    &operand_data[3179],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512vl_fmsub_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1712 },
#else
    { 0, output_1712, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4sf_mask },
    &operand_data[3087],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512vl_fmsub_v4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1713 },
#else
    { 0, output_1713, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4sf_mask_round },
    &operand_data[3185],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512f_fmsub_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1714 },
#else
    { 0, output_1714, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v8df_mask },
    &operand_data[3092],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512f_fmsub_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1715 },
#else
    { 0, output_1715, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v8df_mask_round },
    &operand_data[3097],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512vl_fmsub_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1716 },
#else
    { 0, output_1716, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4df_mask },
    &operand_data[3103],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512vl_fmsub_v4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1717 },
#else
    { 0, output_1717, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4df_mask_round },
    &operand_data[3191],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512vl_fmsub_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1718 },
#else
    { 0, output_1718, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v2df_mask },
    &operand_data[3108],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3718 */
  {
    "avx512vl_fmsub_v2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1719 },
#else
    { 0, output_1719, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v2df_mask_round },
    &operand_data[3197],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3736 */
  {
    "avx512f_fmsub_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v16sf_mask3 },
    &operand_data[3203],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3736 */
  {
    "avx512f_fmsub_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v16sf_mask3_round },
    &operand_data[3208],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3736 */
  {
    "avx512vl_fmsub_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v8sf_mask3 },
    &operand_data[3214],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3736 */
  {
    "avx512vl_fmsub_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4sf_mask3 },
    &operand_data[3219],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3736 */
  {
    "avx512f_fmsub_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v8df_mask3 },
    &operand_data[3224],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3736 */
  {
    "avx512f_fmsub_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v8df_mask3_round },
    &operand_data[3229],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3736 */
  {
    "avx512vl_fmsub_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4df_mask3 },
    &operand_data[3235],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3736 */
  {
    "avx512vl_fmsub_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v2df_mask3 },
    &operand_data[3240],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3752 */
  {
    "*fma_fnmadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1728 },
#else
    { 0, output_1728, 0 },
#endif
    { 0 },
    &operand_data[2971],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3752 */
  {
    "*fma_fnmadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1729 },
#else
    { 0, output_1729, 0 },
#endif
    { 0 },
    &operand_data[2975],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3752 */
  {
    "*fma_fnmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1730 },
#else
    { 0, output_1730, 0 },
#endif
    { 0 },
    &operand_data[2979],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3752 */
  {
    "*fma_fnmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1731 },
#else
    { 0, output_1731, 0 },
#endif
    { 0 },
    &operand_data[2983],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3752 */
  {
    "*fma_fnmadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1732 },
#else
    { 0, output_1732, 0 },
#endif
    { 0 },
    &operand_data[2987],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3752 */
  {
    "*fma_fnmadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1733 },
#else
    { 0, output_1733, 0 },
#endif
    { 0 },
    &operand_data[2991],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "*fma_fnmadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1734 },
#else
    { 0, output_1734, 0 },
#endif
    { 0 },
    &operand_data[2995],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "*fma_fnmadd_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1735 },
#else
    { 0, output_1735, 0 },
#endif
    { 0 },
    &operand_data[2999],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "*fma_fnmadd_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1736 },
#else
    { 0, output_1736, 0 },
#endif
    { 0 },
    &operand_data[3003],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "fma_fnmadd_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1737 },
#else
    { 0, output_1737, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v16sf_maskz_1 },
    &operand_data[3008],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "fma_fnmadd_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1738 },
#else
    { 0, output_1738, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v16sf_maskz_1_round },
    &operand_data[3014],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "*fma_fnmadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1739 },
#else
    { 0, output_1739, 0 },
#endif
    { 0 },
    &operand_data[3021],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "fma_fnmadd_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1740 },
#else
    { 0, output_1740, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v8sf_maskz_1 },
    &operand_data[3021],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "*fma_fnmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1741 },
#else
    { 0, output_1741, 0 },
#endif
    { 0 },
    &operand_data[3027],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "fma_fnmadd_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1742 },
#else
    { 0, output_1742, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v4sf_maskz_1 },
    &operand_data[3027],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "*fma_fnmadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1743 },
#else
    { 0, output_1743, 0 },
#endif
    { 0 },
    &operand_data[3033],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "*fma_fnmadd_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1744 },
#else
    { 0, output_1744, 0 },
#endif
    { 0 },
    &operand_data[3037],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "*fma_fnmadd_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1745 },
#else
    { 0, output_1745, 0 },
#endif
    { 0 },
    &operand_data[3041],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "fma_fnmadd_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1746 },
#else
    { 0, output_1746, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v8df_maskz_1 },
    &operand_data[3046],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "fma_fnmadd_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1747 },
#else
    { 0, output_1747, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v8df_maskz_1_round },
    &operand_data[3052],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "*fma_fnmadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1748 },
#else
    { 0, output_1748, 0 },
#endif
    { 0 },
    &operand_data[3059],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "fma_fnmadd_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1749 },
#else
    { 0, output_1749, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v4df_maskz_1 },
    &operand_data[3059],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "*fma_fnmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1750 },
#else
    { 0, output_1750, 0 },
#endif
    { 0 },
    &operand_data[3065],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3770 */
  {
    "fma_fnmadd_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1751 },
#else
    { 0, output_1751, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v2df_maskz_1 },
    &operand_data[3065],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3785 */
  {
    "avx512f_fnmadd_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1752 },
#else
    { 0, output_1752, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v16sf_mask },
    &operand_data[3071],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3785 */
  {
    "avx512f_fnmadd_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1753 },
#else
    { 0, output_1753, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v16sf_mask_round },
    &operand_data[3076],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3785 */
  {
    "avx512vl_fnmadd_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1754 },
#else
    { 0, output_1754, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v8sf_mask },
    &operand_data[3082],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3785 */
  {
    "avx512vl_fnmadd_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1755 },
#else
    { 0, output_1755, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v4sf_mask },
    &operand_data[3087],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3785 */
  {
    "avx512f_fnmadd_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1756 },
#else
    { 0, output_1756, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v8df_mask },
    &operand_data[3092],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3785 */
  {
    "avx512f_fnmadd_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1757 },
#else
    { 0, output_1757, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v8df_mask_round },
    &operand_data[3097],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3785 */
  {
    "avx512vl_fnmadd_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1758 },
#else
    { 0, output_1758, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v4df_mask },
    &operand_data[3103],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3785 */
  {
    "avx512vl_fnmadd_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1759 },
#else
    { 0, output_1759, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v2df_mask },
    &operand_data[3108],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3803 */
  {
    "avx512f_fnmadd_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v16sf_mask3 },
    &operand_data[3203],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3803 */
  {
    "avx512f_fnmadd_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v16sf_mask3_round },
    &operand_data[3208],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3803 */
  {
    "avx512vl_fnmadd_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v8sf_mask3 },
    &operand_data[3214],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3803 */
  {
    "avx512vl_fnmadd_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v4sf_mask3 },
    &operand_data[3219],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3803 */
  {
    "avx512f_fnmadd_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v8df_mask3 },
    &operand_data[3224],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3803 */
  {
    "avx512f_fnmadd_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v8df_mask3_round },
    &operand_data[3229],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3803 */
  {
    "avx512vl_fnmadd_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v4df_mask3 },
    &operand_data[3235],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3803 */
  {
    "avx512vl_fnmadd_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v2df_mask3 },
    &operand_data[3240],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1768 },
#else
    { 0, output_1768, 0 },
#endif
    { 0 },
    &operand_data[2971],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1769 },
#else
    { 0, output_1769, 0 },
#endif
    { 0 },
    &operand_data[3245],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1770 },
#else
    { 0, output_1770, 0 },
#endif
    { 0 },
    &operand_data[2975],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1771 },
#else
    { 0, output_1771, 0 },
#endif
    { 0 },
    &operand_data[3250],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1772 },
#else
    { 0, output_1772, 0 },
#endif
    { 0 },
    &operand_data[2979],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1773 },
#else
    { 0, output_1773, 0 },
#endif
    { 0 },
    &operand_data[3255],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1774 },
#else
    { 0, output_1774, 0 },
#endif
    { 0 },
    &operand_data[3260],
    6,
    6,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1775 },
#else
    { 0, output_1775, 0 },
#endif
    { 0 },
    &operand_data[3260],
    7,
    7,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1776 },
#else
    { 0, output_1776, 0 },
#endif
    { 0 },
    &operand_data[2983],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1777 },
#else
    { 0, output_1777, 0 },
#endif
    { 0 },
    &operand_data[3267],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1778 },
#else
    { 0, output_1778, 0 },
#endif
    { 0 },
    &operand_data[3272],
    6,
    6,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1779 },
#else
    { 0, output_1779, 0 },
#endif
    { 0 },
    &operand_data[3272],
    7,
    7,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1780 },
#else
    { 0, output_1780, 0 },
#endif
    { 0 },
    &operand_data[2987],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1781 },
#else
    { 0, output_1781, 0 },
#endif
    { 0 },
    &operand_data[3279],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1782 },
#else
    { 0, output_1782, 0 },
#endif
    { 0 },
    &operand_data[3284],
    6,
    6,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1783 },
#else
    { 0, output_1783, 0 },
#endif
    { 0 },
    &operand_data[3284],
    7,
    7,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1784 },
#else
    { 0, output_1784, 0 },
#endif
    { 0 },
    &operand_data[2991],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1785 },
#else
    { 0, output_1785, 0 },
#endif
    { 0 },
    &operand_data[3291],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1786 },
#else
    { 0, output_1786, 0 },
#endif
    { 0 },
    &operand_data[3296],
    6,
    6,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3819 */
  {
    "*fma_fnmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1787 },
#else
    { 0, output_1787, 0 },
#endif
    { 0 },
    &operand_data[3296],
    7,
    7,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "*fma_fnmsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1788 },
#else
    { 0, output_1788, 0 },
#endif
    { 0 },
    &operand_data[2995],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "*fma_fnmsub_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1789 },
#else
    { 0, output_1789, 0 },
#endif
    { 0 },
    &operand_data[2999],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "*fma_fnmsub_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1790 },
#else
    { 0, output_1790, 0 },
#endif
    { 0 },
    &operand_data[3003],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "fma_fnmsub_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1791 },
#else
    { 0, output_1791, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v16sf_maskz_1 },
    &operand_data[3008],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "fma_fnmsub_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1792 },
#else
    { 0, output_1792, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v16sf_maskz_1_round },
    &operand_data[3014],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "*fma_fnmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1793 },
#else
    { 0, output_1793, 0 },
#endif
    { 0 },
    &operand_data[3021],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "fma_fnmsub_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1794 },
#else
    { 0, output_1794, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v8sf_maskz_1 },
    &operand_data[3021],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "*fma_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1795 },
#else
    { 0, output_1795, 0 },
#endif
    { 0 },
    &operand_data[3027],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "fma_fnmsub_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1796 },
#else
    { 0, output_1796, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v4sf_maskz_1 },
    &operand_data[3027],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "*fma_fnmsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1797 },
#else
    { 0, output_1797, 0 },
#endif
    { 0 },
    &operand_data[3033],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "*fma_fnmsub_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1798 },
#else
    { 0, output_1798, 0 },
#endif
    { 0 },
    &operand_data[3037],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "*fma_fnmsub_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1799 },
#else
    { 0, output_1799, 0 },
#endif
    { 0 },
    &operand_data[3041],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "fma_fnmsub_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1800 },
#else
    { 0, output_1800, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v8df_maskz_1 },
    &operand_data[3046],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "fma_fnmsub_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1801 },
#else
    { 0, output_1801, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v8df_maskz_1_round },
    &operand_data[3052],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "*fma_fnmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1802 },
#else
    { 0, output_1802, 0 },
#endif
    { 0 },
    &operand_data[3059],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "fma_fnmsub_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1803 },
#else
    { 0, output_1803, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v4df_maskz_1 },
    &operand_data[3059],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "*fma_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1804 },
#else
    { 0, output_1804, 0 },
#endif
    { 0 },
    &operand_data[3065],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3838 */
  {
    "fma_fnmsub_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1805 },
#else
    { 0, output_1805, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v2df_maskz_1 },
    &operand_data[3065],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3854 */
  {
    "avx512f_fnmsub_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1806 },
#else
    { 0, output_1806, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v16sf_mask },
    &operand_data[3071],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3854 */
  {
    "avx512f_fnmsub_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1807 },
#else
    { 0, output_1807, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v16sf_mask_round },
    &operand_data[3076],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3854 */
  {
    "avx512vl_fnmsub_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1808 },
#else
    { 0, output_1808, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v8sf_mask },
    &operand_data[3082],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3854 */
  {
    "avx512vl_fnmsub_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1809 },
#else
    { 0, output_1809, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4sf_mask },
    &operand_data[3087],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3854 */
  {
    "avx512f_fnmsub_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1810 },
#else
    { 0, output_1810, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v8df_mask },
    &operand_data[3092],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3854 */
  {
    "avx512f_fnmsub_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1811 },
#else
    { 0, output_1811, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v8df_mask_round },
    &operand_data[3097],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3854 */
  {
    "avx512vl_fnmsub_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1812 },
#else
    { 0, output_1812, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4df_mask },
    &operand_data[3103],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3854 */
  {
    "avx512vl_fnmsub_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1813 },
#else
    { 0, output_1813, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v2df_mask },
    &operand_data[3108],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512f_fnmsub_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v16sf_mask3 },
    &operand_data[3203],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512f_fnmsub_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v16sf_mask3_round },
    &operand_data[3208],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512vl_fnmsub_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v8sf_mask3 },
    &operand_data[3214],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512vl_fnmsub_v8sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v8sf_mask3_round },
    &operand_data[3303],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512vl_fnmsub_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4sf_mask3 },
    &operand_data[3219],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512vl_fnmsub_v4sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4sf_mask3_round },
    &operand_data[3309],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512f_fnmsub_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v8df_mask3 },
    &operand_data[3224],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512f_fnmsub_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v8df_mask3_round },
    &operand_data[3229],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512vl_fnmsub_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4df_mask3 },
    &operand_data[3235],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512vl_fnmsub_v4df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4df_mask3_round },
    &operand_data[3315],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512vl_fnmsub_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v2df_mask3 },
    &operand_data[3240],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3873 */
  {
    "avx512vl_fnmsub_v2df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v2df_mask3_round },
    &operand_data[3321],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3924 */
  {
    "*fma_fmaddsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1826 },
#else
    { 0, output_1826, 0 },
#endif
    { 0 },
    &operand_data[2987],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3924 */
  {
    "*fma_fmaddsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1827 },
#else
    { 0, output_1827, 0 },
#endif
    { 0 },
    &operand_data[2979],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3924 */
  {
    "*fma_fmaddsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1828 },
#else
    { 0, output_1828, 0 },
#endif
    { 0 },
    &operand_data[2991],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3924 */
  {
    "*fma_fmaddsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1829 },
#else
    { 0, output_1829, 0 },
#endif
    { 0 },
    &operand_data[2983],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "*fma_fmaddsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1830 },
#else
    { 0, output_1830, 0 },
#endif
    { 0 },
    &operand_data[2995],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "*fma_fmaddsub_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1831 },
#else
    { 0, output_1831, 0 },
#endif
    { 0 },
    &operand_data[2999],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "*fma_fmaddsub_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1832 },
#else
    { 0, output_1832, 0 },
#endif
    { 0 },
    &operand_data[3003],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "fma_fmaddsub_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1833 },
#else
    { 0, output_1833, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v16sf_maskz_1 },
    &operand_data[3008],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "fma_fmaddsub_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1834 },
#else
    { 0, output_1834, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v16sf_maskz_1_round },
    &operand_data[3014],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "*fma_fmaddsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1835 },
#else
    { 0, output_1835, 0 },
#endif
    { 0 },
    &operand_data[3021],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "fma_fmaddsub_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1836 },
#else
    { 0, output_1836, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v8sf_maskz_1 },
    &operand_data[3021],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "*fma_fmaddsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1837 },
#else
    { 0, output_1837, 0 },
#endif
    { 0 },
    &operand_data[3027],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "fma_fmaddsub_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1838 },
#else
    { 0, output_1838, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v4sf_maskz_1 },
    &operand_data[3027],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "*fma_fmaddsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1839 },
#else
    { 0, output_1839, 0 },
#endif
    { 0 },
    &operand_data[3033],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "*fma_fmaddsub_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1840 },
#else
    { 0, output_1840, 0 },
#endif
    { 0 },
    &operand_data[3037],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "*fma_fmaddsub_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1841 },
#else
    { 0, output_1841, 0 },
#endif
    { 0 },
    &operand_data[3041],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "fma_fmaddsub_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1842 },
#else
    { 0, output_1842, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v8df_maskz_1 },
    &operand_data[3046],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "fma_fmaddsub_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1843 },
#else
    { 0, output_1843, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v8df_maskz_1_round },
    &operand_data[3052],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "*fma_fmaddsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1844 },
#else
    { 0, output_1844, 0 },
#endif
    { 0 },
    &operand_data[3059],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "fma_fmaddsub_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1845 },
#else
    { 0, output_1845, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v4df_maskz_1 },
    &operand_data[3059],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "*fma_fmaddsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1846 },
#else
    { 0, output_1846, 0 },
#endif
    { 0 },
    &operand_data[3065],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3942 */
  {
    "fma_fmaddsub_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1847 },
#else
    { 0, output_1847, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v2df_maskz_1 },
    &operand_data[3065],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512f_fmaddsub_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1848 },
#else
    { 0, output_1848, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_mask },
    &operand_data[3071],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512f_fmaddsub_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1849 },
#else
    { 0, output_1849, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_mask_round },
    &operand_data[3076],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512vl_fmaddsub_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1850 },
#else
    { 0, output_1850, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_mask },
    &operand_data[3082],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512vl_fmaddsub_v8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1851 },
#else
    { 0, output_1851, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_mask_round },
    &operand_data[3179],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512vl_fmaddsub_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1852 },
#else
    { 0, output_1852, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_mask },
    &operand_data[3087],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512vl_fmaddsub_v4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1853 },
#else
    { 0, output_1853, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_mask_round },
    &operand_data[3185],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512f_fmaddsub_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1854 },
#else
    { 0, output_1854, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_mask },
    &operand_data[3092],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512f_fmaddsub_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1855 },
#else
    { 0, output_1855, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_mask_round },
    &operand_data[3097],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512vl_fmaddsub_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1856 },
#else
    { 0, output_1856, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_mask },
    &operand_data[3103],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512vl_fmaddsub_v4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1857 },
#else
    { 0, output_1857, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_mask_round },
    &operand_data[3191],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512vl_fmaddsub_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1858 },
#else
    { 0, output_1858, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_mask },
    &operand_data[3108],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3957 */
  {
    "avx512vl_fmaddsub_v2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1859 },
#else
    { 0, output_1859, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_mask_round },
    &operand_data[3197],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512f_fmaddsub_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_mask3 },
    &operand_data[3203],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512f_fmaddsub_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_mask3_round },
    &operand_data[3208],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512vl_fmaddsub_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_mask3 },
    &operand_data[3214],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512vl_fmaddsub_v8sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_mask3_round },
    &operand_data[3303],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512vl_fmaddsub_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_mask3 },
    &operand_data[3219],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512vl_fmaddsub_v4sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_mask3_round },
    &operand_data[3309],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512f_fmaddsub_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_mask3 },
    &operand_data[3224],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512f_fmaddsub_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_mask3_round },
    &operand_data[3229],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512vl_fmaddsub_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_mask3 },
    &operand_data[3235],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512vl_fmaddsub_v4df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_mask3_round },
    &operand_data[3315],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512vl_fmaddsub_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_mask3 },
    &operand_data[3240],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3975 */
  {
    "avx512vl_fmaddsub_v2df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_mask3_round },
    &operand_data[3321],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3991 */
  {
    "*fma_fmsubadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1872 },
#else
    { 0, output_1872, 0 },
#endif
    { 0 },
    &operand_data[2987],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3991 */
  {
    "*fma_fmsubadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1873 },
#else
    { 0, output_1873, 0 },
#endif
    { 0 },
    &operand_data[2979],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3991 */
  {
    "*fma_fmsubadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1874 },
#else
    { 0, output_1874, 0 },
#endif
    { 0 },
    &operand_data[2991],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3991 */
  {
    "*fma_fmsubadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1875 },
#else
    { 0, output_1875, 0 },
#endif
    { 0 },
    &operand_data[2983],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "*fma_fmsubadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1876 },
#else
    { 0, output_1876, 0 },
#endif
    { 0 },
    &operand_data[2995],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "*fma_fmsubadd_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1877 },
#else
    { 0, output_1877, 0 },
#endif
    { 0 },
    &operand_data[2999],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "*fma_fmsubadd_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1878 },
#else
    { 0, output_1878, 0 },
#endif
    { 0 },
    &operand_data[3003],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "fma_fmsubadd_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1879 },
#else
    { 0, output_1879, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v16sf_maskz_1 },
    &operand_data[3008],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "fma_fmsubadd_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1880 },
#else
    { 0, output_1880, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v16sf_maskz_1_round },
    &operand_data[3014],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "*fma_fmsubadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1881 },
#else
    { 0, output_1881, 0 },
#endif
    { 0 },
    &operand_data[3021],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "fma_fmsubadd_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1882 },
#else
    { 0, output_1882, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v8sf_maskz_1 },
    &operand_data[3021],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "*fma_fmsubadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1883 },
#else
    { 0, output_1883, 0 },
#endif
    { 0 },
    &operand_data[3027],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "fma_fmsubadd_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1884 },
#else
    { 0, output_1884, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v4sf_maskz_1 },
    &operand_data[3027],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "*fma_fmsubadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1885 },
#else
    { 0, output_1885, 0 },
#endif
    { 0 },
    &operand_data[3033],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "*fma_fmsubadd_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1886 },
#else
    { 0, output_1886, 0 },
#endif
    { 0 },
    &operand_data[3037],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "*fma_fmsubadd_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1887 },
#else
    { 0, output_1887, 0 },
#endif
    { 0 },
    &operand_data[3041],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "fma_fmsubadd_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1888 },
#else
    { 0, output_1888, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v8df_maskz_1 },
    &operand_data[3046],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "fma_fmsubadd_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1889 },
#else
    { 0, output_1889, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v8df_maskz_1_round },
    &operand_data[3052],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "*fma_fmsubadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1890 },
#else
    { 0, output_1890, 0 },
#endif
    { 0 },
    &operand_data[3059],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "fma_fmsubadd_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1891 },
#else
    { 0, output_1891, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v4df_maskz_1 },
    &operand_data[3059],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "*fma_fmsubadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1892 },
#else
    { 0, output_1892, 0 },
#endif
    { 0 },
    &operand_data[3065],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4010 */
  {
    "fma_fmsubadd_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1893 },
#else
    { 0, output_1893, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v2df_maskz_1 },
    &operand_data[3065],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512f_fmsubadd_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1894 },
#else
    { 0, output_1894, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v16sf_mask },
    &operand_data[3071],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512f_fmsubadd_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1895 },
#else
    { 0, output_1895, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v16sf_mask_round },
    &operand_data[3076],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512vl_fmsubadd_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1896 },
#else
    { 0, output_1896, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v8sf_mask },
    &operand_data[3082],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512vl_fmsubadd_v8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1897 },
#else
    { 0, output_1897, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v8sf_mask_round },
    &operand_data[3179],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512vl_fmsubadd_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1898 },
#else
    { 0, output_1898, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4sf_mask },
    &operand_data[3087],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512vl_fmsubadd_v4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1899 },
#else
    { 0, output_1899, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4sf_mask_round },
    &operand_data[3185],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512f_fmsubadd_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1900 },
#else
    { 0, output_1900, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v8df_mask },
    &operand_data[3092],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512f_fmsubadd_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1901 },
#else
    { 0, output_1901, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v8df_mask_round },
    &operand_data[3097],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512vl_fmsubadd_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1902 },
#else
    { 0, output_1902, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4df_mask },
    &operand_data[3103],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512vl_fmsubadd_v4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1903 },
#else
    { 0, output_1903, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4df_mask_round },
    &operand_data[3191],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512vl_fmsubadd_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1904 },
#else
    { 0, output_1904, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v2df_mask },
    &operand_data[3108],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4026 */
  {
    "avx512vl_fmsubadd_v2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1905 },
#else
    { 0, output_1905, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v2df_mask_round },
    &operand_data[3197],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512f_fmsubadd_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v16sf_mask3 },
    &operand_data[3203],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512f_fmsubadd_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v16sf_mask3_round },
    &operand_data[3208],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512vl_fmsubadd_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v8sf_mask3 },
    &operand_data[3214],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512vl_fmsubadd_v8sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v8sf_mask3_round },
    &operand_data[3303],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512vl_fmsubadd_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4sf_mask3 },
    &operand_data[3219],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512vl_fmsubadd_v4sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4sf_mask3_round },
    &operand_data[3309],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512f_fmsubadd_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v8df_mask3 },
    &operand_data[3224],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512f_fmsubadd_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v8df_mask3_round },
    &operand_data[3229],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512vl_fmsubadd_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4df_mask3 },
    &operand_data[3235],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512vl_fmsubadd_v4df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4df_mask3_round },
    &operand_data[3315],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512vl_fmsubadd_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v2df_mask3 },
    &operand_data[3240],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4045 */
  {
    "avx512vl_fmsubadd_v2df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v2df_mask3_round },
    &operand_data[3321],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4076 */
  {
    "*fmai_fmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1918 },
#else
    { 0, output_1918, 0 },
#endif
    { 0 },
    &operand_data[3327],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4076 */
  {
    "*fmai_fmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1919 },
#else
    { 0, output_1919, 0 },
#endif
    { 0 },
    &operand_data[3331],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4076 */
  {
    "*fmai_fmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1920 },
#else
    { 0, output_1920, 0 },
#endif
    { 0 },
    &operand_data[3336],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4076 */
  {
    "*fmai_fmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1921 },
#else
    { 0, output_1921, 0 },
#endif
    { 0 },
    &operand_data[3340],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4092 */
  {
    "*fmai_fmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1922 },
#else
    { 0, output_1922, 0 },
#endif
    { 0 },
    &operand_data[3327],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4092 */
  {
    "*fmai_fmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1923 },
#else
    { 0, output_1923, 0 },
#endif
    { 0 },
    &operand_data[3331],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4092 */
  {
    "*fmai_fmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1924 },
#else
    { 0, output_1924, 0 },
#endif
    { 0 },
    &operand_data[3336],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4092 */
  {
    "*fmai_fmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1925 },
#else
    { 0, output_1925, 0 },
#endif
    { 0 },
    &operand_data[3340],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4109 */
  {
    "*fmai_fnmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1926 },
#else
    { 0, output_1926, 0 },
#endif
    { 0 },
    &operand_data[3327],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4109 */
  {
    "*fmai_fnmadd_v4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1927 },
#else
    { 0, output_1927, 0 },
#endif
    { 0 },
    &operand_data[3331],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4109 */
  {
    "*fmai_fnmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1928 },
#else
    { 0, output_1928, 0 },
#endif
    { 0 },
    &operand_data[3336],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4109 */
  {
    "*fmai_fnmadd_v2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1929 },
#else
    { 0, output_1929, 0 },
#endif
    { 0 },
    &operand_data[3340],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4126 */
  {
    "*fmai_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1930 },
#else
    { 0, output_1930, 0 },
#endif
    { 0 },
    &operand_data[3327],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4126 */
  {
    "*fmai_fnmsub_v4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1931 },
#else
    { 0, output_1931, 0 },
#endif
    { 0 },
    &operand_data[3331],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4126 */
  {
    "*fmai_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1932 },
#else
    { 0, output_1932, 0 },
#endif
    { 0 },
    &operand_data[3336],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4126 */
  {
    "*fmai_fnmsub_v2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1933 },
#else
    { 0, output_1933, 0 },
#endif
    { 0 },
    &operand_data[3340],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4159 */
  {
    "*fma4i_vmfmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddss\t{%3, %2, %1, %0|%0, %1, %k2, %k3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3345],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4159 */
  {
    "*fma4i_vmfmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsd\t{%3, %2, %1, %0|%0, %1, %q2, %q3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3350],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4173 */
  {
    "*fma4i_vmfmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubss\t{%3, %2, %1, %0|%0, %1, %k2, %k3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3345],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4173 */
  {
    "*fma4i_vmfmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubsd\t{%3, %2, %1, %0|%0, %1, %q2, %q3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3350],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4188 */
  {
    "*fma4i_vmfnmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmaddss\t{%3, %2, %1, %0|%0, %1, %k2, %k3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3345],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4188 */
  {
    "*fma4i_vmfnmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmaddsd\t{%3, %2, %1, %0|%0, %1, %q2, %q3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3350],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4203 */
  {
    "*fma4i_vmfnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsubss\t{%3, %2, %1, %0|%0, %1, %k2, %k3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3345],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4203 */
  {
    "*fma4i_vmfnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsubsd\t{%3, %2, %1, %0|%0, %1, %q2, %q3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3350],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4225 */
  {
    "sse_cvtpi2ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvtpi2ps\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtpi2ps },
    &operand_data[3355],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4237 */
  {
    "sse_cvtps2pi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvtps2pi\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtps2pi },
    &operand_data[3358],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4249 */
  {
    "sse_cvttps2pi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvttps2pi\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvttps2pi },
    &operand_data[3358],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4261 */
  {
    "sse_cvtsi2ss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1945 },
#else
    { 0, output_1945, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtsi2ss },
    &operand_data[3360],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4261 */
  {
    "sse_cvtsi2ss_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1946 },
#else
    { 0, output_1946, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtsi2ss_round },
    &operand_data[3363],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4306 */
  {
    "sse_cvtss2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtss2si\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtss2si },
    &operand_data[3367],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4306 */
  {
    "sse_cvtss2si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtss2si\t{%R2%1, %0|%0, %k1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtss2si_round },
    &operand_data[3369],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4322 */
  {
    "sse_cvtss2si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtss2si\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtss2si_2 },
    &operand_data[263],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4366 */
  {
    "sse_cvttss2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttss2si\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvttss2si },
    &operand_data[3367],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4366 */
  {
    "sse_cvttss2si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttss2si\t{%r2%1, %0|%0, %k1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvttss2si_round },
    &operand_data[3372],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4398 */
  {
    "cvtusi2ss32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtusi2ss\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cvtusi2ss32 },
    &operand_data[3375],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4398 */
  {
    "cvtusi2ss32_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtusi2ss\t{%2, %R3%1, %0|%0, %1%R3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cvtusi2ss32_round },
    &operand_data[3378],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4398 */
  {
    "cvtusi2sd32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtusi2sd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cvtusi2sd32 },
    &operand_data[3382],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4426 */
  {
    "floatv16siv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1955 },
#else
    { 0, output_1955, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv16siv16sf2 },
    &operand_data[3385],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4426 */
  {
    "floatv16siv16sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1956 },
#else
    { 0, output_1956, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv16siv16sf2_round },
    &operand_data[3387],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4426 */
  {
    "floatv16siv16sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1957 },
#else
    { 0, output_1957, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv16siv16sf2_mask },
    &operand_data[3390],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4426 */
  {
    "floatv16siv16sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1958 },
#else
    { 0, output_1958, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv16siv16sf2_mask_round },
    &operand_data[3394],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4426 */
  {
    "floatv8siv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1959 },
#else
    { 0, output_1959, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8siv8sf2 },
    &operand_data[3399],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4426 */
  {
    "floatv8siv8sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1960 },
#else
    { 0, output_1960, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8siv8sf2_mask },
    &operand_data[3399],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4426 */
  {
    "floatv4siv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1961 },
#else
    { 0, output_1961, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4siv4sf2 },
    &operand_data[3403],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4426 */
  {
    "floatv4siv4sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1962 },
#else
    { 0, output_1962, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4siv4sf2_mask },
    &operand_data[3403],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv16siv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv16siv16sf2 },
    &operand_data[3407],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv16siv16sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv16siv16sf2_round },
    &operand_data[3409],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv16siv16sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv16siv16sf2_mask },
    &operand_data[3412],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv16siv16sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv16siv16sf2_mask_round },
    &operand_data[3416],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv8siv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8sf2 },
    &operand_data[3421],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv8siv8sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8sf2_round },
    &operand_data[3423],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv8siv8sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8sf2_mask },
    &operand_data[3426],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv8siv8sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8sf2_mask_round },
    &operand_data[3430],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv4siv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4sf2 },
    &operand_data[3435],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv4siv4sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4sf2_round },
    &operand_data[3437],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv4siv4sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4sf2_mask },
    &operand_data[3440],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4439 */
  {
    "ufloatv4siv4sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4sf2_mask_round },
    &operand_data[3444],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4475 */
  {
    "avx_fix_notruncv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_fix_notruncv8sfv8si },
    &operand_data[3449],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4475 */
  {
    "avx_fix_notruncv8sfv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_fix_notruncv8sfv8si_mask },
    &operand_data[3449],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4475 */
  {
    "sse2_fix_notruncv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_fix_notruncv4sfv4si },
    &operand_data[3453],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4475 */
  {
    "sse2_fix_notruncv4sfv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_fix_notruncv4sfv4si_mask },
    &operand_data[3453],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4491 */
  {
    "avx512f_fix_notruncv16sfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fix_notruncv16sfv16si },
    &operand_data[3457],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4491 */
  {
    "avx512f_fix_notruncv16sfv16si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2dq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fix_notruncv16sfv16si_round },
    &operand_data[3459],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4491 */
  {
    "avx512f_fix_notruncv16sfv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fix_notruncv16sfv16si_mask },
    &operand_data[3462],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4491 */
  {
    "avx512f_fix_notruncv16sfv16si_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2dq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fix_notruncv16sfv16si_mask_round },
    &operand_data[3466],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "*avx512f_ufix_notruncv16sfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3471],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "*avx512f_ufix_notruncv16sfv16si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3473],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "avx512f_ufix_notruncv16sfv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ufix_notruncv16sfv16si_mask },
    &operand_data[3476],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "avx512f_ufix_notruncv16sfv16si_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ufix_notruncv16sfv16si_mask_round },
    &operand_data[3480],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "*avx512vl_ufix_notruncv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3485],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "*avx512vl_ufix_notruncv8sfv8si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3487],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "avx512vl_ufix_notruncv8sfv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ufix_notruncv8sfv8si_mask },
    &operand_data[3490],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "avx512vl_ufix_notruncv8sfv8si_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ufix_notruncv8sfv8si_mask_round },
    &operand_data[3494],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "*avx512vl_ufix_notruncv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3499],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "*avx512vl_ufix_notruncv4sfv4si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3501],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "avx512vl_ufix_notruncv4sfv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ufix_notruncv4sfv4si_mask },
    &operand_data[3504],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4502 */
  {
    "avx512vl_ufix_notruncv4sfv4si_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ufix_notruncv4sfv4si_mask_round },
    &operand_data[3508],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4513 */
  {
    "*avx512dq_cvtps2qqv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3513],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4513 */
  {
    "*avx512dq_cvtps2qqv8di_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3515],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4513 */
  {
    "avx512dq_cvtps2qqv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2qqv8di_mask },
    &operand_data[3518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4513 */
  {
    "avx512dq_cvtps2qqv8di_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2qqv8di_mask_round },
    &operand_data[3522],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4513 */
  {
    "*avx512dq_cvtps2qqv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3527],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4513 */
  {
    "avx512dq_cvtps2qqv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2qqv4di_mask },
    &operand_data[3527],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4523 */
  {
    "*avx512dq_cvtps2qqv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3531],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4523 */
  {
    "avx512dq_cvtps2qqv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2qqv2di_mask },
    &operand_data[3531],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4536 */
  {
    "*avx512dq_cvtps2uqqv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3513],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4536 */
  {
    "*avx512dq_cvtps2uqqv8di_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3515],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4536 */
  {
    "avx512dq_cvtps2uqqv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2uqqv8di_mask },
    &operand_data[3518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4536 */
  {
    "avx512dq_cvtps2uqqv8di_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2uqqv8di_mask_round },
    &operand_data[3522],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4536 */
  {
    "*avx512dq_cvtps2uqqv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3527],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4536 */
  {
    "avx512dq_cvtps2uqqv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2uqqv4di_mask },
    &operand_data[3527],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4546 */
  {
    "*avx512dq_cvtps2uqqv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3531],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4546 */
  {
    "avx512dq_cvtps2uqqv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2uqqv2di_mask },
    &operand_data[3531],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4559 */
  {
    "fix_truncv16sfv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv16sfv16si2 },
    &operand_data[3457],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4559 */
  {
    "fix_truncv16sfv16si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv16sfv16si2_round },
    &operand_data[3535],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4559 */
  {
    "fix_truncv16sfv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv16sfv16si2_mask },
    &operand_data[3462],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4559 */
  {
    "fix_truncv16sfv16si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv16sfv16si2_mask_round },
    &operand_data[3538],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4559 */
  {
    "ufix_truncv16sfv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv16sfv16si2 },
    &operand_data[3457],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4559 */
  {
    "ufix_truncv16sfv16si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv16sfv16si2_round },
    &operand_data[3535],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4559 */
  {
    "ufix_truncv16sfv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv16sfv16si2_mask },
    &operand_data[3462],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4559 */
  {
    "ufix_truncv16sfv16si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv16sfv16si2_mask_round },
    &operand_data[3538],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4569 */
  {
    "fix_truncv8sfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8si2 },
    &operand_data[3485],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4569 */
  {
    "fix_truncv8sfv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8si2_mask },
    &operand_data[3490],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4578 */
  {
    "fix_truncv4sfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4sfv4si2 },
    &operand_data[3453],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4578 */
  {
    "fix_truncv4sfv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4sfv4si2_mask },
    &operand_data[3453],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4623 */
  {
    "sse2_cvtpi2pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvtpi2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpi2pd },
    &operand_data[3543],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4633 */
  {
    "sse2_cvtpd2pi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvtpd2pi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpd2pi },
    &operand_data[3545],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4646 */
  {
    "sse2_cvttpd2pi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvttpd2pi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvttpd2pi },
    &operand_data[3545],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4657 */
  {
    "sse2_cvtsi2sd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2026 },
#else
    { 0, output_2026, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsi2sd },
    &operand_data[3547],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4701 */
  {
    "avx512f_vcvtss2usi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtss2usi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtss2usi },
    &operand_data[3550],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4701 */
  {
    "avx512f_vcvtss2usi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtss2usi\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtss2usi_round },
    &operand_data[3552],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4727 */
  {
    "avx512f_vcvttss2usi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttss2usi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvttss2usi },
    &operand_data[3555],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4727 */
  {
    "avx512f_vcvttss2usi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttss2usi\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvttss2usi_round },
    &operand_data[3557],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4751 */
  {
    "avx512f_vcvtsd2usi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtsd2usi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtsd2usi },
    &operand_data[3560],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4751 */
  {
    "avx512f_vcvtsd2usi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtsd2usi\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtsd2usi_round },
    &operand_data[3562],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4777 */
  {
    "avx512f_vcvttsd2usi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttsd2usi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvttsd2usi },
    &operand_data[3565],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4777 */
  {
    "avx512f_vcvttsd2usi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttsd2usi\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvttsd2usi_round },
    &operand_data[3567],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4801 */
  {
    "sse2_cvtsd2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtsd2si\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsd2si },
    &operand_data[3570],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4801 */
  {
    "sse2_cvtsd2si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtsd2si\t{%R2%1, %0|%0, %q1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsd2si_round },
    &operand_data[3572],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4818 */
  {
    "sse2_cvtsd2si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtsd2si\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsd2si_2 },
    &operand_data[265],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4862 */
  {
    "sse2_cvttsd2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttsd2si\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvttsd2si },
    &operand_data[3570],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4862 */
  {
    "sse2_cvttsd2si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttsd2si\t{%r2%1, %0|%0, %q1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvttsd2si_round },
    &operand_data[3575],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4901 */
  {
    "floatv8siv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8siv8df2 },
    &operand_data[3578],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4901 */
  {
    "floatv8siv8df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8siv8df2_mask },
    &operand_data[3578],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4901 */
  {
    "floatv4siv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4siv4df2 },
    &operand_data[3582],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4901 */
  {
    "floatv4siv4df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4siv4df2_mask },
    &operand_data[3582],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv8div8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8df2 },
    &operand_data[3586],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv8div8df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8df2_round },
    &operand_data[3586],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv8div8df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8df2_mask },
    &operand_data[3589],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv8div8df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8df2_mask_round },
    &operand_data[3589],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv8div8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8df2 },
    &operand_data[3586],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv8div8df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8df2_round },
    &operand_data[3586],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv8div8df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8df2_mask },
    &operand_data[3589],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv8div8df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8df2_mask_round },
    &operand_data[3589],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv4div4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4df2 },
    &operand_data[3594],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv4div4df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4df2_round },
    &operand_data[3594],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv4div4df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4df2_mask },
    &operand_data[3597],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv4div4df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4df2_mask_round },
    &operand_data[3597],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv4div4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4df2 },
    &operand_data[3594],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv4div4df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4df2_round },
    &operand_data[3594],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv4div4df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4df2_mask },
    &operand_data[3597],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv4div4df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4df2_mask_round },
    &operand_data[3597],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv2div2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2div2df2 },
    &operand_data[3602],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv2div2df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2div2df2_round },
    &operand_data[3602],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv2div2df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2div2df2_mask },
    &operand_data[3605],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "floatv2div2df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2div2df2_mask_round },
    &operand_data[3605],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv2div2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2div2df2 },
    &operand_data[3602],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv2div2df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2div2df2_round },
    &operand_data[3602],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv2div2df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2div2df2_mask },
    &operand_data[3605],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4910 */
  {
    "ufloatv2div2df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2div2df2_mask_round },
    &operand_data[3605],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "floatv8div8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8sf2 },
    &operand_data[3610],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "floatv8div8sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8sf2_round },
    &operand_data[3612],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "floatv8div8sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8sf2_mask },
    &operand_data[3615],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "floatv8div8sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8sf2_mask_round },
    &operand_data[3619],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "ufloatv8div8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8sf2 },
    &operand_data[3610],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "ufloatv8div8sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8sf2_round },
    &operand_data[3612],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "ufloatv8div8sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8sf2_mask },
    &operand_data[3615],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "ufloatv8div8sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8sf2_mask_round },
    &operand_data[3619],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "floatv4div4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4sf2 },
    &operand_data[3624],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "floatv4div4sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4sf2_mask },
    &operand_data[3624],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "ufloatv4div4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4sf2 },
    &operand_data[3624],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4934 */
  {
    "ufloatv4div4sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4sf2_mask },
    &operand_data[3624],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4944 */
  {
    "*floatv2div2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps{x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3628],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4944 */
  {
    "*ufloatv2div2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps{x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3628],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4955 */
  {
    "floatv2div2sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2div2sf2_mask },
    &operand_data[3628],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4955 */
  {
    "ufloatv2div2sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2div2sf2_mask },
    &operand_data[3628],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4971 */
  {
    "*floatv2div2sf2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps{x}\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3632],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4971 */
  {
    "*ufloatv2div2sf2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps{x}\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3632],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4986 */
  {
    "ufloatv8siv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8df2 },
    &operand_data[3578],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4986 */
  {
    "ufloatv8siv8df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8df2_mask },
    &operand_data[3578],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4986 */
  {
    "ufloatv4siv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4df2 },
    &operand_data[3582],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4986 */
  {
    "ufloatv4siv4df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4df2_mask },
    &operand_data[3582],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4996 */
  {
    "ufloatv2siv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2siv2df2 },
    &operand_data[3635],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4996 */
  {
    "ufloatv2siv2df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2siv2df2_mask },
    &operand_data[3635],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5008 */
  {
    "avx512f_cvtdq2pd512_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%t1, %0|%0, %t1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtdq2pd512_2 },
    &operand_data[3639],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5023 */
  {
    "avx_cvtdq2pd256_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%x1, %0|%0, %x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtdq2pd256_2 },
    &operand_data[3641],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5036 */
  {
    "sse2_cvtdq2pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtdq2pd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtdq2pd },
    &operand_data[3635],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5036 */
  {
    "sse2_cvtdq2pd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtdq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtdq2pd_mask },
    &operand_data[3635],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5049 */
  {
    "avx512f_cvtpd2dq512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2dq512 },
    &operand_data[3643],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5049 */
  {
    "avx512f_cvtpd2dq512_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2dq512_round },
    &operand_data[3645],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5049 */
  {
    "avx512f_cvtpd2dq512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2dq512_mask },
    &operand_data[3648],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5049 */
  {
    "avx512f_cvtpd2dq512_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2dq512_mask_round },
    &operand_data[3652],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5060 */
  {
    "avx_cvtpd2dq256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtpd2dq256 },
    &operand_data[3657],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5060 */
  {
    "avx_cvtpd2dq256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtpd2dq256_mask },
    &operand_data[3657],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5079 */
  {
    "*avx_cvtpd2dq256_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq{y}\t{%1, %x0|%x0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3661],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5092 */
  {
    "sse2_cvtpd2dq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2103 },
#else
    { 0, 0, output_2103 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpd2dq },
    &operand_data[3664],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5092 */
  {
    "sse2_cvtpd2dq_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2104 },
#else
    { 0, 0, output_2104 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpd2dq_mask },
    &operand_data[3664],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5118 */
  {
    "ufix_notruncv8dfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8si2 },
    &operand_data[3668],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5118 */
  {
    "ufix_notruncv8dfv8si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8si2_round },
    &operand_data[3670],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5118 */
  {
    "ufix_notruncv8dfv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8si2_mask },
    &operand_data[3673],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5118 */
  {
    "ufix_notruncv8dfv8si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8si2_mask_round },
    &operand_data[3677],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5118 */
  {
    "ufix_notruncv4dfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4si2 },
    &operand_data[3657],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5118 */
  {
    "ufix_notruncv4dfv4si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{y}\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4si2_round },
    &operand_data[3682],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5118 */
  {
    "ufix_notruncv4dfv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4si2_mask },
    &operand_data[3657],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5118 */
  {
    "ufix_notruncv4dfv4si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{y}\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4si2_mask_round },
    &operand_data[3685],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5129 */
  {
    "ufix_notruncv2dfv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv2dfv2si2 },
    &operand_data[3690],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5129 */
  {
    "ufix_notruncv2dfv2si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv2dfv2si2_mask },
    &operand_data[3690],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5142 */
  {
    "fix_truncv8dfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8si2 },
    &operand_data[3643],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5142 */
  {
    "fix_truncv8dfv8si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8si2_round },
    &operand_data[3694],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5142 */
  {
    "fix_truncv8dfv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8si2_mask },
    &operand_data[3648],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5142 */
  {
    "fix_truncv8dfv8si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8si2_mask_round },
    &operand_data[3697],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5142 */
  {
    "ufix_truncv8dfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8si2 },
    &operand_data[3643],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5142 */
  {
    "ufix_truncv8dfv8si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8si2_round },
    &operand_data[3694],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5142 */
  {
    "ufix_truncv8dfv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8si2_mask },
    &operand_data[3648],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5142 */
  {
    "ufix_truncv8dfv8si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8si2_mask_round },
    &operand_data[3697],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5152 */
  {
    "ufix_truncv2dfv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq{x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2dfv2si2 },
    &operand_data[3690],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5152 */
  {
    "ufix_truncv2dfv2si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2dfv2si2_mask },
    &operand_data[3690],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5163 */
  {
    "fix_truncv4dfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4dfv4si2 },
    &operand_data[3657],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5163 */
  {
    "fix_truncv4dfv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4dfv4si2_mask },
    &operand_data[3657],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5172 */
  {
    "ufix_truncv4dfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4dfv4si2 },
    &operand_data[3657],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5172 */
  {
    "ufix_truncv4dfv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4dfv4si2_mask },
    &operand_data[3657],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "fix_truncv8dfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8di2 },
    &operand_data[3702],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "fix_truncv8dfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8di2_round },
    &operand_data[3704],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "fix_truncv8dfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8di2_mask },
    &operand_data[3707],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "fix_truncv8dfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8di2_mask_round },
    &operand_data[3711],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_truncv8dfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8di2 },
    &operand_data[3702],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_truncv8dfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8di2_round },
    &operand_data[3704],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_truncv8dfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8di2_mask },
    &operand_data[3707],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_truncv8dfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8di2_mask_round },
    &operand_data[3711],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "fix_truncv4dfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4dfv4di2 },
    &operand_data[3716],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "fix_truncv4dfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4dfv4di2_mask },
    &operand_data[3716],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_truncv4dfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4dfv4di2 },
    &operand_data[3716],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_truncv4dfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4dfv4di2_mask },
    &operand_data[3716],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "fix_truncv2dfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv2dfv2di2 },
    &operand_data[3720],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "fix_truncv2dfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv2dfv2di2_mask },
    &operand_data[3720],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_truncv2dfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2dfv2di2 },
    &operand_data[3720],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_truncv2dfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2dfv2di2_mask },
    &operand_data[3720],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5191 */
  {
    "fix_notruncv8dfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv8dfv8di2 },
    &operand_data[3702],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5191 */
  {
    "fix_notruncv8dfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv8dfv8di2_round },
    &operand_data[3724],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5191 */
  {
    "fix_notruncv8dfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv8dfv8di2_mask },
    &operand_data[3707],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5191 */
  {
    "fix_notruncv8dfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv8dfv8di2_mask_round },
    &operand_data[3727],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5191 */
  {
    "fix_notruncv4dfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv4dfv4di2 },
    &operand_data[3716],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5191 */
  {
    "fix_notruncv4dfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv4dfv4di2_mask },
    &operand_data[3716],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5191 */
  {
    "fix_notruncv2dfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv2dfv2di2 },
    &operand_data[3720],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5191 */
  {
    "fix_notruncv2dfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv2dfv2di2_mask },
    &operand_data[3720],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5202 */
  {
    "ufix_notruncv8dfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8di2 },
    &operand_data[3732],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5202 */
  {
    "ufix_notruncv8dfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8di2_round },
    &operand_data[3734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5202 */
  {
    "ufix_notruncv8dfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8di2_mask },
    &operand_data[3737],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5202 */
  {
    "ufix_notruncv8dfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8di2_mask_round },
    &operand_data[3741],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5202 */
  {
    "ufix_notruncv4dfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4di2 },
    &operand_data[3746],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5202 */
  {
    "ufix_notruncv4dfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4di2_mask },
    &operand_data[3746],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5202 */
  {
    "ufix_notruncv2dfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv2dfv2di2 },
    &operand_data[3750],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5202 */
  {
    "ufix_notruncv2dfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv2dfv2di2_mask },
    &operand_data[3750],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "fix_truncv8sfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8di2 },
    &operand_data[3754],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "fix_truncv8sfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8di2_round },
    &operand_data[3756],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "fix_truncv8sfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8di2_mask },
    &operand_data[3759],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "fix_truncv8sfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8di2_mask_round },
    &operand_data[3763],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "ufix_truncv8sfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8di2 },
    &operand_data[3754],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "ufix_truncv8sfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8di2_round },
    &operand_data[3756],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "ufix_truncv8sfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8di2_mask },
    &operand_data[3759],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "ufix_truncv8sfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8di2_mask_round },
    &operand_data[3763],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "fix_truncv4sfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4sfv4di2 },
    &operand_data[3768],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "fix_truncv4sfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4sfv4di2_mask },
    &operand_data[3768],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "ufix_truncv4sfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4sfv4di2 },
    &operand_data[3768],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5213 */
  {
    "ufix_truncv4sfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4sfv4di2_mask },
    &operand_data[3768],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5223 */
  {
    "fix_truncv2sfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv2sfv2di2 },
    &operand_data[3531],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5223 */
  {
    "fix_truncv2sfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv2sfv2di2_mask },
    &operand_data[3531],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5223 */
  {
    "ufix_truncv2sfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2sfv2di2 },
    &operand_data[3531],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5223 */
  {
    "ufix_truncv2sfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2sfv2di2_mask },
    &operand_data[3531],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5235 */
  {
    "ufix_truncv8sfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8si2 },
    &operand_data[3485],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5235 */
  {
    "ufix_truncv8sfv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8si2_mask },
    &operand_data[3490],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5235 */
  {
    "ufix_truncv4sfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4sfv4si2 },
    &operand_data[3499],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5235 */
  {
    "ufix_truncv4sfv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4sfv4si2_mask },
    &operand_data[3504],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5253 */
  {
    "sse2_cvttpd2dq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2181 },
#else
    { 0, 0, output_2181 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvttpd2dq },
    &operand_data[3664],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5253 */
  {
    "sse2_cvttpd2dq_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2182 },
#else
    { 0, 0, output_2182 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvttpd2dq_mask },
    &operand_data[3664],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5272 */
  {
    "sse2_cvtsd2ss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2183 },
#else
    { 0, output_2183, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsd2ss },
    &operand_data[3772],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5272 */
  {
    "sse2_cvtsd2ss_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2184 },
#else
    { 0, output_2184, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsd2ss_round },
    &operand_data[3775],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5294 */
  {
    "sse2_cvtss2sd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2185 },
#else
    { 0, output_2185, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtss2sd },
    &operand_data[3779],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5294 */
  {
    "sse2_cvtss2sd_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2186 },
#else
    { 0, output_2186, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtss2sd_round },
    &operand_data[3782],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5317 */
  {
    "*avx512f_cvtpd2ps512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3786],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5317 */
  {
    "*avx512f_cvtpd2ps512_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3788],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5317 */
  {
    "avx512f_cvtpd2ps512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2ps512_mask },
    &operand_data[3791],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5317 */
  {
    "avx512f_cvtpd2ps512_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2ps512_mask_round },
    &operand_data[3795],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5327 */
  {
    "avx_cvtpd2ps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtpd2ps256 },
    &operand_data[3800],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5327 */
  {
    "avx_cvtpd2ps256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtpd2ps256_mask },
    &operand_data[3800],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5359 */
  {
    "*sse2_cvtpd2ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2193 },
#else
    { 0, 0, output_2193 },
#endif
    { 0 },
    &operand_data[3804],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5359 */
  {
    "*sse2_cvtpd2ps_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2194 },
#else
    { 0, 0, output_2194 },
#endif
    { 0 },
    &operand_data[3804],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5384 */
  {
    "avx512f_cvtps2pd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtps2pd512 },
    &operand_data[3809],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5384 */
  {
    "avx512f_cvtps2pd512_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtps2pd512_round },
    &operand_data[3811],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5384 */
  {
    "avx512f_cvtps2pd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtps2pd512_mask },
    &operand_data[3814],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5384 */
  {
    "avx512f_cvtps2pd512_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtps2pd512_mask_round },
    &operand_data[3818],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5384 */
  {
    "avx_cvtps2pd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtps2pd256 },
    &operand_data[3823],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5384 */
  {
    "avx_cvtps2pd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtps2pd256_mask },
    &operand_data[3823],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5394 */
  {
    "*avx_cvtps2pd256_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%x1, %0|%0, %x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3827],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5407 */
  {
    "vec_unpacks_lo_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%t1, %0|%0, %t1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v16sf },
    &operand_data[3829],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5422 */
  {
    "avx512bw_cvtb2maskv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovb2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cvtb2maskv64qi },
    &operand_data[2833],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5422 */
  {
    "avx512vl_cvtb2maskv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovb2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtb2maskv16qi },
    &operand_data[2838],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5422 */
  {
    "avx512vl_cvtb2maskv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovb2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtb2maskv32qi },
    &operand_data[2843],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5422 */
  {
    "avx512bw_cvtw2maskv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovw2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cvtw2maskv32hi },
    &operand_data[2848],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5422 */
  {
    "avx512vl_cvtw2maskv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovw2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtw2maskv16hi },
    &operand_data[2853],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5422 */
  {
    "avx512vl_cvtw2maskv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovw2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtw2maskv8hi },
    &operand_data[2858],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5432 */
  {
    "avx512f_cvtd2maskv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovd2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtd2maskv16si },
    &operand_data[2729],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5432 */
  {
    "avx512vl_cvtd2maskv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovd2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtd2maskv8si },
    &operand_data[2745],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5432 */
  {
    "avx512vl_cvtd2maskv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovd2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtd2maskv4si },
    &operand_data[2750],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5432 */
  {
    "avx512f_cvtq2maskv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovq2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtq2maskv8di },
    &operand_data[2755],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5432 */
  {
    "avx512vl_cvtq2maskv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovq2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtq2maskv4di },
    &operand_data[2771],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5432 */
  {
    "avx512vl_cvtq2maskv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovq2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtq2maskv2di },
    &operand_data[2776],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5454 */
  {
    "*avx512bw_cvtmask2bv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2b\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3831],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5454 */
  {
    "*avx512vl_cvtmask2bv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2b\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3835],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5454 */
  {
    "*avx512vl_cvtmask2bv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2b\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3839],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5454 */
  {
    "*avx512bw_cvtmask2wv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2w\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3843],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5454 */
  {
    "*avx512vl_cvtmask2wv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2w\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3847],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5454 */
  {
    "*avx512vl_cvtmask2wv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2w\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3851],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5477 */
  {
    "*avx512f_cvtmask2dv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3855],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5477 */
  {
    "*avx512vl_cvtmask2dv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3859],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5477 */
  {
    "*avx512vl_cvtmask2dv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3863],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5477 */
  {
    "*avx512f_cvtmask2qv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3867],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5477 */
  {
    "*avx512vl_cvtmask2qv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3871],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5477 */
  {
    "*avx512vl_cvtmask2qv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3875],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5488 */
  {
    "sse2_cvtps2pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2pd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtps2pd },
    &operand_data[3879],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5488 */
  {
    "sse2_cvtps2pd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtps2pd_mask },
    &operand_data[3879],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6104 */
  {
    "sse_movhlps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2229 },
#else
    { 0, output_2229, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movhlps },
    &operand_data[3883],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6150 */
  {
    "sse_movlhps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2230 },
#else
    { 0, output_2230, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movlhps },
    &operand_data[3886],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6173 */
  {
    "*avx512f_unpckhps512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1992],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6173 */
  {
    "avx512f_unpckhps512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_unpckhps512_mask },
    &operand_data[2933],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6194 */
  {
    "avx_unpckhps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpckhps256 },
    &operand_data[1996],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6194 */
  {
    "avx_unpckhps256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpckhps256_mask },
    &operand_data[3889],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6244 */
  {
    "vec_interleave_highv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2235 },
#else
    { 0, output_2235, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4sf },
    &operand_data[2417],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6244 */
  {
    "vec_interleave_highv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2236 },
#else
    { 0, output_2236, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4sf_mask },
    &operand_data[2441],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6261 */
  {
    "*avx512f_unpcklps512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1992],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6261 */
  {
    "avx512f_unpcklps512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_unpcklps512_mask },
    &operand_data[2933],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6282 */
  {
    "avx_unpcklps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpcklps256 },
    &operand_data[1996],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6282 */
  {
    "avx_unpcklps256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpcklps256_mask },
    &operand_data[3889],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6298 */
  {
    "unpcklps128_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unpcklps128_mask },
    &operand_data[3894],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6349 */
  {
    "vec_interleave_lowv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2242 },
#else
    { 0, output_2242, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv4sf },
    &operand_data[2629],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6368 */
  {
    "avx_movshdup256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovshdup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movshdup256 },
    &operand_data[2103],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6368 */
  {
    "avx_movshdup256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovshdup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movshdup256_mask },
    &operand_data[2103],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6384 */
  {
    "sse3_movshdup",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovshdup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_movshdup },
    &operand_data[3899],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6384 */
  {
    "sse3_movshdup_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovshdup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_movshdup_mask },
    &operand_data[3899],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6401 */
  {
    "*avx512f_movshdup512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovshdup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2099],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6401 */
  {
    "avx512f_movshdup512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovshdup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movshdup512_mask },
    &operand_data[2099],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6421 */
  {
    "avx_movsldup256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovsldup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movsldup256 },
    &operand_data[2103],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6421 */
  {
    "avx_movsldup256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovsldup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movsldup256_mask },
    &operand_data[2103],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6437 */
  {
    "sse3_movsldup",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovsldup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_movsldup },
    &operand_data[3899],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6437 */
  {
    "sse3_movsldup_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovsldup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_movsldup_mask },
    &operand_data[3899],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6454 */
  {
    "*avx512f_movsldup512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovsldup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2099],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6454 */
  {
    "avx512f_movsldup512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovsldup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movsldup512_mask },
    &operand_data[2099],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6498 */
  {
    "avx_shufps256_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2255 },
#else
    { 0, 0, output_2255 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufps256_1 },
    &operand_data[3903],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6498 */
  {
    "avx_shufps256_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2256 },
#else
    { 0, 0, output_2256 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufps256_1_mask },
    &operand_data[3903],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6552 */
  {
    "sse_shufps_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2257 },
#else
    { 0, 0, output_2257 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_shufps_v4sf_mask },
    &operand_data[3916],
    9,
    9,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6581 */
  {
    "sse_shufps_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2258 },
#else
    { 0, 0, output_2258 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_shufps_v4si },
    &operand_data[3925],
    7,
    7,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6581 */
  {
    "sse_shufps_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2259 },
#else
    { 0, 0, output_2259 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_shufps_v4sf },
    &operand_data[3932],
    7,
    7,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6616 */
  {
    "sse_storehps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2260 },
#else
    { 0, output_2260, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_storehps },
    &operand_data[3939],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6651 */
  {
    "sse_loadhps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2261 },
#else
    { 0, output_2261, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_loadhps },
    &operand_data[3941],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6671 */
  {
    "sse_storelps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2262 },
#else
    { 0, output_2262, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_storelps },
    &operand_data[3944],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6706 */
  {
    "sse_loadlps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2263 },
#else
    { 0, output_2263, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_loadlps },
    &operand_data[3946],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6727 */
  {
    "sse_movss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2264 },
#else
    { 0, output_2264, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movss },
    &operand_data[3949],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6742 */
  {
    "avx2_vec_dupv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vec_dupv8sf },
    &operand_data[3952],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6742 */
  {
    "avx2_vec_dupv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vec_dupv4sf },
    &operand_data[2685],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6754 */
  {
    "avx2_vec_dupv8sf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%x1, %0|%0, %x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vec_dupv8sf_1 },
    &operand_data[2626],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6766 */
  {
    "avx512f_vec_dupv16sf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%x1, %0|%0, %x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16sf_1 },
    &operand_data[1992],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6766 */
  {
    "avx512f_vec_dupv8df_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%x1, %0|%0, %x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8df_1 },
    &operand_data[2004],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6780 */
  {
    "*vec_concatv2sf_sse4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2270 },
#else
    { 0, output_2270, 0 },
#endif
    { 0 },
    &operand_data[3954],
    3,
    3,
    0,
    9,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6810 */
  {
    "*vec_concatv2sf_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2271 },
#else
    { 0, output_2271, 0 },
#endif
    { 0 },
    &operand_data[3957],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6824 */
  {
    "*vec_concatv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2272 },
#else
    { 0, output_2272, 0 },
#endif
    { 0 },
    &operand_data[3960],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6851 */
  {
    "vec_setv4si_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2273 },
#else
    { 0, output_2273, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4si_0 },
    &operand_data[3963],
    3,
    3,
    0,
    13,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6851 */
  {
    "vec_setv4sf_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2274 },
#else
    { 0, output_2274, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4sf_0 },
    &operand_data[3966],
    3,
    3,
    0,
    13,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6892 */
  {
    "*vec_setv4sf_sse4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2275 },
#else
    { 0, 0, output_2275 },
#endif
    { 0 },
    &operand_data[3969],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6923 */
  {
    "sse4_1_insertps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2276 },
#else
    { 0, 0, output_2276 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_insertps },
    &operand_data[3973],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6979 */
  {
    "*vec_extractv4sf_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3977],
    2,
    2,
    0,
    4,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6995 */
  {
    "*sse4_1_extractps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2278 },
#else
    { 0, output_2278, 0 },
#endif
    { 0 },
    &operand_data[3979],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7036 */
  {
    "*vec_extractv4sf_mem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3982],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7084 */
  {
    "avx512dq_vextractf64x2_1_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2280 },
#else
    { 0, 0, output_2280 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextractf64x2_1_maskm },
    &operand_data[3985],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7084 */
  {
    "avx512dq_vextracti64x2_1_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2281 },
#else
    { 0, 0, output_2281 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextracti64x2_1_maskm },
    &operand_data[3991],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7108 */
  {
    "avx512f_vextractf32x4_1_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2282 },
#else
    { 0, 0, output_2282 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextractf32x4_1_maskm },
    &operand_data[3997],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7108 */
  {
    "avx512f_vextracti32x4_1_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2283 },
#else
    { 0, 0, output_2283 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextracti32x4_1_maskm },
    &operand_data[4005],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7136 */
  {
    "*avx512dq_vextractf64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2284 },
#else
    { 0, 0, output_2284 },
#endif
    { 0 },
    &operand_data[4013],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7136 */
  {
    "avx512dq_vextractf64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2285 },
#else
    { 0, 0, output_2285 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextractf64x2_1_mask },
    &operand_data[4017],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7136 */
  {
    "*avx512dq_vextracti64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2286 },
#else
    { 0, 0, output_2286 },
#endif
    { 0 },
    &operand_data[4023],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7136 */
  {
    "avx512dq_vextracti64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2287 },
#else
    { 0, 0, output_2287 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextracti64x2_1_mask },
    &operand_data[4027],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7153 */
  {
    "*avx512f_vextractf32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2288 },
#else
    { 0, 0, output_2288 },
#endif
    { 0 },
    &operand_data[4033],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7153 */
  {
    "avx512f_vextractf32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2289 },
#else
    { 0, 0, output_2289 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextractf32x4_1_mask },
    &operand_data[4039],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7153 */
  {
    "*avx512f_vextracti32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2290 },
#else
    { 0, 0, output_2290 },
#endif
    { 0 },
    &operand_data[4047],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7153 */
  {
    "avx512f_vextracti32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2291 },
#else
    { 0, 0, output_2291 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextracti32x4_1_mask },
    &operand_data[4053],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7233 */
  {
    "vec_extract_lo_v8df_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf64x4\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8df_maskm },
    &operand_data[4061],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7233 */
  {
    "vec_extract_lo_v8di_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8di_maskm },
    &operand_data[4065],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7251 */
  {
    "vec_extract_lo_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2294 },
#else
    { 0, 0, output_2294 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8df },
    &operand_data[4069],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7251 */
  {
    "vec_extract_lo_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2295 },
#else
    { 0, 0, output_2295 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8df_mask },
    &operand_data[4071],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7251 */
  {
    "vec_extract_lo_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2296 },
#else
    { 0, 0, output_2296 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8di },
    &operand_data[4075],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7251 */
  {
    "vec_extract_lo_v8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2297 },
#else
    { 0, 0, output_2297 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8di_mask },
    &operand_data[4077],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7270 */
  {
    "vec_extract_hi_v8df_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf64x4\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8df_maskm },
    &operand_data[4061],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7270 */
  {
    "vec_extract_hi_v8di_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8di_maskm },
    &operand_data[4065],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7289 */
  {
    "vec_extract_hi_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8df },
    &operand_data[4081],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7289 */
  {
    "vec_extract_hi_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf64x4\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8df_mask },
    &operand_data[4083],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7289 */
  {
    "vec_extract_hi_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8di },
    &operand_data[4087],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7289 */
  {
    "vec_extract_hi_v8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8di_mask },
    &operand_data[4089],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7303 */
  {
    "vec_extract_hi_v16sf_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf32x8\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16sf_maskm },
    &operand_data[4093],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7303 */
  {
    "vec_extract_hi_v16si_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti32x8\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16si_maskm },
    &operand_data[4097],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7323 */
  {
    "vec_extract_hi_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2306 },
#else
    { 0, output_2306, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16sf },
    &operand_data[4101],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7323 */
  {
    "vec_extract_hi_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2307 },
#else
    { 0, output_2307, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16sf_mask },
    &operand_data[4103],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7323 */
  {
    "vec_extract_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2308 },
#else
    { 0, output_2308, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16si },
    &operand_data[4107],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7323 */
  {
    "vec_extract_hi_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2309 },
#else
    { 0, output_2309, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16si_mask },
    &operand_data[4109],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7395 */
  {
    "vec_extract_lo_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2310 },
#else
    { 0, 0, output_2310 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v16sf },
    &operand_data[4113],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7395 */
  {
    "vec_extract_lo_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2311 },
#else
    { 0, 0, output_2311 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v16sf_mask },
    &operand_data[4113],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7395 */
  {
    "vec_extract_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2312 },
#else
    { 0, 0, output_2312 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v16si },
    &operand_data[4117],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7395 */
  {
    "vec_extract_lo_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2313 },
#else
    { 0, 0, output_2313 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v16si_mask },
    &operand_data[4117],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7434 */
  {
    "vec_extract_lo_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2314 },
#else
    { 0, 0, output_2314 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v4di },
    &operand_data[4121],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7434 */
  {
    "vec_extract_lo_v4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2315 },
#else
    { 0, 0, output_2315 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v4di_mask },
    &operand_data[4123],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7434 */
  {
    "vec_extract_lo_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2316 },
#else
    { 0, 0, output_2316 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v4df },
    &operand_data[4127],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7434 */
  {
    "vec_extract_lo_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2317 },
#else
    { 0, 0, output_2317 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v4df_mask },
    &operand_data[4129],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7473 */
  {
    "vec_extract_hi_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2318 },
#else
    { 0, 0, output_2318 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v4di },
    &operand_data[4133],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7473 */
  {
    "vec_extract_hi_v4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2319 },
#else
    { 0, 0, output_2319 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v4di_mask },
    &operand_data[4135],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7473 */
  {
    "vec_extract_hi_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2320 },
#else
    { 0, 0, output_2320 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v4df },
    &operand_data[4139],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7473 */
  {
    "vec_extract_hi_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2321 },
#else
    { 0, 0, output_2321 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v4df_mask },
    &operand_data[4141],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7516 */
  {
    "vec_extract_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2322 },
#else
    { 0, 0, output_2322 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8si },
    &operand_data[4145],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7516 */
  {
    "vec_extract_lo_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2323 },
#else
    { 0, 0, output_2323 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8si_mask },
    &operand_data[4147],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7516 */
  {
    "vec_extract_lo_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2324 },
#else
    { 0, 0, output_2324 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8sf },
    &operand_data[4151],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7516 */
  {
    "vec_extract_lo_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2325 },
#else
    { 0, 0, output_2325 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8sf_mask },
    &operand_data[4153],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7535 */
  {
    "vec_extract_lo_v8si_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti32x4\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8si_maskm },
    &operand_data[4157],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7535 */
  {
    "vec_extract_lo_v8sf_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf32x4\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8sf_maskm },
    &operand_data[4161],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7553 */
  {
    "vec_extract_hi_v8si_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti32x4\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8si_maskm },
    &operand_data[4165],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7553 */
  {
    "vec_extract_hi_v8sf_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf32x4\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8sf_maskm },
    &operand_data[4169],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7570 */
  {
    "vec_extract_hi_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti32x4\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8si_mask },
    &operand_data[4147],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7570 */
  {
    "vec_extract_hi_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf32x4\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8sf_mask },
    &operand_data[4153],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7586 */
  {
    "vec_extract_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2332 },
#else
    { 0, output_2332, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8si },
    &operand_data[4173],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7586 */
  {
    "vec_extract_hi_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2333 },
#else
    { 0, output_2333, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8sf },
    &operand_data[4175],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7602 */
  {
    "vec_extract_lo_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v32hi },
    &operand_data[4177],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7625 */
  {
    "vec_extract_hi_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v32hi },
    &operand_data[4179],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7646 */
  {
    "vec_extract_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v16hi },
    &operand_data[4181],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7665 */
  {
    "vec_extract_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16hi },
    &operand_data[4183],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7682 */
  {
    "vec_extract_lo_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v64qi },
    &operand_data[4185],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7713 */
  {
    "vec_extract_hi_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v64qi },
    &operand_data[4187],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7742 */
  {
    "vec_extract_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v32qi },
    &operand_data[4189],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7765 */
  {
    "vec_extract_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v32qi },
    &operand_data[4191],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7812 */
  {
    "*avx512f_unpckhpd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2004],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7812 */
  {
    "avx512f_unpckhpd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_unpckhpd512_mask },
    &operand_data[2938],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7829 */
  {
    "avx_unpckhpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpckhpd256 },
    &operand_data[2008],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7829 */
  {
    "avx_unpckhpd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpckhpd256_mask },
    &operand_data[4193],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7872 */
  {
    "avx512vl_unpckhpd128_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_unpckhpd128_mask },
    &operand_data[4198],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7902 */
  {
    "*vec_interleave_highv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2347 },
#else
    { 0, output_2347, 0 },
#endif
    { 0 },
    &operand_data[4203],
    3,
    3,
    0,
    6,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7949 */
  {
    "*avx512f_unpcklpd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2348 },
#else
    { 0, output_2348, 0 },
#endif
    { 0 },
    &operand_data[4206],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7949 */
  {
    "*avx512f_unpcklpd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2349 },
#else
    { 0, output_2349, 0 },
#endif
    { 0 },
    &operand_data[4206],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7988 */
  {
    "*avx_unpcklpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2350 },
#else
    { 0, output_2350, 0 },
#endif
    { 0 },
    &operand_data[4211],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7988 */
  {
    "*avx_unpcklpd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2351 },
#else
    { 0, output_2351, 0 },
#endif
    { 0 },
    &operand_data[4211],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8032 */
  {
    "avx512vl_unpcklpd128_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_unpcklpd128_mask },
    &operand_data[4198],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8062 */
  {
    "*vec_interleave_lowv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2353 },
#else
    { 0, output_2353, 0 },
#endif
    { 0 },
    &operand_data[4216],
    3,
    3,
    0,
    6,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8116 */
  {
    "avx512f_vmscalefv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefss\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmscalefv4sf },
    &operand_data[4219],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8116 */
  {
    "avx512f_vmscalefv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefss\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmscalefv4sf_round },
    &operand_data[4222],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8116 */
  {
    "avx512f_vmscalefv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmscalefv2df },
    &operand_data[4226],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8116 */
  {
    "avx512f_vmscalefv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefsd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmscalefv2df_round },
    &operand_data[4229],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512f_scalefv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv16sf },
    &operand_data[1992],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512f_scalefv16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv16sf_round },
    &operand_data[4233],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512f_scalefv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv16sf_mask },
    &operand_data[2933],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512f_scalefv16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv16sf_mask_round },
    &operand_data[4237],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv8sf },
    &operand_data[1996],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv8sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv8sf_round },
    &operand_data[4243],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv8sf_mask },
    &operand_data[3889],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv8sf_mask_round },
    &operand_data[4247],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4sf },
    &operand_data[2000],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4sf_round },
    &operand_data[4253],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4sf_mask },
    &operand_data[3894],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4sf_mask_round },
    &operand_data[4257],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512f_scalefv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv8df },
    &operand_data[2004],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512f_scalefv8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv8df_round },
    &operand_data[4263],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512f_scalefv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv8df_mask },
    &operand_data[2938],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512f_scalefv8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv8df_mask_round },
    &operand_data[4267],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4df },
    &operand_data[2008],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv4df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4df_round },
    &operand_data[4273],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4df_mask },
    &operand_data[4193],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4df_mask_round },
    &operand_data[4277],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv2df },
    &operand_data[2012],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv2df_round },
    &operand_data[4283],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv2df_mask },
    &operand_data[4198],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8130 */
  {
    "avx512vl_scalefv2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv2df_mask_round },
    &operand_data[4287],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512f_vternlogv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv16si },
    &operand_data[4293],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512f_vternlogv16si_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv16si_maskz_1 },
    &operand_data[4293],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512vl_vternlogv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv8si },
    &operand_data[4300],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512vl_vternlogv8si_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv8si_maskz_1 },
    &operand_data[4300],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512vl_vternlogv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4si },
    &operand_data[4307],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512vl_vternlogv4si_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4si_maskz_1 },
    &operand_data[4307],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512f_vternlogv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv8di },
    &operand_data[4314],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512f_vternlogv8di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv8di_maskz_1 },
    &operand_data[4314],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512vl_vternlogv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4di },
    &operand_data[4321],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512vl_vternlogv4di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4di_maskz_1 },
    &operand_data[4321],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512vl_vternlogv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv2di },
    &operand_data[4328],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8156 */
  {
    "avx512vl_vternlogv2di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv2di_maskz_1 },
    &operand_data[4328],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8170 */
  {
    "avx512f_vternlogv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv16si_mask },
    &operand_data[4335],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8170 */
  {
    "avx512vl_vternlogv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv8si_mask },
    &operand_data[4341],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8170 */
  {
    "avx512vl_vternlogv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4si_mask },
    &operand_data[4347],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8170 */
  {
    "avx512f_vternlogv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv8di_mask },
    &operand_data[4353],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8170 */
  {
    "avx512vl_vternlogv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4di_mask },
    &operand_data[4359],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8170 */
  {
    "avx512vl_vternlogv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv2di_mask },
    &operand_data[4365],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512f_getexpv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv16sf },
    &operand_data[4371],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512f_getexpv16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv16sf_round },
    &operand_data[4373],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512f_getexpv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv16sf_mask },
    &operand_data[4376],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512f_getexpv16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv16sf_mask_round },
    &operand_data[4380],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv8sf },
    &operand_data[4385],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv8sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv8sf_round },
    &operand_data[4387],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv8sf_mask },
    &operand_data[4390],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv8sf_mask_round },
    &operand_data[4394],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4sf },
    &operand_data[4399],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4sf_round },
    &operand_data[4401],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4sf_mask },
    &operand_data[4404],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4sf_mask_round },
    &operand_data[4408],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512f_getexpv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv8df },
    &operand_data[4413],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512f_getexpv8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv8df_round },
    &operand_data[4415],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512f_getexpv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv8df_mask },
    &operand_data[4418],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512f_getexpv8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv8df_mask_round },
    &operand_data[4422],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4df },
    &operand_data[4427],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv4df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4df_round },
    &operand_data[4429],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4df_mask },
    &operand_data[4432],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4df_mask_round },
    &operand_data[4436],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv2df },
    &operand_data[4441],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv2df_round },
    &operand_data[4443],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv2df_mask },
    &operand_data[4446],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8187 */
  {
    "avx512vl_getexpv2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv2df_mask_round },
    &operand_data[4450],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_sgetexpv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpss\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sgetexpv4sf },
    &operand_data[4219],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_sgetexpv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpss\t{%r3%2, %1, %0|%0, %1, %2%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sgetexpv4sf_round },
    &operand_data[4455],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_sgetexpv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sgetexpv2df },
    &operand_data[4226],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_sgetexpv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpsd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sgetexpv2df_round },
    &operand_data[4459],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "*avx512f_alignv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4463],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "avx512f_alignv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_alignv16si_mask },
    &operand_data[4463],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "*avx512vl_alignv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4469],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "avx512vl_alignv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_alignv8si_mask },
    &operand_data[4469],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "*avx512vl_alignv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4475],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "avx512vl_alignv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_alignv4si_mask },
    &operand_data[4475],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "*avx512f_alignv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4481],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "avx512f_alignv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_alignv8di_mask },
    &operand_data[4481],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "*avx512vl_alignv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4487],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "avx512vl_alignv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_alignv4di_mask },
    &operand_data[4487],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "*avx512vl_alignv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4493],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8210 */
  {
    "avx512vl_alignv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_alignv2di_mask },
    &operand_data[4493],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512f_fixupimmv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf },
    &operand_data[4499],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512f_fixupimmv16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_round },
    &operand_data[4504],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512f_fixupimmv16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_maskz_1 },
    &operand_data[4510],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512f_fixupimmv16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_maskz_1_round },
    &operand_data[4517],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf },
    &operand_data[4525],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv8sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_round },
    &operand_data[4530],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_maskz_1 },
    &operand_data[4536],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv8sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_maskz_1_round },
    &operand_data[4543],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf },
    &operand_data[4551],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_round },
    &operand_data[4556],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_maskz_1 },
    &operand_data[4562],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv4sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_maskz_1_round },
    &operand_data[4569],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512f_fixupimmv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df },
    &operand_data[4577],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512f_fixupimmv8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_round },
    &operand_data[4582],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512f_fixupimmv8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_maskz_1 },
    &operand_data[4588],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512f_fixupimmv8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_maskz_1_round },
    &operand_data[4595],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df },
    &operand_data[4603],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv4df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_round },
    &operand_data[4608],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_maskz_1 },
    &operand_data[4614],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv4df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_maskz_1_round },
    &operand_data[4621],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df },
    &operand_data[4629],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_round },
    &operand_data[4634],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_maskz_1 },
    &operand_data[4640],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8269 */
  {
    "avx512vl_fixupimmv2df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_maskz_1_round },
    &operand_data[4647],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512f_fixupimmv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_mask },
    &operand_data[4655],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512f_fixupimmv16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_mask_round },
    &operand_data[4661],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512vl_fixupimmv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_mask },
    &operand_data[4668],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512vl_fixupimmv8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_mask_round },
    &operand_data[4674],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512vl_fixupimmv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_mask },
    &operand_data[4681],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512vl_fixupimmv4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_mask_round },
    &operand_data[4687],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512f_fixupimmv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_mask },
    &operand_data[4694],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512f_fixupimmv8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_mask_round },
    &operand_data[4700],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512vl_fixupimmv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_mask },
    &operand_data[4707],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512vl_fixupimmv4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_mask_round },
    &operand_data[4713],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512vl_fixupimmv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_mask },
    &operand_data[4720],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8282 */
  {
    "avx512vl_fixupimmv2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_mask_round },
    &operand_data[4726],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8314 */
  {
    "avx512f_sfixupimmv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf },
    &operand_data[4733],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8314 */
  {
    "avx512f_sfixupimmv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_round },
    &operand_data[4738],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8314 */
  {
    "avx512f_sfixupimmv4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_maskz_1 },
    &operand_data[4744],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8314 */
  {
    "avx512f_sfixupimmv4sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_maskz_1_round },
    &operand_data[4751],
    8,
    8,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8314 */
  {
    "avx512f_sfixupimmv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df },
    &operand_data[4759],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8314 */
  {
    "avx512f_sfixupimmv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_round },
    &operand_data[4764],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8314 */
  {
    "avx512f_sfixupimmv2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_maskz_1 },
    &operand_data[4770],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8314 */
  {
    "avx512f_sfixupimmv2df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_maskz_1_round },
    &operand_data[4777],
    8,
    8,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8330 */
  {
    "avx512f_sfixupimmv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_mask },
    &operand_data[4785],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8330 */
  {
    "avx512f_sfixupimmv4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_mask_round },
    &operand_data[4791],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8330 */
  {
    "avx512f_sfixupimmv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_mask },
    &operand_data[4798],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8330 */
  {
    "avx512f_sfixupimmv2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_mask_round },
    &operand_data[4804],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512f_rndscalev16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev16sf },
    &operand_data[2643],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512f_rndscalev16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev16sf_round },
    &operand_data[4811],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512f_rndscalev16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev16sf_mask },
    &operand_data[2643],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512f_rndscalev16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev16sf_mask_round },
    &operand_data[4815],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev8sf },
    &operand_data[2648],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev8sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev8sf_round },
    &operand_data[4821],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev8sf_mask },
    &operand_data[2648],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev8sf_mask_round },
    &operand_data[4825],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4sf },
    &operand_data[2653],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4sf_round },
    &operand_data[4831],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4sf_mask },
    &operand_data[2653],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4sf_mask_round },
    &operand_data[4835],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512f_rndscalev8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev8df },
    &operand_data[2658],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512f_rndscalev8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev8df_round },
    &operand_data[4841],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512f_rndscalev8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev8df_mask },
    &operand_data[2658],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512f_rndscalev8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev8df_mask_round },
    &operand_data[4845],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4df },
    &operand_data[2663],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev4df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4df_round },
    &operand_data[4851],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4df_mask },
    &operand_data[2663],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4df_mask_round },
    &operand_data[4855],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev2df },
    &operand_data[2668],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev2df_round },
    &operand_data[4861],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev2df_mask },
    &operand_data[2668],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8349 */
  {
    "avx512vl_rndscalev2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev2df_mask_round },
    &operand_data[4865],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8361 */
  {
    "avx512f_rndscalev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaless\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev4sf },
    &operand_data[4871],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8361 */
  {
    "avx512f_rndscalev4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaless\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev4sf_round },
    &operand_data[4875],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8361 */
  {
    "avx512f_rndscalev2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalesd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev2df },
    &operand_data[4880],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8361 */
  {
    "avx512f_rndscalev2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalesd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev2df_round },
    &operand_data[4884],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8378 */
  {
    "avx512f_shufps512_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2516 },
#else
    { 0, 0, output_2516 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufps512_1 },
    &operand_data[4889],
    19,
    19,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8378 */
  {
    "avx512f_shufps512_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2517 },
#else
    { 0, 0, output_2517 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufps512_1_mask },
    &operand_data[4889],
    21,
    21,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8451 */
  {
    "avx512f_shufpd512_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2518 },
#else
    { 0, 0, output_2518 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufpd512_1 },
    &operand_data[4910],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8451 */
  {
    "avx512f_shufpd512_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2519 },
#else
    { 0, 0, output_2519 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufpd512_1_mask },
    &operand_data[4910],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8504 */
  {
    "avx_shufpd256_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2520 },
#else
    { 0, 0, output_2520 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufpd256_1 },
    &operand_data[4923],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8504 */
  {
    "avx_shufpd256_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2521 },
#else
    { 0, 0, output_2521 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufpd256_1_mask },
    &operand_data[4923],
    9,
    9,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8545 */
  {
    "sse2_shufpd_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2522 },
#else
    { 0, 0, output_2522 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_shufpd_v2df_mask },
    &operand_data[4932],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8571 */
  {
    "avx2_interleave_highv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhqdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv4di },
    &operand_data[1984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8571 */
  {
    "avx2_interleave_highv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv4di_mask },
    &operand_data[4939],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8587 */
  {
    "*avx512f_interleave_highv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhqdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1980],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8587 */
  {
    "avx512f_interleave_highv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_interleave_highv8di_mask },
    &operand_data[4944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8603 */
  {
    "vec_interleave_highv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2527 },
#else
    { 0, output_2527, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv2di },
    &operand_data[4949],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8603 */
  {
    "vec_interleave_highv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2528 },
#else
    { 0, output_2528, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv2di_mask },
    &operand_data[4949],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8621 */
  {
    "avx2_interleave_lowv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv4di },
    &operand_data[1984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8621 */
  {
    "avx2_interleave_lowv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv4di_mask },
    &operand_data[4939],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8637 */
  {
    "*avx512f_interleave_lowv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1980],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8637 */
  {
    "avx512f_interleave_lowv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_interleave_lowv8di_mask },
    &operand_data[4944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8653 */
  {
    "vec_interleave_lowv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2533 },
#else
    { 0, output_2533, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv2di },
    &operand_data[4949],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8653 */
  {
    "vec_interleave_lowv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2534 },
#else
    { 0, output_2534, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv2di_mask },
    &operand_data[4949],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8671 */
  {
    "sse2_shufpd_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2535 },
#else
    { 0, 0, output_2535 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_shufpd_v2di },
    &operand_data[4954],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8671 */
  {
    "sse2_shufpd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2536 },
#else
    { 0, 0, output_2536 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_shufpd_v2df },
    &operand_data[4959],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8704 */
  {
    "sse2_storehpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2537 },
#else
    { 0, output_2537, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_storehpd },
    &operand_data[4964],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8737 */
  {
    "*vec_extractv2df_1_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2538 },
#else
    { 0, output_2538, 0 },
#endif
    { 0 },
    &operand_data[4966],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8754 */
  {
    "sse2_storelpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2539 },
#else
    { 0, output_2539, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_storelpd },
    &operand_data[4968],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8785 */
  {
    "*vec_extractv2df_0_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2540 },
#else
    { 0, output_2540, 0 },
#endif
    { 0 },
    &operand_data[4970],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8821 */
  {
    "sse2_loadhpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2541 },
#else
    { 0, output_2541, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadhpd },
    &operand_data[4972],
    3,
    3,
    0,
    7,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8878 */
  {
    "sse2_loadlpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2542 },
#else
    { 0, output_2542, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadlpd },
    &operand_data[4975],
    3,
    3,
    0,
    11,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8926 */
  {
    "sse2_movsd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2543 },
#else
    { 0, output_2543, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movsd },
    &operand_data[4978],
    3,
    3,
    0,
    9,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8960 */
  {
    "vec_dupv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2544 },
#else
    { 0, output_2544, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv2df },
    &operand_data[4981],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8960 */
  {
    "vec_dupv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2545 },
#else
    { 0, output_2545, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv2df_mask },
    &operand_data[4981],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8974 */
  {
    "vec_concatv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2546 },
#else
    { 0, output_2546, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_concatv2df },
    &operand_data[4985],
    3,
    3,
    0,
    10,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_ss_truncatev16siv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4988],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_truncatev16siv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4988],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_us_truncatev16siv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4988],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_ss_truncatev16siv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4990],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_truncatev16siv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4990],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_us_truncatev16siv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4990],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_ss_truncatev8div8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4992],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_truncatev8div8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4992],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_us_truncatev8div8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4992],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_ss_truncatev8div8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4994],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_truncatev8div8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4994],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9020 */
  {
    "*avx512f_us_truncatev8div8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4994],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_ss_truncatev16siv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev16siv16qi2_mask },
    &operand_data[4996],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_truncatev16siv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev16siv16qi2_mask },
    &operand_data[4996],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_us_truncatev16siv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev16siv16qi2_mask },
    &operand_data[4996],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_ss_truncatev16siv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev16siv16hi2_mask },
    &operand_data[5000],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_truncatev16siv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev16siv16hi2_mask },
    &operand_data[5000],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_us_truncatev16siv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev16siv16hi2_mask },
    &operand_data[5000],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_ss_truncatev8div8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div8si2_mask },
    &operand_data[5004],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_truncatev8div8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div8si2_mask },
    &operand_data[5004],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_us_truncatev8div8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div8si2_mask },
    &operand_data[5004],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_ss_truncatev8div8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div8hi2_mask },
    &operand_data[5008],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_truncatev8div8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div8hi2_mask },
    &operand_data[5008],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9031 */
  {
    "avx512f_us_truncatev8div8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div8hi2_mask },
    &operand_data[5008],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9054 */
  {
    "avx512bw_ss_truncatev32hiv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ss_truncatev32hiv32qi2 },
    &operand_data[5012],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9054 */
  {
    "avx512bw_truncatev32hiv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_truncatev32hiv32qi2 },
    &operand_data[5012],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9054 */
  {
    "avx512bw_us_truncatev32hiv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_us_truncatev32hiv32qi2 },
    &operand_data[5012],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9065 */
  {
    "avx512bw_ss_truncatev32hiv32qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ss_truncatev32hiv32qi2_mask },
    &operand_data[5012],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9065 */
  {
    "avx512bw_truncatev32hiv32qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_truncatev32hiv32qi2_mask },
    &operand_data[5012],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9065 */
  {
    "avx512bw_us_truncatev32hiv32qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_us_truncatev32hiv32qi2_mask },
    &operand_data[5012],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9093 */
  {
    "*avx512vl_ss_truncatev4div4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5016],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9093 */
  {
    "*avx512vl_truncatev4div4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5016],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9093 */
  {
    "*avx512vl_us_truncatev4div4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5016],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9093 */
  {
    "*avx512vl_ss_truncatev8siv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5018],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9093 */
  {
    "*avx512vl_truncatev8siv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5018],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9093 */
  {
    "*avx512vl_us_truncatev8siv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5018],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9093 */
  {
    "*avx512vl_ss_truncatev16hiv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5020],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9093 */
  {
    "*avx512vl_truncatev16hiv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5020],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9093 */
  {
    "*avx512vl_us_truncatev16hiv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5020],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9104 */
  {
    "avx512vl_ss_truncatev4div4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4si2_mask },
    &operand_data[5022],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9104 */
  {
    "avx512vl_truncatev4div4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4si2_mask },
    &operand_data[5022],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9104 */
  {
    "avx512vl_us_truncatev4div4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4si2_mask },
    &operand_data[5022],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9104 */
  {
    "avx512vl_ss_truncatev8siv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8siv8hi2_mask },
    &operand_data[5026],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9104 */
  {
    "avx512vl_truncatev8siv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8siv8hi2_mask },
    &operand_data[5026],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9104 */
  {
    "avx512vl_us_truncatev8siv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8siv8hi2_mask },
    &operand_data[5026],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9104 */
  {
    "avx512vl_ss_truncatev16hiv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev16hiv16qi2_mask },
    &operand_data[5030],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9104 */
  {
    "avx512vl_truncatev16hiv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev16hiv16qi2_mask },
    &operand_data[5030],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9104 */
  {
    "avx512vl_us_truncatev16hiv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev16hiv16qi2_mask },
    &operand_data[5030],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_ss_truncatev4div4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5034],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_truncatev4div4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5034],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_us_truncatev4div4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5034],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_ss_truncatev2div2qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5037],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_truncatev2div2qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5037],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_us_truncatev2div2qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5037],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_ss_truncatev8siv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5040],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_truncatev8siv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5040],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_us_truncatev8siv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5040],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_ss_truncatev4siv4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5043],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_truncatev4siv4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5043],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_us_truncatev4siv4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5043],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_ss_truncatev8hiv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5046],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_truncatev8hiv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5046],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9135 */
  {
    "*avx512vl_us_truncatev8hiv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5046],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9147 */
  {
    "*avx512vl_ss_truncatev2div2qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5049],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9147 */
  {
    "*avx512vl_truncatev2div2qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5049],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9147 */
  {
    "*avx512vl_us_truncatev2div2qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5049],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9168 */
  {
    "avx512vl_ss_truncatev2div2qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2qi2_mask },
    &operand_data[5051],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9168 */
  {
    "avx512vl_truncatev2div2qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2qi2_mask },
    &operand_data[5051],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9168 */
  {
    "avx512vl_us_truncatev2div2qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2qi2_mask },
    &operand_data[5051],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9191 */
  {
    "*avx512vl_ss_truncatev2div2qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5055],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9191 */
  {
    "*avx512vl_truncatev2div2qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5055],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9191 */
  {
    "*avx512vl_us_truncatev2div2qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5055],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9212 */
  {
    "avx512vl_ss_truncatev2div2qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2qi2_mask_store },
    &operand_data[5058],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9212 */
  {
    "avx512vl_truncatev2div2qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2qi2_mask_store },
    &operand_data[5058],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9212 */
  {
    "avx512vl_us_truncatev2div2qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2qi2_mask_store },
    &operand_data[5058],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9238 */
  {
    "*avx512vl_ss_truncatev4siv4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5061],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9238 */
  {
    "*avx512vl_truncatev4siv4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5061],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9238 */
  {
    "*avx512vl_us_truncatev4siv4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5061],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9238 */
  {
    "*avx512vl_ss_truncatev4div4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5063],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9238 */
  {
    "*avx512vl_truncatev4div4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5063],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9238 */
  {
    "*avx512vl_us_truncatev4div4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5063],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9258 */
  {
    "avx512vl_ss_truncatev4siv4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4siv4qi2_mask },
    &operand_data[5065],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9258 */
  {
    "avx512vl_truncatev4siv4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4siv4qi2_mask },
    &operand_data[5065],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9258 */
  {
    "avx512vl_us_truncatev4siv4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4siv4qi2_mask },
    &operand_data[5065],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9258 */
  {
    "avx512vl_ss_truncatev4div4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4qi2_mask },
    &operand_data[5069],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9258 */
  {
    "avx512vl_truncatev4div4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4qi2_mask },
    &operand_data[5069],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9258 */
  {
    "avx512vl_us_truncatev4div4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4qi2_mask },
    &operand_data[5069],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9281 */
  {
    "*avx512vl_ss_truncatev4siv4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5073],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9281 */
  {
    "*avx512vl_truncatev4siv4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5073],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9281 */
  {
    "*avx512vl_us_truncatev4siv4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5073],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9281 */
  {
    "*avx512vl_ss_truncatev4div4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5076],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9281 */
  {
    "*avx512vl_truncatev4div4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5076],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9281 */
  {
    "*avx512vl_us_truncatev4div4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5076],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9302 */
  {
    "avx512vl_ss_truncatev4siv4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4siv4qi2_mask_store },
    &operand_data[5079],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9302 */
  {
    "avx512vl_truncatev4siv4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4siv4qi2_mask_store },
    &operand_data[5079],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9302 */
  {
    "avx512vl_us_truncatev4siv4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4siv4qi2_mask_store },
    &operand_data[5079],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9302 */
  {
    "avx512vl_ss_truncatev4div4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4qi2_mask_store },
    &operand_data[5082],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9302 */
  {
    "avx512vl_truncatev4div4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4qi2_mask_store },
    &operand_data[5082],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9302 */
  {
    "avx512vl_us_truncatev4div4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4qi2_mask_store },
    &operand_data[5082],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9331 */
  {
    "*avx512vl_ss_truncatev8hiv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5085],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9331 */
  {
    "*avx512vl_truncatev8hiv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5085],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9331 */
  {
    "*avx512vl_us_truncatev8hiv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5085],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9331 */
  {
    "*avx512vl_ss_truncatev8siv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5087],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9331 */
  {
    "*avx512vl_truncatev8siv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5087],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9331 */
  {
    "*avx512vl_us_truncatev8siv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5087],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9349 */
  {
    "avx512vl_ss_truncatev8hiv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8hiv8qi2_mask },
    &operand_data[5089],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9349 */
  {
    "avx512vl_truncatev8hiv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8hiv8qi2_mask },
    &operand_data[5089],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9349 */
  {
    "avx512vl_us_truncatev8hiv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8hiv8qi2_mask },
    &operand_data[5089],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9349 */
  {
    "avx512vl_ss_truncatev8siv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8siv8qi2_mask },
    &operand_data[5093],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9349 */
  {
    "avx512vl_truncatev8siv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8siv8qi2_mask },
    &operand_data[5093],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9349 */
  {
    "avx512vl_us_truncatev8siv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8siv8qi2_mask },
    &operand_data[5093],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9372 */
  {
    "*avx512vl_ss_truncatev8hiv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5097],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9372 */
  {
    "*avx512vl_truncatev8hiv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5097],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9372 */
  {
    "*avx512vl_us_truncatev8hiv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5097],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9372 */
  {
    "*avx512vl_ss_truncatev8siv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5100],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9372 */
  {
    "*avx512vl_truncatev8siv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5100],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9372 */
  {
    "*avx512vl_us_truncatev8siv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5100],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9393 */
  {
    "avx512vl_ss_truncatev8hiv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8hiv8qi2_mask_store },
    &operand_data[5103],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9393 */
  {
    "avx512vl_truncatev8hiv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8hiv8qi2_mask_store },
    &operand_data[5103],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9393 */
  {
    "avx512vl_us_truncatev8hiv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8hiv8qi2_mask_store },
    &operand_data[5103],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9393 */
  {
    "avx512vl_ss_truncatev8siv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8siv8qi2_mask_store },
    &operand_data[5106],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9393 */
  {
    "avx512vl_truncatev8siv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8siv8qi2_mask_store },
    &operand_data[5106],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9393 */
  {
    "avx512vl_us_truncatev8siv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8siv8qi2_mask_store },
    &operand_data[5106],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9427 */
  {
    "*avx512vl_ss_truncatev4div4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5109],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9427 */
  {
    "*avx512vl_truncatev4div4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5109],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9427 */
  {
    "*avx512vl_us_truncatev4div4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5109],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9427 */
  {
    "*avx512vl_ss_truncatev2div2hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5112],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9427 */
  {
    "*avx512vl_truncatev2div2hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5112],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9427 */
  {
    "*avx512vl_us_truncatev2div2hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5112],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9427 */
  {
    "*avx512vl_ss_truncatev4siv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5115],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9427 */
  {
    "*avx512vl_truncatev4siv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5115],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9427 */
  {
    "*avx512vl_us_truncatev4siv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5115],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9439 */
  {
    "*avx512vl_ss_truncatev4siv4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5118],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9439 */
  {
    "*avx512vl_truncatev4siv4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5118],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9439 */
  {
    "*avx512vl_us_truncatev4siv4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5118],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9439 */
  {
    "*avx512vl_ss_truncatev4div4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5120],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9439 */
  {
    "*avx512vl_truncatev4div4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5120],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9439 */
  {
    "*avx512vl_us_truncatev4div4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5120],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9455 */
  {
    "avx512vl_ss_truncatev4siv4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4siv4hi2_mask },
    &operand_data[5122],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9455 */
  {
    "avx512vl_truncatev4siv4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4siv4hi2_mask },
    &operand_data[5122],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9455 */
  {
    "avx512vl_us_truncatev4siv4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4siv4hi2_mask },
    &operand_data[5122],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9455 */
  {
    "avx512vl_ss_truncatev4div4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4hi2_mask },
    &operand_data[5126],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9455 */
  {
    "avx512vl_truncatev4div4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4hi2_mask },
    &operand_data[5126],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9455 */
  {
    "avx512vl_us_truncatev4div4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4hi2_mask },
    &operand_data[5126],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9474 */
  {
    "*avx512vl_ss_truncatev4siv4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5130],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9474 */
  {
    "*avx512vl_truncatev4siv4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5130],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9474 */
  {
    "*avx512vl_us_truncatev4siv4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5130],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9474 */
  {
    "*avx512vl_ss_truncatev4div4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5133],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9474 */
  {
    "*avx512vl_truncatev4div4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5133],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9474 */
  {
    "*avx512vl_us_truncatev4div4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5133],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9491 */
  {
    "avx512vl_ss_truncatev4siv4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4siv4hi2_mask_store },
    &operand_data[5136],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9491 */
  {
    "avx512vl_truncatev4siv4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4siv4hi2_mask_store },
    &operand_data[5136],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9491 */
  {
    "avx512vl_us_truncatev4siv4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4siv4hi2_mask_store },
    &operand_data[5136],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9491 */
  {
    "avx512vl_ss_truncatev4div4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4hi2_mask_store },
    &operand_data[5139],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9491 */
  {
    "avx512vl_truncatev4div4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4hi2_mask_store },
    &operand_data[5139],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9491 */
  {
    "avx512vl_us_truncatev4div4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4hi2_mask_store },
    &operand_data[5139],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9513 */
  {
    "*avx512vl_ss_truncatev2div2hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5142],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9513 */
  {
    "*avx512vl_truncatev2div2hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5142],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9513 */
  {
    "*avx512vl_us_truncatev2div2hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5142],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9530 */
  {
    "avx512vl_ss_truncatev2div2hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2hi2_mask },
    &operand_data[5144],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9530 */
  {
    "avx512vl_truncatev2div2hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2hi2_mask },
    &operand_data[5144],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9530 */
  {
    "avx512vl_us_truncatev2div2hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2hi2_mask },
    &operand_data[5144],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9549 */
  {
    "*avx512vl_ss_truncatev2div2hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5148],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9549 */
  {
    "*avx512vl_truncatev2div2hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5148],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9549 */
  {
    "*avx512vl_us_truncatev2div2hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5148],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9566 */
  {
    "avx512vl_ss_truncatev2div2hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2hi2_mask_store },
    &operand_data[5151],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9566 */
  {
    "avx512vl_truncatev2div2hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2hi2_mask_store },
    &operand_data[5151],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9566 */
  {
    "avx512vl_us_truncatev2div2hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2hi2_mask_store },
    &operand_data[5151],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9588 */
  {
    "*avx512vl_ss_truncatev2div2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5154],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9588 */
  {
    "*avx512vl_truncatev2div2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5154],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9588 */
  {
    "*avx512vl_us_truncatev2div2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5154],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9600 */
  {
    "*avx512vl_ss_truncatev2div2si2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5157],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9600 */
  {
    "*avx512vl_truncatev2div2si2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5157],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9600 */
  {
    "*avx512vl_us_truncatev2div2si2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5157],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9615 */
  {
    "avx512vl_ss_truncatev2div2si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2si2_mask },
    &operand_data[5159],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9615 */
  {
    "avx512vl_truncatev2div2si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2si2_mask },
    &operand_data[5159],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9615 */
  {
    "avx512vl_us_truncatev2div2si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2si2_mask },
    &operand_data[5159],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9632 */
  {
    "*avx512vl_ss_truncatev2div2si2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5163],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9632 */
  {
    "*avx512vl_truncatev2div2si2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5163],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9632 */
  {
    "*avx512vl_us_truncatev2div2si2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5163],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9647 */
  {
    "avx512vl_ss_truncatev2div2si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2si2_mask_store },
    &operand_data[5166],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9647 */
  {
    "avx512vl_truncatev2div2si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2si2_mask_store },
    &operand_data[5166],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9647 */
  {
    "avx512vl_us_truncatev2div2si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2si2_mask_store },
    &operand_data[5166],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9667 */
  {
    "*avx512f_ss_truncatev8div16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5169],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9667 */
  {
    "*avx512f_truncatev8div16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5169],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9667 */
  {
    "*avx512f_us_truncatev8div16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5169],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9682 */
  {
    "*avx512f_ss_truncatev8div16qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5171],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9682 */
  {
    "*avx512f_truncatev8div16qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5171],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9682 */
  {
    "*avx512f_us_truncatev8div16qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5171],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9700 */
  {
    "avx512f_ss_truncatev8div16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div16qi2_mask },
    &operand_data[5173],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9700 */
  {
    "avx512f_truncatev8div16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div16qi2_mask },
    &operand_data[5173],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9700 */
  {
    "avx512f_us_truncatev8div16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div16qi2_mask },
    &operand_data[5173],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9723 */
  {
    "*avx512f_ss_truncatev8div16qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5177],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9723 */
  {
    "*avx512f_truncatev8div16qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5177],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9723 */
  {
    "*avx512f_us_truncatev8div16qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5177],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9744 */
  {
    "avx512f_ss_truncatev8div16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div16qi2_mask_store },
    &operand_data[5180],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9744 */
  {
    "avx512f_truncatev8div16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div16qi2_mask_store },
    &operand_data[5180],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9744 */
  {
    "avx512f_us_truncatev8div16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div16qi2_mask_store },
    &operand_data[5180],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2745 },
#else
    { 0, output_2745, 0 },
#endif
    { 0 },
    &operand_data[5183],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2746 },
#else
    { 0, output_2746, 0 },
#endif
    { 0 },
    &operand_data[5183],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2747 },
#else
    { 0, output_2747, 0 },
#endif
    { 0 },
    &operand_data[5188],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2748 },
#else
    { 0, output_2748, 0 },
#endif
    { 0 },
    &operand_data[5188],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2749 },
#else
    { 0, output_2749, 0 },
#endif
    { 0 },
    &operand_data[5193],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2750 },
#else
    { 0, output_2750, 0 },
#endif
    { 0 },
    &operand_data[5193],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2751 },
#else
    { 0, output_2751, 0 },
#endif
    { 0 },
    &operand_data[5198],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2752 },
#else
    { 0, output_2752, 0 },
#endif
    { 0 },
    &operand_data[5198],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2753 },
#else
    { 0, output_2753, 0 },
#endif
    { 0 },
    &operand_data[5203],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2754 },
#else
    { 0, output_2754, 0 },
#endif
    { 0 },
    &operand_data[5203],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2755 },
#else
    { 0, output_2755, 0 },
#endif
    { 0 },
    &operand_data[5208],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2756 },
#else
    { 0, output_2756, 0 },
#endif
    { 0 },
    &operand_data[5208],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2757 },
#else
    { 0, output_2757, 0 },
#endif
    { 0 },
    &operand_data[5213],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2758 },
#else
    { 0, output_2758, 0 },
#endif
    { 0 },
    &operand_data[5213],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2759 },
#else
    { 0, output_2759, 0 },
#endif
    { 0 },
    &operand_data[5218],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2760 },
#else
    { 0, output_2760, 0 },
#endif
    { 0 },
    &operand_data[5218],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2761 },
#else
    { 0, output_2761, 0 },
#endif
    { 0 },
    &operand_data[5223],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2762 },
#else
    { 0, output_2762, 0 },
#endif
    { 0 },
    &operand_data[5223],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2763 },
#else
    { 0, output_2763, 0 },
#endif
    { 0 },
    &operand_data[5228],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2764 },
#else
    { 0, output_2764, 0 },
#endif
    { 0 },
    &operand_data[5228],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2765 },
#else
    { 0, output_2765, 0 },
#endif
    { 0 },
    &operand_data[5233],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2766 },
#else
    { 0, output_2766, 0 },
#endif
    { 0 },
    &operand_data[5233],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2767 },
#else
    { 0, output_2767, 0 },
#endif
    { 0 },
    &operand_data[5238],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2768 },
#else
    { 0, output_2768, 0 },
#endif
    { 0 },
    &operand_data[5238],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2769 },
#else
    { 0, output_2769, 0 },
#endif
    { 0 },
    &operand_data[5243],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2770 },
#else
    { 0, output_2770, 0 },
#endif
    { 0 },
    &operand_data[5243],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2771 },
#else
    { 0, output_2771, 0 },
#endif
    { 0 },
    &operand_data[5248],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2772 },
#else
    { 0, output_2772, 0 },
#endif
    { 0 },
    &operand_data[5248],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2773 },
#else
    { 0, output_2773, 0 },
#endif
    { 0 },
    &operand_data[5253],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2774 },
#else
    { 0, output_2774, 0 },
#endif
    { 0 },
    &operand_data[5253],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2775 },
#else
    { 0, output_2775, 0 },
#endif
    { 0 },
    &operand_data[5258],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2776 },
#else
    { 0, output_2776, 0 },
#endif
    { 0 },
    &operand_data[5258],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2777 },
#else
    { 0, output_2777, 0 },
#endif
    { 0 },
    &operand_data[5263],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2778 },
#else
    { 0, output_2778, 0 },
#endif
    { 0 },
    &operand_data[5263],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2779 },
#else
    { 0, output_2779, 0 },
#endif
    { 0 },
    &operand_data[5268],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2780 },
#else
    { 0, output_2780, 0 },
#endif
    { 0 },
    &operand_data[5268],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2781 },
#else
    { 0, output_2781, 0 },
#endif
    { 0 },
    &operand_data[5273],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2782 },
#else
    { 0, output_2782, 0 },
#endif
    { 0 },
    &operand_data[5273],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2783 },
#else
    { 0, output_2783, 0 },
#endif
    { 0 },
    &operand_data[5278],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2784 },
#else
    { 0, output_2784, 0 },
#endif
    { 0 },
    &operand_data[5278],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2785 },
#else
    { 0, output_2785, 0 },
#endif
    { 0 },
    &operand_data[5283],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2786 },
#else
    { 0, output_2786, 0 },
#endif
    { 0 },
    &operand_data[5283],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2787 },
#else
    { 0, output_2787, 0 },
#endif
    { 0 },
    &operand_data[5288],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2788 },
#else
    { 0, output_2788, 0 },
#endif
    { 0 },
    &operand_data[5288],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2789 },
#else
    { 0, output_2789, 0 },
#endif
    { 0 },
    &operand_data[5293],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*addv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2790 },
#else
    { 0, output_2790, 0 },
#endif
    { 0 },
    &operand_data[5293],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2791 },
#else
    { 0, output_2791, 0 },
#endif
    { 0 },
    &operand_data[5298],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9814 */
  {
    "*subv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2792 },
#else
    { 0, output_2792, 0 },
#endif
    { 0 },
    &operand_data[5298],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*addv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5303],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*subv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5308],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*addv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*subv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5318],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*addv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5323],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*subv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5328],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*addv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5333],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*subv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5338],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*addv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5343],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*subv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5348],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*addv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5353],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9830 */
  {
    "*subv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5358],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*addv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5363],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*subv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5368],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*addv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5373],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*subv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5378],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*addv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5383],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*subv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5388],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*addv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5393],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*subv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5398],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*addv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5403],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*subv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5408],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*addv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5413],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9845 */
  {
    "*subv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5418],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_ssaddv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2817 },
#else
    { 0, output_2817, 0 },
#endif
    { 0 },
    &operand_data[5183],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_ssaddv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2818 },
#else
    { 0, output_2818, 0 },
#endif
    { 0 },
    &operand_data[5183],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_usaddv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2819 },
#else
    { 0, output_2819, 0 },
#endif
    { 0 },
    &operand_data[5183],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_usaddv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2820 },
#else
    { 0, output_2820, 0 },
#endif
    { 0 },
    &operand_data[5183],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_sssubv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2821 },
#else
    { 0, output_2821, 0 },
#endif
    { 0 },
    &operand_data[5188],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_sssubv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2822 },
#else
    { 0, output_2822, 0 },
#endif
    { 0 },
    &operand_data[5188],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_ussubv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2823 },
#else
    { 0, output_2823, 0 },
#endif
    { 0 },
    &operand_data[5188],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_ussubv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2824 },
#else
    { 0, output_2824, 0 },
#endif
    { 0 },
    &operand_data[5188],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_ssaddv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2825 },
#else
    { 0, output_2825, 0 },
#endif
    { 0 },
    &operand_data[5193],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_ssaddv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2826 },
#else
    { 0, output_2826, 0 },
#endif
    { 0 },
    &operand_data[5193],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_usaddv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2827 },
#else
    { 0, output_2827, 0 },
#endif
    { 0 },
    &operand_data[5193],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_usaddv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2828 },
#else
    { 0, output_2828, 0 },
#endif
    { 0 },
    &operand_data[5193],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_sssubv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2829 },
#else
    { 0, output_2829, 0 },
#endif
    { 0 },
    &operand_data[5198],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_sssubv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2830 },
#else
    { 0, output_2830, 0 },
#endif
    { 0 },
    &operand_data[5198],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_ussubv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2831 },
#else
    { 0, output_2831, 0 },
#endif
    { 0 },
    &operand_data[5198],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_ussubv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2832 },
#else
    { 0, output_2832, 0 },
#endif
    { 0 },
    &operand_data[5198],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_ssaddv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2833 },
#else
    { 0, output_2833, 0 },
#endif
    { 0 },
    &operand_data[5203],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_ssaddv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2834 },
#else
    { 0, output_2834, 0 },
#endif
    { 0 },
    &operand_data[5203],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_usaddv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2835 },
#else
    { 0, output_2835, 0 },
#endif
    { 0 },
    &operand_data[5203],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_usaddv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2836 },
#else
    { 0, output_2836, 0 },
#endif
    { 0 },
    &operand_data[5203],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_sssubv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2837 },
#else
    { 0, output_2837, 0 },
#endif
    { 0 },
    &operand_data[5208],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_sssubv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2838 },
#else
    { 0, output_2838, 0 },
#endif
    { 0 },
    &operand_data[5208],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_ussubv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2839 },
#else
    { 0, output_2839, 0 },
#endif
    { 0 },
    &operand_data[5208],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_ussubv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2840 },
#else
    { 0, output_2840, 0 },
#endif
    { 0 },
    &operand_data[5208],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_ssaddv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2841 },
#else
    { 0, output_2841, 0 },
#endif
    { 0 },
    &operand_data[5213],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_ssaddv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2842 },
#else
    { 0, output_2842, 0 },
#endif
    { 0 },
    &operand_data[5213],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_usaddv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2843 },
#else
    { 0, output_2843, 0 },
#endif
    { 0 },
    &operand_data[5213],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_usaddv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2844 },
#else
    { 0, output_2844, 0 },
#endif
    { 0 },
    &operand_data[5213],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_sssubv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2845 },
#else
    { 0, output_2845, 0 },
#endif
    { 0 },
    &operand_data[5218],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_sssubv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2846 },
#else
    { 0, output_2846, 0 },
#endif
    { 0 },
    &operand_data[5218],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_ussubv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2847 },
#else
    { 0, output_2847, 0 },
#endif
    { 0 },
    &operand_data[5218],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx512bw_ussubv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2848 },
#else
    { 0, output_2848, 0 },
#endif
    { 0 },
    &operand_data[5218],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_ssaddv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2849 },
#else
    { 0, output_2849, 0 },
#endif
    { 0 },
    &operand_data[5223],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_ssaddv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2850 },
#else
    { 0, output_2850, 0 },
#endif
    { 0 },
    &operand_data[5223],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_usaddv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2851 },
#else
    { 0, output_2851, 0 },
#endif
    { 0 },
    &operand_data[5223],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_usaddv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2852 },
#else
    { 0, output_2852, 0 },
#endif
    { 0 },
    &operand_data[5223],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_sssubv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2853 },
#else
    { 0, output_2853, 0 },
#endif
    { 0 },
    &operand_data[5228],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_sssubv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2854 },
#else
    { 0, output_2854, 0 },
#endif
    { 0 },
    &operand_data[5228],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_ussubv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2855 },
#else
    { 0, output_2855, 0 },
#endif
    { 0 },
    &operand_data[5228],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*avx2_ussubv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2856 },
#else
    { 0, output_2856, 0 },
#endif
    { 0 },
    &operand_data[5228],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_ssaddv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2857 },
#else
    { 0, output_2857, 0 },
#endif
    { 0 },
    &operand_data[5233],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_ssaddv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2858 },
#else
    { 0, output_2858, 0 },
#endif
    { 0 },
    &operand_data[5233],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_usaddv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2859 },
#else
    { 0, output_2859, 0 },
#endif
    { 0 },
    &operand_data[5233],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_usaddv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2860 },
#else
    { 0, output_2860, 0 },
#endif
    { 0 },
    &operand_data[5233],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_sssubv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2861 },
#else
    { 0, output_2861, 0 },
#endif
    { 0 },
    &operand_data[5238],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_sssubv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2862 },
#else
    { 0, output_2862, 0 },
#endif
    { 0 },
    &operand_data[5238],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_ussubv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2863 },
#else
    { 0, output_2863, 0 },
#endif
    { 0 },
    &operand_data[5238],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9867 */
  {
    "*sse2_ussubv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2864 },
#else
    { 0, output_2864, 0 },
#endif
    { 0 },
    &operand_data[5238],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9900 */
  {
    "*mulv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2865 },
#else
    { 0, output_2865, 0 },
#endif
    { 0 },
    &operand_data[5213],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9900 */
  {
    "*mulv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2866 },
#else
    { 0, output_2866, 0 },
#endif
    { 0 },
    &operand_data[5213],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9900 */
  {
    "*mulv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2867 },
#else
    { 0, output_2867, 0 },
#endif
    { 0 },
    &operand_data[5223],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9900 */
  {
    "*mulv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2868 },
#else
    { 0, output_2868, 0 },
#endif
    { 0 },
    &operand_data[5223],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9900 */
  {
    "*mulv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2869 },
#else
    { 0, output_2869, 0 },
#endif
    { 0 },
    &operand_data[5233],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9900 */
  {
    "*mulv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2870 },
#else
    { 0, output_2870, 0 },
#endif
    { 0 },
    &operand_data[5233],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*smulv32hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2871 },
#else
    { 0, output_2871, 0 },
#endif
    { 0 },
    &operand_data[5213],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*smulv32hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2872 },
#else
    { 0, output_2872, 0 },
#endif
    { 0 },
    &operand_data[5213],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*umulv32hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2873 },
#else
    { 0, output_2873, 0 },
#endif
    { 0 },
    &operand_data[5213],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*umulv32hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2874 },
#else
    { 0, output_2874, 0 },
#endif
    { 0 },
    &operand_data[5213],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*smulv16hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2875 },
#else
    { 0, output_2875, 0 },
#endif
    { 0 },
    &operand_data[5223],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*smulv16hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2876 },
#else
    { 0, output_2876, 0 },
#endif
    { 0 },
    &operand_data[5223],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*umulv16hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2877 },
#else
    { 0, output_2877, 0 },
#endif
    { 0 },
    &operand_data[5223],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*umulv16hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2878 },
#else
    { 0, output_2878, 0 },
#endif
    { 0 },
    &operand_data[5223],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*smulv8hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2879 },
#else
    { 0, output_2879, 0 },
#endif
    { 0 },
    &operand_data[5233],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*smulv8hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2880 },
#else
    { 0, output_2880, 0 },
#endif
    { 0 },
    &operand_data[5233],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*umulv8hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2881 },
#else
    { 0, output_2881, 0 },
#endif
    { 0 },
    &operand_data[5233],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9930 */
  {
    "*umulv8hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2882 },
#else
    { 0, output_2882, 0 },
#endif
    { 0 },
    &operand_data[5233],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9972 */
  {
    "*vec_widen_umult_even_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuludq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5423],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9972 */
  {
    "*vec_widen_umult_even_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuludq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10013 */
  {
    "*vec_widen_umult_even_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuludq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5428],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10013 */
  {
    "*vec_widen_umult_even_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuludq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10047 */
  {
    "*vec_widen_umult_even_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2887 },
#else
    { 0, output_2887, 0 },
#endif
    { 0 },
    &operand_data[5433],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10047 */
  {
    "*vec_widen_umult_even_v4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2888 },
#else
    { 0, output_2888, 0 },
#endif
    { 0 },
    &operand_data[5433],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10089 */
  {
    "*vec_widen_smult_even_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuldq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5423],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10089 */
  {
    "*vec_widen_smult_even_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5423],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10130 */
  {
    "*vec_widen_smult_even_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuldq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5428],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10130 */
  {
    "*vec_widen_smult_even_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5428],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10165 */
  {
    "*sse4_1_mulv2siv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2893 },
#else
    { 0, output_2893, 0 },
#endif
    { 0 },
    &operand_data[5438],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10165 */
  {
    "*sse4_1_mulv2siv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2894 },
#else
    { 0, output_2894, 0 },
#endif
    { 0 },
    &operand_data[5438],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10189 */
  {
    "avx512bw_pmaddwd512v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v32hi },
    &operand_data[5443],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10189 */
  {
    "avx512bw_pmaddwd512v32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v32hi_mask },
    &operand_data[5443],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10189 */
  {
    "avx512bw_pmaddwd512v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v16hi },
    &operand_data[5448],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10189 */
  {
    "avx512bw_pmaddwd512v16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v16hi_mask },
    &operand_data[5448],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10189 */
  {
    "avx512bw_pmaddwd512v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v8hi },
    &operand_data[5453],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10189 */
  {
    "avx512bw_pmaddwd512v8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v8hi_mask },
    &operand_data[5453],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10235 */
  {
    "*avx2_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5458],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10298 */
  {
    "*sse2_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2902 },
#else
    { 0, output_2902, 0 },
#endif
    { 0 },
    &operand_data[5461],
    3,
    3,
    2,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10332 */
  {
    "avx512dq_mulv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv8di3 },
    &operand_data[1980],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10332 */
  {
    "avx512dq_mulv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv8di3_mask },
    &operand_data[4944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10332 */
  {
    "avx512dq_mulv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv4di3 },
    &operand_data[1984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10332 */
  {
    "avx512dq_mulv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv4di3_mask },
    &operand_data[4939],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10332 */
  {
    "avx512dq_mulv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv2di3 },
    &operand_data[1988],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10332 */
  {
    "avx512dq_mulv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv2di3_mask },
    &operand_data[5464],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10365 */
  {
    "*avx512f_mulv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2909 },
#else
    { 0, output_2909, 0 },
#endif
    { 0 },
    &operand_data[5469],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10365 */
  {
    "*avx512f_mulv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2910 },
#else
    { 0, output_2910, 0 },
#endif
    { 0 },
    &operand_data[5469],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10365 */
  {
    "*avx2_mulv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2911 },
#else
    { 0, output_2911, 0 },
#endif
    { 0 },
    &operand_data[5474],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10365 */
  {
    "*avx2_mulv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2912 },
#else
    { 0, output_2912, 0 },
#endif
    { 0 },
    &operand_data[5474],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10365 */
  {
    "*sse4_1_mulv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2913 },
#else
    { 0, output_2913, 0 },
#endif
    { 0 },
    &operand_data[5479],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10365 */
  {
    "*sse4_1_mulv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2914 },
#else
    { 0, output_2914, 0 },
#endif
    { 0 },
    &operand_data[5479],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10505 */
  {
    "ashrv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2915 },
#else
    { 0, output_2915, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv16hi3 },
    &operand_data[5484],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10505 */
  {
    "ashrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2916 },
#else
    { 0, output_2916, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8hi3 },
    &operand_data[5487],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10505 */
  {
    "ashrv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2917 },
#else
    { 0, output_2917, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8si3 },
    &operand_data[5490],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10505 */
  {
    "ashrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2918 },
#else
    { 0, output_2918, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4si3 },
    &operand_data[5493],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10524 */
  {
    "*ashrv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5496],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10524 */
  {
    "ashrv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv16hi3_mask },
    &operand_data[5496],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10524 */
  {
    "*ashrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5501],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10524 */
  {
    "ashrv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8hi3_mask },
    &operand_data[5501],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10524 */
  {
    "*ashrv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5506],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10524 */
  {
    "ashrv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8si3_mask },
    &operand_data[5506],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10524 */
  {
    "*ashrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5511],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10524 */
  {
    "ashrv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4si3_mask },
    &operand_data[5511],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10538 */
  {
    "*ashrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5516],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10538 */
  {
    "ashrv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv2di3_mask },
    &operand_data[5516],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10552 */
  {
    "ashrv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv32hi3 },
    &operand_data[5521],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10552 */
  {
    "ashrv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv32hi3_mask },
    &operand_data[5521],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10552 */
  {
    "ashrv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4di3 },
    &operand_data[5526],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10552 */
  {
    "ashrv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4di3_mask },
    &operand_data[5526],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10552 */
  {
    "ashrv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv16si3 },
    &operand_data[5531],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10552 */
  {
    "ashrv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv16si3_mask },
    &operand_data[5531],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10552 */
  {
    "ashrv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8di3 },
    &operand_data[5536],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10552 */
  {
    "ashrv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8di3_mask },
    &operand_data[5536],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "ashlv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2937 },
#else
    { 0, output_2937, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv32hi3 },
    &operand_data[5541],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "ashlv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2938 },
#else
    { 0, output_2938, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv32hi3_mask },
    &operand_data[5541],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "lshrv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2939 },
#else
    { 0, output_2939, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv32hi3 },
    &operand_data[5541],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "lshrv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2940 },
#else
    { 0, output_2940, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv32hi3_mask },
    &operand_data[5541],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "ashlv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2941 },
#else
    { 0, output_2941, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16hi3 },
    &operand_data[5546],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "ashlv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2942 },
#else
    { 0, output_2942, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16hi3_mask },
    &operand_data[5546],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "lshrv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2943 },
#else
    { 0, output_2943, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv16hi3 },
    &operand_data[5546],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "lshrv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2944 },
#else
    { 0, output_2944, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv16hi3_mask },
    &operand_data[5546],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "ashlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2945 },
#else
    { 0, output_2945, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8hi3 },
    &operand_data[5551],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "ashlv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2946 },
#else
    { 0, output_2946, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8hi3_mask },
    &operand_data[5551],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "lshrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2947 },
#else
    { 0, output_2947, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8hi3 },
    &operand_data[5551],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10566 */
  {
    "lshrv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2948 },
#else
    { 0, output_2948, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8hi3_mask },
    &operand_data[5551],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "ashlv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2949 },
#else
    { 0, output_2949, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8si3 },
    &operand_data[5556],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "ashlv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2950 },
#else
    { 0, output_2950, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8si3_mask },
    &operand_data[5556],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "lshrv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2951 },
#else
    { 0, output_2951, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8si3 },
    &operand_data[5556],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "lshrv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2952 },
#else
    { 0, output_2952, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8si3_mask },
    &operand_data[5556],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "ashlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2953 },
#else
    { 0, output_2953, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4si3 },
    &operand_data[5561],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "ashlv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2954 },
#else
    { 0, output_2954, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4si3_mask },
    &operand_data[5561],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "lshrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2955 },
#else
    { 0, output_2955, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4si3 },
    &operand_data[5561],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "lshrv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2956 },
#else
    { 0, output_2956, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4si3_mask },
    &operand_data[5561],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "ashlv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2957 },
#else
    { 0, output_2957, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4di3 },
    &operand_data[5566],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "ashlv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2958 },
#else
    { 0, output_2958, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4di3_mask },
    &operand_data[5566],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "lshrv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2959 },
#else
    { 0, output_2959, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4di3 },
    &operand_data[5566],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "lshrv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2960 },
#else
    { 0, output_2960, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4di3_mask },
    &operand_data[5566],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "ashlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2961 },
#else
    { 0, output_2961, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2di3 },
    &operand_data[5571],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "ashlv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2962 },
#else
    { 0, output_2962, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2di3_mask },
    &operand_data[5571],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "lshrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2963 },
#else
    { 0, output_2963, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv2di3 },
    &operand_data[5571],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10585 */
  {
    "lshrv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2964 },
#else
    { 0, output_2964, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv2di3_mask },
    &operand_data[5571],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10605 */
  {
    "ashlv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpslld\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16si3 },
    &operand_data[5576],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10605 */
  {
    "ashlv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpslld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16si3_mask },
    &operand_data[5576],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10605 */
  {
    "lshrv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrld\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv16si3 },
    &operand_data[5576],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10605 */
  {
    "lshrv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv16si3_mask },
    &operand_data[5576],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10605 */
  {
    "ashlv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8di3 },
    &operand_data[5581],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10605 */
  {
    "ashlv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8di3_mask },
    &operand_data[5581],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10605 */
  {
    "lshrv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8di3 },
    &operand_data[5581],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10605 */
  {
    "lshrv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8di3_mask },
    &operand_data[5581],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10635 */
  {
    "avx512bw_ashlv4ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2973 },
#else
    { 0, 0, output_2973 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ashlv4ti3 },
    &operand_data[5586],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10635 */
  {
    "avx2_ashlv2ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2974 },
#else
    { 0, 0, output_2974 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlv2ti3 },
    &operand_data[5589],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10635 */
  {
    "sse2_ashlv1ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2975 },
#else
    { 0, 0, output_2975 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ashlv1ti3 },
    &operand_data[5592],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10674 */
  {
    "avx512bw_lshrv4ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2976 },
#else
    { 0, 0, output_2976 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_lshrv4ti3 },
    &operand_data[5586],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10674 */
  {
    "avx2_lshrv2ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2977 },
#else
    { 0, 0, output_2977 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrv2ti3 },
    &operand_data[5589],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10674 */
  {
    "sse2_lshrv1ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2978 },
#else
    { 0, 0, output_2978 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_lshrv1ti3 },
    &operand_data[5592],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512f_rolvv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolvv16si },
    &operand_data[1968],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512f_rolvv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolvv16si_mask },
    &operand_data[5595],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512f_rorvv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorvv16si },
    &operand_data[1968],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512f_rorvv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorvv16si_mask },
    &operand_data[5595],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rolvv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv8si },
    &operand_data[1972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rolvv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv8si_mask },
    &operand_data[5600],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rorvv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv8si },
    &operand_data[1972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rorvv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv8si_mask },
    &operand_data[5600],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rolvv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv4si },
    &operand_data[1976],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rolvv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv4si_mask },
    &operand_data[5605],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rorvv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv4si },
    &operand_data[1976],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rorvv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv4si_mask },
    &operand_data[5605],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512f_rolvv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolvv8di },
    &operand_data[1980],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512f_rolvv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolvv8di_mask },
    &operand_data[4944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512f_rorvv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorvv8di },
    &operand_data[1980],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512f_rorvv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorvv8di_mask },
    &operand_data[4944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rolvv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv4di },
    &operand_data[1984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rolvv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv4di_mask },
    &operand_data[4939],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rorvv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv4di },
    &operand_data[1984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rorvv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv4di_mask },
    &operand_data[4939],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rolvv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv2di },
    &operand_data[1988],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rolvv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv2di_mask },
    &operand_data[5464],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rorvv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv2di },
    &operand_data[1988],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10701 */
  {
    "avx512vl_rorvv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv2di_mask },
    &operand_data[5464],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512f_rolv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolv16si },
    &operand_data[5610],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512f_rolv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolv16si_mask },
    &operand_data[5610],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512f_rorv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorv16si },
    &operand_data[5610],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512f_rorv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorv16si_mask },
    &operand_data[5610],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rolv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv8si },
    &operand_data[5615],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rolv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv8si_mask },
    &operand_data[5615],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rorv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv8si },
    &operand_data[5615],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rorv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv8si_mask },
    &operand_data[5615],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rolv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv4si },
    &operand_data[5620],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rolv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv4si_mask },
    &operand_data[5620],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rorv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv4si },
    &operand_data[5620],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rorv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv4si_mask },
    &operand_data[5620],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512f_rolv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolv8di },
    &operand_data[5625],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512f_rolv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolv8di_mask },
    &operand_data[5625],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512f_rorv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorv8di },
    &operand_data[5625],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512f_rorv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorv8di_mask },
    &operand_data[5625],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rolv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv4di },
    &operand_data[5630],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rolv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv4di_mask },
    &operand_data[5630],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rorv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv4di },
    &operand_data[5630],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rorv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv4di_mask },
    &operand_data[5630],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rolv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv2di },
    &operand_data[5635],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rolv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv2di_mask },
    &operand_data[5635],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rorv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv2di },
    &operand_data[5635],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10711 */
  {
    "avx512vl_rorv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv2di_mask },
    &operand_data[5635],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_smaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5383],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_sminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5383],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_umaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5383],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_uminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5383],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_smaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5403],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_sminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5403],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_umaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5403],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_uminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5403],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_smaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_sminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_umaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10729 */
  {
    "*avx2_uminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5303],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5303],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5303],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5303],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5303],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5303],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5303],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5303],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5313],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5323],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5323],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5323],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5323],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5323],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5323],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5323],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5323],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5333],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5333],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5333],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5333],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5333],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5333],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5333],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5333],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5343],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5343],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5343],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5343],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5343],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5343],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5343],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5343],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5353],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_smaxv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5353],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5353],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_sminv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5353],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5353],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_umaxv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5353],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5353],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10752 */
  {
    "*avx512bw_uminv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5353],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*smaxv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "smaxv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv64qi3_mask },
    &operand_data[5640],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*sminv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "sminv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv64qi3_mask },
    &operand_data[5640],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*umaxv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "umaxv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv64qi3_mask },
    &operand_data[5640],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*uminv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "uminv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv64qi3_mask },
    &operand_data[5640],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*smaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2020],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "smaxv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16qi3_mask },
    &operand_data[5645],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*sminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2020],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "sminv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16qi3_mask },
    &operand_data[5645],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*umaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2020],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "umaxv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16qi3_mask },
    &operand_data[5645],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*uminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2020],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "uminv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16qi3_mask },
    &operand_data[5645],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*smaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2024],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "smaxv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv32qi3_mask },
    &operand_data[5650],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*sminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2024],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "sminv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv32qi3_mask },
    &operand_data[5650],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*umaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2024],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "umaxv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv32qi3_mask },
    &operand_data[5650],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*uminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2024],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "uminv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv32qi3_mask },
    &operand_data[5650],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*smaxv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2028],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "smaxv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv32hi3_mask },
    &operand_data[5655],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*sminv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2028],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "sminv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv32hi3_mask },
    &operand_data[5655],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*umaxv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2028],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "umaxv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv32hi3_mask },
    &operand_data[5655],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*uminv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2028],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "uminv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv32hi3_mask },
    &operand_data[5655],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*smaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "smaxv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16hi3_mask },
    &operand_data[5660],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*sminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "sminv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16hi3_mask },
    &operand_data[5660],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*umaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "umaxv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16hi3_mask },
    &operand_data[5660],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*uminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "uminv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16hi3_mask },
    &operand_data[5660],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*smaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "smaxv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8hi3_mask },
    &operand_data[5665],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*sminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "sminv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8hi3_mask },
    &operand_data[5665],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*umaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "umaxv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8hi3_mask },
    &operand_data[5665],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "*uminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10764 */
  {
    "uminv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8hi3_mask },
    &operand_data[5665],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10856 */
  {
    "*sse4_1_smaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3135 },
#else
    { 0, output_3135, 0 },
#endif
    { 0 },
    &operand_data[5670],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10856 */
  {
    "*sse4_1_smaxv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3136 },
#else
    { 0, output_3136, 0 },
#endif
    { 0 },
    &operand_data[5670],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10856 */
  {
    "*sse4_1_sminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3137 },
#else
    { 0, output_3137, 0 },
#endif
    { 0 },
    &operand_data[5670],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10856 */
  {
    "*sse4_1_sminv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3138 },
#else
    { 0, output_3138, 0 },
#endif
    { 0 },
    &operand_data[5670],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10856 */
  {
    "*sse4_1_smaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3139 },
#else
    { 0, output_3139, 0 },
#endif
    { 0 },
    &operand_data[5479],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10856 */
  {
    "*sse4_1_smaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3140 },
#else
    { 0, output_3140, 0 },
#endif
    { 0 },
    &operand_data[5479],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10856 */
  {
    "*sse4_1_sminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3141 },
#else
    { 0, output_3141, 0 },
#endif
    { 0 },
    &operand_data[5479],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10856 */
  {
    "*sse4_1_sminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3142 },
#else
    { 0, output_3142, 0 },
#endif
    { 0 },
    &operand_data[5479],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10874 */
  {
    "*smaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3143 },
#else
    { 0, output_3143, 0 },
#endif
    { 0 },
    &operand_data[5675],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10874 */
  {
    "*sminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3144 },
#else
    { 0, output_3144, 0 },
#endif
    { 0 },
    &operand_data[5675],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10940 */
  {
    "*sse4_1_umaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3145 },
#else
    { 0, output_3145, 0 },
#endif
    { 0 },
    &operand_data[5678],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10940 */
  {
    "*sse4_1_umaxv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3146 },
#else
    { 0, output_3146, 0 },
#endif
    { 0 },
    &operand_data[5678],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10940 */
  {
    "*sse4_1_uminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3147 },
#else
    { 0, output_3147, 0 },
#endif
    { 0 },
    &operand_data[5678],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10940 */
  {
    "*sse4_1_uminv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3148 },
#else
    { 0, output_3148, 0 },
#endif
    { 0 },
    &operand_data[5678],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10940 */
  {
    "*sse4_1_umaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3149 },
#else
    { 0, output_3149, 0 },
#endif
    { 0 },
    &operand_data[5479],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10940 */
  {
    "*sse4_1_umaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3150 },
#else
    { 0, output_3150, 0 },
#endif
    { 0 },
    &operand_data[5479],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10940 */
  {
    "*sse4_1_uminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3151 },
#else
    { 0, output_3151, 0 },
#endif
    { 0 },
    &operand_data[5479],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10940 */
  {
    "*sse4_1_uminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3152 },
#else
    { 0, output_3152, 0 },
#endif
    { 0 },
    &operand_data[5479],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10958 */
  {
    "*umaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3153 },
#else
    { 0, output_3153, 0 },
#endif
    { 0 },
    &operand_data[5683],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10958 */
  {
    "*uminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3154 },
#else
    { 0, output_3154, 0 },
#endif
    { 0 },
    &operand_data[5683],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10988 */
  {
    "*avx2_eqv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5686],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10988 */
  {
    "*avx2_eqv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5689],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10988 */
  {
    "*avx2_eqv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5692],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10988 */
  {
    "*avx2_eqv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5695],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512bw_eqv64qi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv64qi3_1 },
    &operand_data[5698],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512bw_eqv64qi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv64qi3_mask_1 },
    &operand_data[5698],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512vl_eqv16qi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16qi3_1 },
    &operand_data[5702],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512vl_eqv16qi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16qi3_mask_1 },
    &operand_data[5702],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512vl_eqv32qi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv32qi3_1 },
    &operand_data[5706],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512vl_eqv32qi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv32qi3_mask_1 },
    &operand_data[5706],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512bw_eqv32hi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv32hi3_1 },
    &operand_data[5710],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512bw_eqv32hi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv32hi3_mask_1 },
    &operand_data[5710],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512vl_eqv16hi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16hi3_1 },
    &operand_data[5714],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512vl_eqv16hi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16hi3_mask_1 },
    &operand_data[5714],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512vl_eqv8hi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8hi3_1 },
    &operand_data[5718],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11018 */
  {
    "avx512vl_eqv8hi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8hi3_mask_1 },
    &operand_data[5718],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512f_eqv16si3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv16si3_1 },
    &operand_data[5722],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512f_eqv16si3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv16si3_mask_1 },
    &operand_data[5722],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512vl_eqv8si3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8si3_1 },
    &operand_data[5726],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512vl_eqv8si3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8si3_mask_1 },
    &operand_data[5726],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512vl_eqv4si3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4si3_1 },
    &operand_data[5730],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512vl_eqv4si3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4si3_mask_1 },
    &operand_data[5730],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512f_eqv8di3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv8di3_1 },
    &operand_data[5734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512f_eqv8di3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv8di3_mask_1 },
    &operand_data[5734],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512vl_eqv4di3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4di3_1 },
    &operand_data[5738],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512vl_eqv4di3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4di3_mask_1 },
    &operand_data[5738],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512vl_eqv2di3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv2di3_1 },
    &operand_data[5742],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11031 */
  {
    "avx512vl_eqv2di3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv2di3_mask_1 },
    &operand_data[5742],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11044 */
  {
    "*sse4_1_eqv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3183 },
#else
    { 0, output_3183, 0 },
#endif
    { 0 },
    &operand_data[5746],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11060 */
  {
    "*sse2_eqv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3184 },
#else
    { 0, output_3184, 0 },
#endif
    { 0 },
    &operand_data[5683],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11060 */
  {
    "*sse2_eqv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3185 },
#else
    { 0, output_3185, 0 },
#endif
    { 0 },
    &operand_data[5675],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11060 */
  {
    "*sse2_eqv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3186 },
#else
    { 0, output_3186, 0 },
#endif
    { 0 },
    &operand_data[5749],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11092 */
  {
    "sse4_2_gtv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3187 },
#else
    { 0, output_3187, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_gtv2di3 },
    &operand_data[5752],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11108 */
  {
    "avx2_gtv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gtv32qi3 },
    &operand_data[5755],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11108 */
  {
    "avx2_gtv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gtv16hi3 },
    &operand_data[5758],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11108 */
  {
    "avx2_gtv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gtv8si3 },
    &operand_data[5761],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11108 */
  {
    "avx2_gtv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gtv4di3 },
    &operand_data[5764],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512f_gtv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gtv16si3 },
    &operand_data[2729],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512f_gtv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gtv16si3_mask },
    &operand_data[5767],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512vl_gtv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv8si3 },
    &operand_data[2745],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512vl_gtv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv8si3_mask },
    &operand_data[5771],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512vl_gtv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv4si3 },
    &operand_data[2750],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512vl_gtv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv4si3_mask },
    &operand_data[5775],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512f_gtv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gtv8di3 },
    &operand_data[2755],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512f_gtv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gtv8di3_mask },
    &operand_data[5779],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512vl_gtv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv4di3 },
    &operand_data[2771],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512vl_gtv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv4di3_mask },
    &operand_data[5783],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512vl_gtv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv2di3 },
    &operand_data[2776],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11120 */
  {
    "avx512vl_gtv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv2di3_mask },
    &operand_data[5787],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512bw_gtv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_gtv64qi3 },
    &operand_data[2833],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512bw_gtv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_gtv64qi3_mask },
    &operand_data[5791],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512vl_gtv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv16qi3 },
    &operand_data[2838],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512vl_gtv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv16qi3_mask },
    &operand_data[5795],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512vl_gtv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv32qi3 },
    &operand_data[2843],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512vl_gtv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv32qi3_mask },
    &operand_data[5799],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512bw_gtv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_gtv32hi3 },
    &operand_data[2848],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512bw_gtv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_gtv32hi3_mask },
    &operand_data[5803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512vl_gtv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv16hi3 },
    &operand_data[2853],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512vl_gtv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv16hi3_mask },
    &operand_data[5807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512vl_gtv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv8hi3 },
    &operand_data[2858],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11132 */
  {
    "avx512vl_gtv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv8hi3_mask },
    &operand_data[5811],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11144 */
  {
    "sse2_gtv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3216 },
#else
    { 0, output_3216, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_gtv16qi3 },
    &operand_data[5815],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11144 */
  {
    "sse2_gtv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3217 },
#else
    { 0, output_3217, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_gtv8hi3 },
    &operand_data[5818],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11144 */
  {
    "sse2_gtv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3218 },
#else
    { 0, output_3218, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_gtv4si3 },
    &operand_data[3925],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3219 },
#else
    { 0, 0, output_3219 },
#endif
    { 0 },
    &operand_data[5821],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3220 },
#else
    { 0, 0, output_3220 },
#endif
    { 0 },
    &operand_data[5824],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3221 },
#else
    { 0, 0, output_3221 },
#endif
    { 0 },
    &operand_data[5827],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3222 },
#else
    { 0, 0, output_3222 },
#endif
    { 0 },
    &operand_data[5830],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3223 },
#else
    { 0, 0, output_3223 },
#endif
    { 0 },
    &operand_data[5833],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3224 },
#else
    { 0, 0, output_3224 },
#endif
    { 0 },
    &operand_data[5836],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3225 },
#else
    { 0, 0, output_3225 },
#endif
    { 0 },
    &operand_data[5839],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3226 },
#else
    { 0, 0, output_3226 },
#endif
    { 0 },
    &operand_data[5842],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3227 },
#else
    { 0, 0, output_3227 },
#endif
    { 0 },
    &operand_data[5845],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3228 },
#else
    { 0, 0, output_3228 },
#endif
    { 0 },
    &operand_data[5848],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3229 },
#else
    { 0, 0, output_3229 },
#endif
    { 0 },
    &operand_data[5851],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11385 */
  {
    "*andnotv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3230 },
#else
    { 0, 0, output_3230 },
#endif
    { 0 },
    &operand_data[4949],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11483 */
  {
    "*andnotv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5595],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11483 */
  {
    "*andnotv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5600],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11483 */
  {
    "*andnotv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5605],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11483 */
  {
    "*andnotv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11483 */
  {
    "*andnotv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4939],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11483 */
  {
    "*andnotv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5464],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*andv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3237 },
#else
    { 0, 0, output_3237 },
#endif
    { 0 },
    &operand_data[5243],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "andv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3238 },
#else
    { 0, 0, output_3238 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16si3_mask },
    &operand_data[5243],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*iorv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3239 },
#else
    { 0, 0, output_3239 },
#endif
    { 0 },
    &operand_data[5243],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "iorv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3240 },
#else
    { 0, 0, output_3240 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16si3_mask },
    &operand_data[5243],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*xorv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3241 },
#else
    { 0, 0, output_3241 },
#endif
    { 0 },
    &operand_data[5243],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "xorv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3242 },
#else
    { 0, 0, output_3242 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16si3_mask },
    &operand_data[5243],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*andv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3243 },
#else
    { 0, 0, output_3243 },
#endif
    { 0 },
    &operand_data[5253],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "andv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3244 },
#else
    { 0, 0, output_3244 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8si3_mask },
    &operand_data[5253],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*iorv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3245 },
#else
    { 0, 0, output_3245 },
#endif
    { 0 },
    &operand_data[5253],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "iorv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3246 },
#else
    { 0, 0, output_3246 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8si3_mask },
    &operand_data[5253],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*xorv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3247 },
#else
    { 0, 0, output_3247 },
#endif
    { 0 },
    &operand_data[5253],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "xorv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3248 },
#else
    { 0, 0, output_3248 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8si3_mask },
    &operand_data[5253],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*andv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3249 },
#else
    { 0, 0, output_3249 },
#endif
    { 0 },
    &operand_data[5263],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "andv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3250 },
#else
    { 0, 0, output_3250 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4si3_mask },
    &operand_data[5263],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*iorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3251 },
#else
    { 0, 0, output_3251 },
#endif
    { 0 },
    &operand_data[5263],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "iorv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3252 },
#else
    { 0, 0, output_3252 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4si3_mask },
    &operand_data[5263],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*xorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3253 },
#else
    { 0, 0, output_3253 },
#endif
    { 0 },
    &operand_data[5263],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "xorv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3254 },
#else
    { 0, 0, output_3254 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4si3_mask },
    &operand_data[5263],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*andv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3255 },
#else
    { 0, 0, output_3255 },
#endif
    { 0 },
    &operand_data[5273],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "andv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3256 },
#else
    { 0, 0, output_3256 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8di3_mask },
    &operand_data[5273],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*iorv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3257 },
#else
    { 0, 0, output_3257 },
#endif
    { 0 },
    &operand_data[5273],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "iorv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3258 },
#else
    { 0, 0, output_3258 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8di3_mask },
    &operand_data[5273],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*xorv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3259 },
#else
    { 0, 0, output_3259 },
#endif
    { 0 },
    &operand_data[5273],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "xorv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3260 },
#else
    { 0, 0, output_3260 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8di3_mask },
    &operand_data[5273],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*andv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3261 },
#else
    { 0, 0, output_3261 },
#endif
    { 0 },
    &operand_data[5283],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "andv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3262 },
#else
    { 0, 0, output_3262 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4di3_mask },
    &operand_data[5283],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*iorv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3263 },
#else
    { 0, 0, output_3263 },
#endif
    { 0 },
    &operand_data[5283],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "iorv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3264 },
#else
    { 0, 0, output_3264 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4di3_mask },
    &operand_data[5283],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*xorv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3265 },
#else
    { 0, 0, output_3265 },
#endif
    { 0 },
    &operand_data[5283],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "xorv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3266 },
#else
    { 0, 0, output_3266 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4di3_mask },
    &operand_data[5283],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*andv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3267 },
#else
    { 0, 0, output_3267 },
#endif
    { 0 },
    &operand_data[5293],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "andv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3268 },
#else
    { 0, 0, output_3268 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2di3_mask },
    &operand_data[5293],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*iorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3269 },
#else
    { 0, 0, output_3269 },
#endif
    { 0 },
    &operand_data[5293],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "iorv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3270 },
#else
    { 0, 0, output_3270 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2di3_mask },
    &operand_data[5293],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "*xorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3271 },
#else
    { 0, 0, output_3271 },
#endif
    { 0 },
    &operand_data[5293],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11509 */
  {
    "xorv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3272 },
#else
    { 0, 0, output_3272 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2di3_mask },
    &operand_data[5293],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3273 },
#else
    { 0, 0, output_3273 },
#endif
    { 0 },
    &operand_data[5183],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3274 },
#else
    { 0, 0, output_3274 },
#endif
    { 0 },
    &operand_data[5183],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3275 },
#else
    { 0, 0, output_3275 },
#endif
    { 0 },
    &operand_data[5183],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3276 },
#else
    { 0, 0, output_3276 },
#endif
    { 0 },
    &operand_data[5183],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3277 },
#else
    { 0, 0, output_3277 },
#endif
    { 0 },
    &operand_data[5183],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3278 },
#else
    { 0, 0, output_3278 },
#endif
    { 0 },
    &operand_data[5183],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3279 },
#else
    { 0, 0, output_3279 },
#endif
    { 0 },
    &operand_data[5193],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3280 },
#else
    { 0, 0, output_3280 },
#endif
    { 0 },
    &operand_data[5193],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3281 },
#else
    { 0, 0, output_3281 },
#endif
    { 0 },
    &operand_data[5193],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3282 },
#else
    { 0, 0, output_3282 },
#endif
    { 0 },
    &operand_data[5193],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3283 },
#else
    { 0, 0, output_3283 },
#endif
    { 0 },
    &operand_data[5193],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3284 },
#else
    { 0, 0, output_3284 },
#endif
    { 0 },
    &operand_data[5193],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3285 },
#else
    { 0, 0, output_3285 },
#endif
    { 0 },
    &operand_data[5203],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3286 },
#else
    { 0, 0, output_3286 },
#endif
    { 0 },
    &operand_data[5203],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3287 },
#else
    { 0, 0, output_3287 },
#endif
    { 0 },
    &operand_data[5203],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3288 },
#else
    { 0, 0, output_3288 },
#endif
    { 0 },
    &operand_data[5203],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3289 },
#else
    { 0, 0, output_3289 },
#endif
    { 0 },
    &operand_data[5203],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3290 },
#else
    { 0, 0, output_3290 },
#endif
    { 0 },
    &operand_data[5203],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3291 },
#else
    { 0, 0, output_3291 },
#endif
    { 0 },
    &operand_data[5213],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3292 },
#else
    { 0, 0, output_3292 },
#endif
    { 0 },
    &operand_data[5213],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3293 },
#else
    { 0, 0, output_3293 },
#endif
    { 0 },
    &operand_data[5213],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3294 },
#else
    { 0, 0, output_3294 },
#endif
    { 0 },
    &operand_data[5213],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3295 },
#else
    { 0, 0, output_3295 },
#endif
    { 0 },
    &operand_data[5213],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3296 },
#else
    { 0, 0, output_3296 },
#endif
    { 0 },
    &operand_data[5213],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3297 },
#else
    { 0, 0, output_3297 },
#endif
    { 0 },
    &operand_data[5223],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3298 },
#else
    { 0, 0, output_3298 },
#endif
    { 0 },
    &operand_data[5223],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3299 },
#else
    { 0, 0, output_3299 },
#endif
    { 0 },
    &operand_data[5223],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3300 },
#else
    { 0, 0, output_3300 },
#endif
    { 0 },
    &operand_data[5223],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3301 },
#else
    { 0, 0, output_3301 },
#endif
    { 0 },
    &operand_data[5223],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3302 },
#else
    { 0, 0, output_3302 },
#endif
    { 0 },
    &operand_data[5223],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3303 },
#else
    { 0, 0, output_3303 },
#endif
    { 0 },
    &operand_data[5233],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*andv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3304 },
#else
    { 0, 0, output_3304 },
#endif
    { 0 },
    &operand_data[5233],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3305 },
#else
    { 0, 0, output_3305 },
#endif
    { 0 },
    &operand_data[5233],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*iorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3306 },
#else
    { 0, 0, output_3306 },
#endif
    { 0 },
    &operand_data[5233],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3307 },
#else
    { 0, 0, output_3307 },
#endif
    { 0 },
    &operand_data[5233],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11605 */
  {
    "*xorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3308 },
#else
    { 0, 0, output_3308 },
#endif
    { 0 },
    &operand_data[5233],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512bw_testmv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testmv64qi3 },
    &operand_data[2833],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512bw_testmv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testmv64qi3_mask },
    &operand_data[5791],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512vl_testmv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv16qi3 },
    &operand_data[2838],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512vl_testmv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv16qi3_mask },
    &operand_data[5795],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512vl_testmv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv32qi3 },
    &operand_data[2843],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512vl_testmv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv32qi3_mask },
    &operand_data[5799],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512bw_testmv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testmv32hi3 },
    &operand_data[2848],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512bw_testmv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testmv32hi3_mask },
    &operand_data[5803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512vl_testmv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv16hi3 },
    &operand_data[2853],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512vl_testmv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv16hi3_mask },
    &operand_data[5807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512vl_testmv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv8hi3 },
    &operand_data[2858],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11704 */
  {
    "avx512vl_testmv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv8hi3_mask },
    &operand_data[5811],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512f_testmv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testmv16si3 },
    &operand_data[2729],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512f_testmv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testmv16si3_mask },
    &operand_data[5767],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512vl_testmv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv8si3 },
    &operand_data[2745],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512vl_testmv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv8si3_mask },
    &operand_data[5771],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512vl_testmv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv4si3 },
    &operand_data[2750],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512vl_testmv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv4si3_mask },
    &operand_data[5775],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512f_testmv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testmv8di3 },
    &operand_data[2755],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512f_testmv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testmv8di3_mask },
    &operand_data[5779],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512vl_testmv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv4di3 },
    &operand_data[2771],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512vl_testmv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv4di3_mask },
    &operand_data[5783],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512vl_testmv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv2di3 },
    &operand_data[2776],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11715 */
  {
    "avx512vl_testmv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv2di3_mask },
    &operand_data[5787],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512bw_testnmv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testnmv64qi3 },
    &operand_data[2833],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512bw_testnmv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testnmv64qi3_mask },
    &operand_data[5791],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512vl_testnmv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv16qi3 },
    &operand_data[2838],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512vl_testnmv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv16qi3_mask },
    &operand_data[5795],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512vl_testnmv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv32qi3 },
    &operand_data[2843],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512vl_testnmv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv32qi3_mask },
    &operand_data[5799],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512bw_testnmv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testnmv32hi3 },
    &operand_data[2848],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512bw_testnmv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testnmv32hi3_mask },
    &operand_data[5803],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512vl_testnmv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv16hi3 },
    &operand_data[2853],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512vl_testnmv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv16hi3_mask },
    &operand_data[5807],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512vl_testnmv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv8hi3 },
    &operand_data[2858],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11726 */
  {
    "avx512vl_testnmv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv8hi3_mask },
    &operand_data[5811],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512f_testnmv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testnmv16si3 },
    &operand_data[2729],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512f_testnmv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testnmv16si3_mask },
    &operand_data[5767],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512vl_testnmv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv8si3 },
    &operand_data[2745],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512vl_testnmv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv8si3_mask },
    &operand_data[5771],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512vl_testnmv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv4si3 },
    &operand_data[2750],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512vl_testnmv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv4si3_mask },
    &operand_data[5775],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512f_testnmv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testnmv8di3 },
    &operand_data[2755],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512f_testnmv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testnmv8di3_mask },
    &operand_data[5779],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512vl_testnmv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv4di3 },
    &operand_data[2771],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512vl_testnmv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv4di3_mask },
    &operand_data[5783],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512vl_testnmv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv2di3 },
    &operand_data[2776],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11737 */
  {
    "avx512vl_testnmv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv2di3_mask },
    &operand_data[5787],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11783 */
  {
    "avx512bw_packsswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3357 },
#else
    { 0, output_3357, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packsswb },
    &operand_data[5854],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11783 */
  {
    "avx512bw_packsswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3358 },
#else
    { 0, output_3358, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packsswb_mask },
    &operand_data[5854],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11783 */
  {
    "avx2_packsswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3359 },
#else
    { 0, output_3359, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packsswb },
    &operand_data[5859],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11783 */
  {
    "avx2_packsswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3360 },
#else
    { 0, output_3360, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packsswb_mask },
    &operand_data[5859],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11783 */
  {
    "sse2_packsswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3361 },
#else
    { 0, output_3361, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packsswb },
    &operand_data[5864],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11783 */
  {
    "sse2_packsswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3362 },
#else
    { 0, output_3362, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packsswb_mask },
    &operand_data[5864],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11800 */
  {
    "avx512bw_packssdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3363 },
#else
    { 0, output_3363, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packssdw },
    &operand_data[5869],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11800 */
  {
    "avx512bw_packssdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3364 },
#else
    { 0, output_3364, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packssdw_mask },
    &operand_data[5869],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11800 */
  {
    "avx2_packssdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3365 },
#else
    { 0, output_3365, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packssdw },
    &operand_data[5874],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11800 */
  {
    "avx2_packssdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3366 },
#else
    { 0, output_3366, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packssdw_mask },
    &operand_data[5874],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11800 */
  {
    "sse2_packssdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3367 },
#else
    { 0, output_3367, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packssdw },
    &operand_data[5879],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11800 */
  {
    "sse2_packssdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3368 },
#else
    { 0, output_3368, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packssdw_mask },
    &operand_data[5879],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11817 */
  {
    "avx512bw_packuswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3369 },
#else
    { 0, output_3369, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packuswb },
    &operand_data[5854],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11817 */
  {
    "avx512bw_packuswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3370 },
#else
    { 0, output_3370, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packuswb_mask },
    &operand_data[5854],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11817 */
  {
    "avx2_packuswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3371 },
#else
    { 0, output_3371, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packuswb },
    &operand_data[5859],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11817 */
  {
    "avx2_packuswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3372 },
#else
    { 0, output_3372, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packuswb_mask },
    &operand_data[5859],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11817 */
  {
    "sse2_packuswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3373 },
#else
    { 0, output_3373, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packuswb },
    &operand_data[5864],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11817 */
  {
    "sse2_packuswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3374 },
#else
    { 0, output_3374, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packuswb_mask },
    &operand_data[5864],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11834 */
  {
    "avx512bw_interleave_highv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhbw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_highv64qi },
    &operand_data[2016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11834 */
  {
    "avx512bw_interleave_highv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_highv64qi_mask },
    &operand_data[5640],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11878 */
  {
    "avx2_interleave_highv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhbw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv32qi },
    &operand_data[2024],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11878 */
  {
    "avx2_interleave_highv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv32qi_mask },
    &operand_data[5650],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11906 */
  {
    "vec_interleave_highv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3379 },
#else
    { 0, output_3379, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv16qi },
    &operand_data[5833],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11906 */
  {
    "vec_interleave_highv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3380 },
#else
    { 0, output_3380, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv16qi_mask },
    &operand_data[5884],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11930 */
  {
    "avx512bw_interleave_lowv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklbw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_lowv64qi },
    &operand_data[2016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11930 */
  {
    "avx512bw_interleave_lowv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_lowv64qi_mask },
    &operand_data[5640],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11974 */
  {
    "avx2_interleave_lowv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklbw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv32qi },
    &operand_data[2024],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11974 */
  {
    "avx2_interleave_lowv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv32qi_mask },
    &operand_data[5650],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12002 */
  {
    "vec_interleave_lowv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3385 },
#else
    { 0, output_3385, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv16qi },
    &operand_data[5833],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12002 */
  {
    "vec_interleave_lowv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3386 },
#else
    { 0, output_3386, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv16qi_mask },
    &operand_data[5884],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12026 */
  {
    "avx512bw_interleave_highv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_highv32hi },
    &operand_data[2028],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12026 */
  {
    "avx512bw_interleave_highv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_highv32hi_mask },
    &operand_data[5655],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12054 */
  {
    "avx2_interleave_highv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv16hi },
    &operand_data[2032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12054 */
  {
    "avx2_interleave_highv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv16hi_mask },
    &operand_data[5660],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12074 */
  {
    "vec_interleave_highv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3391 },
#else
    { 0, output_3391, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv8hi },
    &operand_data[5842],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12074 */
  {
    "vec_interleave_highv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3392 },
#else
    { 0, output_3392, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv8hi_mask },
    &operand_data[5889],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12094 */
  {
    "*avx512bw_interleave_lowv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2028],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12094 */
  {
    "avx512bw_interleave_lowv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_lowv32hi_mask },
    &operand_data[5655],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12122 */
  {
    "avx2_interleave_lowv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv16hi },
    &operand_data[2032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12122 */
  {
    "avx2_interleave_lowv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv16hi_mask },
    &operand_data[5660],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12142 */
  {
    "vec_interleave_lowv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3397 },
#else
    { 0, output_3397, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv8hi },
    &operand_data[5842],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12142 */
  {
    "vec_interleave_lowv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3398 },
#else
    { 0, output_3398, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv8hi_mask },
    &operand_data[5889],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12162 */
  {
    "avx2_interleave_highv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv8si },
    &operand_data[1972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12162 */
  {
    "avx2_interleave_highv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv8si_mask },
    &operand_data[5600],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12178 */
  {
    "*avx512f_interleave_highv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1968],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12178 */
  {
    "avx512f_interleave_highv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_interleave_highv16si_mask },
    &operand_data[5595],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12199 */
  {
    "vec_interleave_highv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3403 },
#else
    { 0, output_3403, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4si },
    &operand_data[5848],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12199 */
  {
    "vec_interleave_highv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3404 },
#else
    { 0, output_3404, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4si_mask },
    &operand_data[5894],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12217 */
  {
    "avx2_interleave_lowv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckldq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv8si },
    &operand_data[1972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12217 */
  {
    "avx2_interleave_lowv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv8si_mask },
    &operand_data[5600],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12233 */
  {
    "*avx512f_interleave_lowv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckldq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1968],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12233 */
  {
    "avx512f_interleave_lowv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_interleave_lowv16si_mask },
    &operand_data[5595],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12253 */
  {
    "vec_interleave_lowv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3409 },
#else
    { 0, output_3409, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv4si },
    &operand_data[5848],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12253 */
  {
    "vec_interleave_lowv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3410 },
#else
    { 0, output_3410, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv4si_mask },
    &operand_data[5894],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12318 */
  {
    "sse4_1_pinsrb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3411 },
#else
    { 0, 0, output_3411 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_pinsrb },
    &operand_data[5899],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12318 */
  {
    "sse2_pinsrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3412 },
#else
    { 0, 0, output_3412 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pinsrw },
    &operand_data[5903],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12318 */
  {
    "sse4_1_pinsrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3413 },
#else
    { 0, 0, output_3413 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_pinsrd },
    &operand_data[5907],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12318 */
  {
    "sse4_1_pinsrq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3414 },
#else
    { 0, 0, output_3414 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_pinsrq },
    &operand_data[5911],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12393 */
  {
    "*avx512dq_vinsertf64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3415 },
#else
    { 0, 0, output_3415 },
#endif
    { 0 },
    &operand_data[5915],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12393 */
  {
    "avx512dq_vinsertf64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3416 },
#else
    { 0, 0, output_3416 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinsertf64x2_1_mask },
    &operand_data[5915],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12393 */
  {
    "*avx512dq_vinserti64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3417 },
#else
    { 0, 0, output_3417 },
#endif
    { 0 },
    &operand_data[5921],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12393 */
  {
    "avx512dq_vinserti64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3418 },
#else
    { 0, 0, output_3418 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinserti64x2_1_mask },
    &operand_data[5921],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12393 */
  {
    "*avx512f_vinsertf32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3419 },
#else
    { 0, 0, output_3419 },
#endif
    { 0 },
    &operand_data[5927],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12393 */
  {
    "avx512f_vinsertf32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3420 },
#else
    { 0, 0, output_3420 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinsertf32x4_1_mask },
    &operand_data[5927],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12393 */
  {
    "*avx512f_vinserti32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3421 },
#else
    { 0, 0, output_3421 },
#endif
    { 0 },
    &operand_data[5933],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12393 */
  {
    "avx512f_vinserti32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3422 },
#else
    { 0, 0, output_3422 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinserti32x4_1_mask },
    &operand_data[5933],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12446 */
  {
    "vec_set_lo_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf32x8\t{$0x0, %2, %1, %0|%0, %1, %2, $0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v16sf },
    &operand_data[5939],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12446 */
  {
    "vec_set_lo_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf32x8\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, $0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v16sf_mask },
    &operand_data[5939],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12446 */
  {
    "vec_set_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti32x8\t{$0x0, %2, %1, %0|%0, %1, %2, $0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v16si },
    &operand_data[5944],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12446 */
  {
    "vec_set_lo_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti32x8\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, $0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v16si_mask },
    &operand_data[5944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12463 */
  {
    "vec_set_hi_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf32x8\t{$0x1, %2, %1, %0|%0, %1, %2, $0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v16sf },
    &operand_data[5939],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12463 */
  {
    "vec_set_hi_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf32x8\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, $0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v16sf_mask },
    &operand_data[5939],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12463 */
  {
    "vec_set_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti32x8\t{$0x1, %2, %1, %0|%0, %1, %2, $0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v16si },
    &operand_data[5944],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12463 */
  {
    "vec_set_hi_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti32x8\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, $0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v16si_mask },
    &operand_data[5944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12480 */
  {
    "vec_set_lo_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf64x4\t{$0x0, %2, %1, %0|%0, %1, %2, $0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8df },
    &operand_data[5949],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12480 */
  {
    "vec_set_lo_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf64x4\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, $0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8df_mask },
    &operand_data[5949],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12480 */
  {
    "vec_set_lo_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti64x4\t{$0x0, %2, %1, %0|%0, %1, %2, $0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8di },
    &operand_data[5954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12480 */
  {
    "vec_set_lo_v8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti64x4\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, $0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8di_mask },
    &operand_data[5954],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12495 */
  {
    "vec_set_hi_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf64x4\t{$0x1, %2, %1, %0|%0, %1, %2, $0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8df },
    &operand_data[5949],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12495 */
  {
    "vec_set_hi_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf64x4\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, $0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8df_mask },
    &operand_data[5949],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12495 */
  {
    "vec_set_hi_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti64x4\t{$0x1, %2, %1, %0|%0, %1, %2, $0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8di },
    &operand_data[5954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12495 */
  {
    "vec_set_hi_v8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti64x4\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, $0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8di_mask },
    &operand_data[5954],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12530 */
  {
    "*avx512dq_shuf_i64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3439 },
#else
    { 0, 0, output_3439 },
#endif
    { 0 },
    &operand_data[5959],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12530 */
  {
    "avx512dq_shuf_i64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3440 },
#else
    { 0, 0, output_3440 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_shuf_i64x2_1_mask },
    &operand_data[5959],
    9,
    9,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12530 */
  {
    "*avx512dq_shuf_f64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3441 },
#else
    { 0, 0, output_3441 },
#endif
    { 0 },
    &operand_data[5968],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12530 */
  {
    "avx512dq_shuf_f64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3442 },
#else
    { 0, 0, output_3442 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_shuf_f64x2_1_mask },
    &operand_data[5968],
    9,
    9,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12579 */
  {
    "avx512f_shuf_f64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3443 },
#else
    { 0, 0, output_3443 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f64x2_1 },
    &operand_data[5977],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12579 */
  {
    "avx512f_shuf_f64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3444 },
#else
    { 0, 0, output_3444 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f64x2_1_mask },
    &operand_data[5977],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12579 */
  {
    "avx512f_shuf_i64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3445 },
#else
    { 0, 0, output_3445 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i64x2_1 },
    &operand_data[5990],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12579 */
  {
    "avx512f_shuf_i64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3446 },
#else
    { 0, 0, output_3446 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i64x2_1_mask },
    &operand_data[5990],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12637 */
  {
    "*avx512vl_shuf_i32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3447 },
#else
    { 0, 0, output_3447 },
#endif
    { 0 },
    &operand_data[6003],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12637 */
  {
    "avx512vl_shuf_i32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3448 },
#else
    { 0, 0, output_3448 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_shuf_i32x4_1_mask },
    &operand_data[6003],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12637 */
  {
    "*avx512vl_shuf_f32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3449 },
#else
    { 0, 0, output_3449 },
#endif
    { 0 },
    &operand_data[6016],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12637 */
  {
    "avx512vl_shuf_f32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3450 },
#else
    { 0, 0, output_3450 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_shuf_f32x4_1_mask },
    &operand_data[6016],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12703 */
  {
    "avx512f_shuf_f32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3451 },
#else
    { 0, 0, output_3451 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f32x4_1 },
    &operand_data[6029],
    19,
    19,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12703 */
  {
    "avx512f_shuf_f32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3452 },
#else
    { 0, 0, output_3452 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f32x4_1_mask },
    &operand_data[6029],
    21,
    21,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12703 */
  {
    "avx512f_shuf_i32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3453 },
#else
    { 0, 0, output_3453 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i32x4_1 },
    &operand_data[6050],
    19,
    19,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12703 */
  {
    "avx512f_shuf_i32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3454 },
#else
    { 0, 0, output_3454 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i32x4_1_mask },
    &operand_data[6050],
    21,
    21,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12783 */
  {
    "avx512f_pshufd_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3455 },
#else
    { 0, 0, output_3455 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_pshufd_1 },
    &operand_data[6071],
    18,
    18,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12783 */
  {
    "avx512f_pshufd_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3456 },
#else
    { 0, 0, output_3456 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_pshufd_1_mask },
    &operand_data[6071],
    20,
    20,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12872 */
  {
    "avx2_pshufd_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3457 },
#else
    { 0, 0, output_3457 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufd_1 },
    &operand_data[6091],
    10,
    10,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12872 */
  {
    "avx2_pshufd_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3458 },
#else
    { 0, 0, output_3458 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufd_1_mask },
    &operand_data[6091],
    12,
    12,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12938 */
  {
    "sse2_pshufd_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3459 },
#else
    { 0, 0, output_3459 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufd_1 },
    &operand_data[6103],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12938 */
  {
    "sse2_pshufd_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3460 },
#else
    { 0, 0, output_3460 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufd_1_mask },
    &operand_data[6103],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12963 */
  {
    "*avx512bw_pshuflwv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshuflw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6111],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12963 */
  {
    "avx512bw_pshuflwv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshuflw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pshuflwv32hi_mask },
    &operand_data[6111],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13016 */
  {
    "avx2_pshuflw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3463 },
#else
    { 0, 0, output_3463 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshuflw_1 },
    &operand_data[6116],
    10,
    10,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13016 */
  {
    "avx2_pshuflw_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3464 },
#else
    { 0, 0, output_3464 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshuflw_1_mask },
    &operand_data[6116],
    12,
    12,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13090 */
  {
    "sse2_pshuflw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3465 },
#else
    { 0, 0, output_3465 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshuflw_1 },
    &operand_data[6128],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13090 */
  {
    "sse2_pshuflw_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3466 },
#else
    { 0, 0, output_3466 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshuflw_1_mask },
    &operand_data[6128],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13139 */
  {
    "*avx512bw_pshufhwv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshufhw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6111],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13139 */
  {
    "avx512bw_pshufhwv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshufhw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pshufhwv32hi_mask },
    &operand_data[6111],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13173 */
  {
    "avx2_pshufhw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3469 },
#else
    { 0, 0, output_3469 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufhw_1 },
    &operand_data[6136],
    10,
    10,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13173 */
  {
    "avx2_pshufhw_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3470 },
#else
    { 0, 0, output_3470 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufhw_1_mask },
    &operand_data[6136],
    12,
    12,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13247 */
  {
    "sse2_pshufhw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3471 },
#else
    { 0, 0, output_3471 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufhw_1 },
    &operand_data[6148],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13247 */
  {
    "sse2_pshufhw_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3472 },
#else
    { 0, 0, output_3472 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufhw_1_mask },
    &operand_data[6148],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13287 */
  {
    "sse2_loadld",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3473 },
#else
    { 0, output_3473, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadld },
    &operand_data[6156],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13310 */
  {
    "*vec_extractv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3474 },
#else
    { 0, output_3474, 0 },
#endif
    { 0 },
    &operand_data[6159],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13310 */
  {
    "*vec_extractv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3475 },
#else
    { 0, output_3475, 0 },
#endif
    { 0 },
    &operand_data[6162],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13333 */
  {
    "*vec_extractv16qi_zext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpextrb\t{%2, %1, %k0|%k0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6165],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13333 */
  {
    "*vec_extractv8hi_zext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpextrw\t{%2, %1, %k0|%k0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6168],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13354 */
  {
    "*vec_extractv16qi_mem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6171],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13354 */
  {
    "*vec_extractv8hi_mem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6174],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13363 */
  {
    "*vec_extractv4si_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6177],
    2,
    2,
    0,
    4,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13384 */
  {
    "*vec_extractv2di_0_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6179],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13402 */
  {
    "*vec_extractv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3482 },
#else
    { 0, 0, output_3482 },
#endif
    { 0 },
    &operand_data[6181],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13448 */
  {
    "*vec_extractv4si_mem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6184],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13470 */
  {
    "*vec_extractv2di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3484 },
#else
    { 0, output_3484, 0 },
#endif
    { 0 },
    &operand_data[6187],
    2,
    2,
    0,
    7,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13565 */
  {
    "*vec_concatv2si_sse4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3485 },
#else
    { 0, output_3485, 0 },
#endif
    { 0 },
    &operand_data[6189],
    3,
    3,
    0,
    9,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13594 */
  {
    "*vec_concatv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3486 },
#else
    { 0, output_3486, 0 },
#endif
    { 0 },
    &operand_data[6192],
    3,
    3,
    0,
    7,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13612 */
  {
    "*vec_concatv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3487 },
#else
    { 0, output_3487, 0 },
#endif
    { 0 },
    &operand_data[6195],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13630 */
  {
    "vec_concatv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3488 },
#else
    { 0, 0, output_3488 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_concatv2di },
    &operand_data[6198],
    3,
    3,
    0,
    11,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*avx512bw_uavgv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3489 },
#else
    { 0, output_3489, 0 },
#endif
    { 0 },
    &operand_data[6201],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*avx512bw_uavgv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3490 },
#else
    { 0, output_3490, 0 },
#endif
    { 0 },
    &operand_data[6205],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*avx2_uavgv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3491 },
#else
    { 0, output_3491, 0 },
#endif
    { 0 },
    &operand_data[6211],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*avx2_uavgv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3492 },
#else
    { 0, output_3492, 0 },
#endif
    { 0 },
    &operand_data[6215],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*sse2_uavgv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3493 },
#else
    { 0, output_3493, 0 },
#endif
    { 0 },
    &operand_data[6221],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*sse2_uavgv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3494 },
#else
    { 0, output_3494, 0 },
#endif
    { 0 },
    &operand_data[6225],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*avx512bw_uavgv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3495 },
#else
    { 0, output_3495, 0 },
#endif
    { 0 },
    &operand_data[6231],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*avx512bw_uavgv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3496 },
#else
    { 0, output_3496, 0 },
#endif
    { 0 },
    &operand_data[6235],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*avx2_uavgv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3497 },
#else
    { 0, output_3497, 0 },
#endif
    { 0 },
    &operand_data[6241],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*avx2_uavgv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3498 },
#else
    { 0, output_3498, 0 },
#endif
    { 0 },
    &operand_data[6245],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*sse2_uavgv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3499 },
#else
    { 0, output_3499, 0 },
#endif
    { 0 },
    &operand_data[6251],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13750 */
  {
    "*sse2_uavgv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3500 },
#else
    { 0, output_3500, 0 },
#endif
    { 0 },
    &operand_data[6255],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13775 */
  {
    "avx512f_psadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3501 },
#else
    { 0, output_3501, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_psadbw },
    &operand_data[6261],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13775 */
  {
    "avx2_psadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3502 },
#else
    { 0, output_3502, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_psadbw },
    &operand_data[6264],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13775 */
  {
    "sse2_psadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3503 },
#else
    { 0, output_3503, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_psadbw },
    &operand_data[6267],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13792 */
  {
    "avx_movmskps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovmskps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movmskps256 },
    &operand_data[6270],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13792 */
  {
    "sse_movmskps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovmskps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movmskps },
    &operand_data[6272],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13792 */
  {
    "avx_movmskpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovmskpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movmskpd256 },
    &operand_data[6274],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13792 */
  {
    "sse2_movmskpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovmskpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movmskpd },
    &operand_data[6276],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13815 */
  {
    "avx2_pmovmskb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovmskb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pmovmskb },
    &operand_data[6278],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13815 */
  {
    "sse2_pmovmskb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovmskb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pmovmskb },
    &operand_data[6165],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13856 */
  {
    "*sse2_maskmovdqu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3510 },
#else
    { 0, 0, output_3510 },
#endif
    { 0 },
    &operand_data[6280],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13856 */
  {
    "*sse2_maskmovdqu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3511 },
#else
    { 0, 0, output_3511 },
#endif
    { 0 },
    &operand_data[6283],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13881 */
  {
    "sse_ldmxcsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vldmxcsr\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_ldmxcsr },
    &operand_data[63],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13891 */
  {
    "sse_stmxcsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vstmxcsr\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_stmxcsr },
    &operand_data[276],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13901 */
  {
    "sse2_clflush",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clflush\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_clflush },
    &operand_data[1609],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13913 */
  {
    "sse3_mwait",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mwait",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_mwait },
    &operand_data[1667],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13924 */
  {
    "sse3_monitor_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^monitor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_monitor_si },
    &operand_data[1670],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13924 */
  {
    "sse3_monitor_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^monitor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_monitor_di },
    &operand_data[1673],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13945 */
  {
    "avx2_phaddwv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phaddwv16hi3 },
    &operand_data[5758],
    3,
    3,
    30,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13945 */
  {
    "avx2_phaddswv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phaddswv16hi3 },
    &operand_data[5758],
    3,
    3,
    30,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13945 */
  {
    "avx2_phsubwv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phsubwv16hi3 },
    &operand_data[5758],
    3,
    3,
    30,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13945 */
  {
    "avx2_phsubswv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phsubswv16hi3 },
    &operand_data[5758],
    3,
    3,
    30,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14021 */
  {
    "ssse3_phaddwv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3522 },
#else
    { 0, output_3522, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phaddwv8hi3 },
    &operand_data[5818],
    3,
    3,
    14,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14021 */
  {
    "ssse3_phaddswv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3523 },
#else
    { 0, output_3523, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phaddswv8hi3 },
    &operand_data[5818],
    3,
    3,
    14,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14021 */
  {
    "ssse3_phsubwv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3524 },
#else
    { 0, output_3524, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubwv8hi3 },
    &operand_data[5818],
    3,
    3,
    14,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14021 */
  {
    "ssse3_phsubswv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3525 },
#else
    { 0, output_3525, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubswv8hi3 },
    &operand_data[5818],
    3,
    3,
    14,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14070 */
  {
    "ssse3_phaddwv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phaddw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phaddwv4hi3 },
    &operand_data[1804],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14070 */
  {
    "ssse3_phaddswv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phaddsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phaddswv4hi3 },
    &operand_data[1804],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14070 */
  {
    "ssse3_phsubwv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phsubw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubwv4hi3 },
    &operand_data[1804],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14070 */
  {
    "ssse3_phsubswv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phsubsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubswv4hi3 },
    &operand_data[1804],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14099 */
  {
    "avx2_phadddv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phadddv8si3 },
    &operand_data[5761],
    3,
    3,
    14,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14099 */
  {
    "avx2_phsubdv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phsubdv8si3 },
    &operand_data[5761],
    3,
    3,
    14,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14143 */
  {
    "ssse3_phadddv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3532 },
#else
    { 0, output_3532, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phadddv4si3 },
    &operand_data[3925],
    3,
    3,
    6,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14143 */
  {
    "ssse3_phsubdv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3533 },
#else
    { 0, output_3533, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubdv4si3 },
    &operand_data[3925],
    3,
    3,
    6,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14176 */
  {
    "ssse3_phadddv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phaddd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phadddv2si3 },
    &operand_data[1807],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14176 */
  {
    "ssse3_phsubdv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phsubd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubdv2si3 },
    &operand_data[1807],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14197 */
  {
    "avx2_pmaddubsw256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pmaddubsw256 },
    &operand_data[6286],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14253 */
  {
    "avx512bw_pmaddubsw512v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v8hi },
    &operand_data[6289],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14253 */
  {
    "avx512bw_pmaddubsw512v8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v8hi_mask },
    &operand_data[6289],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14253 */
  {
    "avx512bw_pmaddubsw512v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v16hi },
    &operand_data[6294],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14253 */
  {
    "avx512bw_pmaddubsw512v16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v16hi_mask },
    &operand_data[6294],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14253 */
  {
    "avx512bw_pmaddubsw512v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v32hi },
    &operand_data[6299],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14253 */
  {
    "avx512bw_pmaddubsw512v32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v32hi_mask },
    &operand_data[6299],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14265 */
  {
    "avx512bw_umulhrswv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmulhrsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_umulhrswv32hi3 },
    &operand_data[5393],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14265 */
  {
    "avx512bw_umulhrswv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmulhrsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_umulhrswv32hi3_mask },
    &operand_data[5393],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14300 */
  {
    "ssse3_pmaddubsw128",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3545 },
#else
    { 0, output_3545, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmaddubsw128 },
    &operand_data[6304],
    3,
    3,
    2,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14343 */
  {
    "ssse3_pmaddubsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmaddubsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmaddubsw },
    &operand_data[6307],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14420 */
  {
    "*avx512bw_pmulhrswv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3547 },
#else
    { 0, output_3547, 0 },
#endif
    { 0 },
    &operand_data[6231],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14420 */
  {
    "*avx512bw_pmulhrswv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3548 },
#else
    { 0, output_3548, 0 },
#endif
    { 0 },
    &operand_data[6310],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14420 */
  {
    "*avx2_pmulhrswv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3549 },
#else
    { 0, output_3549, 0 },
#endif
    { 0 },
    &operand_data[6241],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14420 */
  {
    "*avx2_pmulhrswv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3550 },
#else
    { 0, output_3550, 0 },
#endif
    { 0 },
    &operand_data[6316],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14420 */
  {
    "*ssse3_pmulhrswv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3551 },
#else
    { 0, output_3551, 0 },
#endif
    { 0 },
    &operand_data[6251],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14420 */
  {
    "*ssse3_pmulhrswv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3552 },
#else
    { 0, output_3552, 0 },
#endif
    { 0 },
    &operand_data[6322],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14446 */
  {
    "*ssse3_pmulhrswv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmulhrsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6328],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14467 */
  {
    "avx512bw_pshufbv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3554 },
#else
    { 0, output_3554, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pshufbv64qi3 },
    &operand_data[5827],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14467 */
  {
    "avx512bw_pshufbv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3555 },
#else
    { 0, output_3555, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pshufbv64qi3_mask },
    &operand_data[6332],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14467 */
  {
    "avx2_pshufbv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3556 },
#else
    { 0, output_3556, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufbv32qi3 },
    &operand_data[5830],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14467 */
  {
    "avx2_pshufbv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3557 },
#else
    { 0, output_3557, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufbv32qi3_mask },
    &operand_data[6337],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14467 */
  {
    "ssse3_pshufbv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3558 },
#else
    { 0, output_3558, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pshufbv16qi3 },
    &operand_data[5833],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14467 */
  {
    "ssse3_pshufbv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3559 },
#else
    { 0, output_3559, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pshufbv16qi3_mask },
    &operand_data[5884],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14485 */
  {
    "ssse3_pshufbv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pshufb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pshufbv8qi3 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14497 */
  {
    "avx2_psignv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3561 },
#else
    { 0, output_3561, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_psignv32qi3 },
    &operand_data[6342],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14497 */
  {
    "ssse3_psignv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3562 },
#else
    { 0, output_3562, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv16qi3 },
    &operand_data[5815],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14497 */
  {
    "avx2_psignv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3563 },
#else
    { 0, output_3563, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_psignv16hi3 },
    &operand_data[6345],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14497 */
  {
    "ssse3_psignv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3564 },
#else
    { 0, output_3564, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv8hi3 },
    &operand_data[5818],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14497 */
  {
    "avx2_psignv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3565 },
#else
    { 0, output_3565, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_psignv8si3 },
    &operand_data[6348],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14497 */
  {
    "ssse3_psignv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3566 },
#else
    { 0, output_3566, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv4si3 },
    &operand_data[3925],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14514 */
  {
    "ssse3_psignv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psignb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv8qi3 },
    &operand_data[1801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14514 */
  {
    "ssse3_psignv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psignw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv4hi3 },
    &operand_data[1804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14514 */
  {
    "ssse3_psignv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psignd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv2si3 },
    &operand_data[1807],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14527 */
  {
    "avx512bw_palignrv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3570 },
#else
    { 0, 0, output_3570 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_palignrv64qi_mask },
    &operand_data[6351],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14527 */
  {
    "avx2_palignrv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3571 },
#else
    { 0, 0, output_3571 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_palignrv32qi_mask },
    &operand_data[6357],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14527 */
  {
    "ssse3_palignrv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3572 },
#else
    { 0, 0, output_3572 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_palignrv16qi_mask },
    &operand_data[6363],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14549 */
  {
    "avx512bw_palignrv4ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3573 },
#else
    { 0, 0, output_3573 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_palignrv4ti },
    &operand_data[6369],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14549 */
  {
    "avx2_palignrv2ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3574 },
#else
    { 0, 0, output_3574 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_palignrv2ti },
    &operand_data[6373],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14549 */
  {
    "ssse3_palignrti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3575 },
#else
    { 0, 0, output_3575 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_palignrti },
    &operand_data[6377],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14579 */
  {
    "ssse3_palignrdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3576 },
#else
    { 0, 0, output_3576 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_palignrdi },
    &operand_data[6381],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv64qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6385],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6387],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6389],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6391],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6393],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6128],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6395],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6397],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6103],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6399],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6401],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14605 */
  {
    "*absv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6403],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14617 */
  {
    "absv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16si2_mask },
    &operand_data[2147],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14617 */
  {
    "absv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8si2_mask },
    &operand_data[2151],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14617 */
  {
    "absv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4si2_mask },
    &operand_data[2155],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14617 */
  {
    "absv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8di2_mask },
    &operand_data[2159],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14617 */
  {
    "absv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4di2_mask },
    &operand_data[2163],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14617 */
  {
    "absv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2di2_mask },
    &operand_data[2167],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14630 */
  {
    "absv64qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv64qi2_mask },
    &operand_data[2131],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14630 */
  {
    "absv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16qi2_mask },
    &operand_data[2127],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14630 */
  {
    "absv32qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv32qi2_mask },
    &operand_data[2123],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14630 */
  {
    "absv32hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv32hi2_mask },
    &operand_data[2135],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14630 */
  {
    "absv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16hi2_mask },
    &operand_data[2143],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14630 */
  {
    "absv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8hi2_mask },
    &operand_data[2139],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14656 */
  {
    "absv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pabsb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8qi2 },
    &operand_data[6405],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14656 */
  {
    "absv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pabsw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4hi2 },
    &operand_data[1823],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14656 */
  {
    "absv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pabsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2si2 },
    &operand_data[1829],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14674 */
  {
    "sse4a_movntsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movntss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_movntsf },
    &operand_data[6407],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14674 */
  {
    "sse4a_movntdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movntsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_movntdf },
    &operand_data[6409],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14684 */
  {
    "sse4a_vmmovntv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movntss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_vmmovntv4sf },
    &operand_data[6411],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14684 */
  {
    "sse4a_vmmovntv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movntsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_vmmovntv2df },
    &operand_data[6413],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14696 */
  {
    "sse4a_extrqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "extrq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_extrqi },
    &operand_data[6415],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14709 */
  {
    "sse4a_extrq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "extrq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_extrq },
    &operand_data[6419],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14720 */
  {
    "sse4a_insertqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "insertq\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_insertqi },
    &operand_data[6422],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14735 */
  {
    "sse4a_insertq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "insertq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_insertq },
    &operand_data[6422],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14757 */
  {
    "avx_blendps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3612 },
#else
    { 0, output_3612, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_blendps256 },
    &operand_data[6427],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14757 */
  {
    "sse4_1_blendps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3613 },
#else
    { 0, output_3613, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_blendps },
    &operand_data[6431],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14757 */
  {
    "avx_blendpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3614 },
#else
    { 0, output_3614, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_blendpd256 },
    &operand_data[6435],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14757 */
  {
    "sse4_1_blendpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3615 },
#else
    { 0, output_3615, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_blendpd },
    &operand_data[6439],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14776 */
  {
    "avx_blendvps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3616 },
#else
    { 0, output_3616, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_blendvps256 },
    &operand_data[6443],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14776 */
  {
    "sse4_1_blendvps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3617 },
#else
    { 0, output_3617, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_blendvps },
    &operand_data[6447],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14776 */
  {
    "avx_blendvpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3618 },
#else
    { 0, output_3618, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_blendvpd256 },
    &operand_data[6451],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14776 */
  {
    "sse4_1_blendvpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3619 },
#else
    { 0, output_3619, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_blendvpd },
    &operand_data[6455],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14797 */
  {
    "avx_dpps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3620 },
#else
    { 0, output_3620, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_dpps256 },
    &operand_data[6459],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14797 */
  {
    "sse4_1_dpps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3621 },
#else
    { 0, output_3621, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_dpps },
    &operand_data[6463],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14797 */
  {
    "avx_dppd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3622 },
#else
    { 0, output_3622, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_dppd256 },
    &operand_data[6467],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14797 */
  {
    "sse4_1_dppd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3623 },
#else
    { 0, output_3623, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_dppd },
    &operand_data[6471],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14823 */
  {
    "avx512f_movntdqa",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdqa\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movntdqa },
    &operand_data[6475],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14823 */
  {
    "avx2_movntdqa",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdqa\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_movntdqa },
    &operand_data[6477],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14823 */
  {
    "sse4_1_movntdqa",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdqa\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_movntdqa },
    &operand_data[6479],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14834 */
  {
    "avx2_mpsadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3627 },
#else
    { 0, output_3627, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_mpsadbw },
    &operand_data[6481],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14834 */
  {
    "sse4_1_mpsadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3628 },
#else
    { 0, output_3628, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_mpsadbw },
    &operand_data[6485],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14855 */
  {
    "avx512bw_packusdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3629 },
#else
    { 0, output_3629, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packusdw },
    &operand_data[6489],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14855 */
  {
    "avx512bw_packusdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3630 },
#else
    { 0, output_3630, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packusdw_mask },
    &operand_data[6489],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14855 */
  {
    "avx2_packusdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3631 },
#else
    { 0, output_3631, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packusdw },
    &operand_data[6494],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14855 */
  {
    "avx2_packusdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3632 },
#else
    { 0, output_3632, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packusdw_mask },
    &operand_data[6494],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14855 */
  {
    "sse4_1_packusdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3633 },
#else
    { 0, output_3633, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_packusdw },
    &operand_data[6499],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14855 */
  {
    "sse4_1_packusdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3634 },
#else
    { 0, output_3634, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_packusdw_mask },
    &operand_data[6499],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14873 */
  {
    "avx2_pblendvb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3635 },
#else
    { 0, output_3635, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pblendvb },
    &operand_data[6504],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14873 */
  {
    "sse4_1_pblendvb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3636 },
#else
    { 0, output_3636, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_pblendvb },
    &operand_data[6508],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14893 */
  {
    "sse4_1_pblendw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3637 },
#else
    { 0, output_3637, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_pblendw },
    &operand_data[6512],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14924 */
  {
    "*avx2_pblendw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3638 },
#else
    { 0, 0, output_3638 },
#endif
    { 0 },
    &operand_data[6516],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14941 */
  {
    "avx2_pblenddv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pblenddv8si },
    &operand_data[6520],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14941 */
  {
    "avx2_pblenddv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pblenddv4si },
    &operand_data[6524],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14955 */
  {
    "sse4_1_phminposuw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vphminposuw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_phminposuw },
    &operand_data[6528],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14966 */
  {
    "avx2_sign_extendv16qiv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv16qiv16hi2 },
    &operand_data[6530],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14966 */
  {
    "avx2_sign_extendv16qiv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv16qiv16hi2_mask },
    &operand_data[6530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14966 */
  {
    "avx2_zero_extendv16qiv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv16qiv16hi2 },
    &operand_data[6530],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14966 */
  {
    "avx2_zero_extendv16qiv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv16qiv16hi2_mask },
    &operand_data[6530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14977 */
  {
    "avx512bw_sign_extendv32qiv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sign_extendv32qiv32hi2 },
    &operand_data[6534],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14977 */
  {
    "avx512bw_sign_extendv32qiv32hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sign_extendv32qiv32hi2_mask },
    &operand_data[6534],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14977 */
  {
    "avx512bw_zero_extendv32qiv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_zero_extendv32qiv32hi2 },
    &operand_data[6534],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14977 */
  {
    "avx512bw_zero_extendv32qiv32hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_zero_extendv32qiv32hi2_mask },
    &operand_data[6534],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14988 */
  {
    "sse4_1_sign_extendv8qiv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbw\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv8qiv8hi2 },
    &operand_data[6538],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14988 */
  {
    "sse4_1_sign_extendv8qiv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv8qiv8hi2_mask },
    &operand_data[6538],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14988 */
  {
    "sse4_1_zero_extendv8qiv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbw\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv8qiv8hi2 },
    &operand_data[6538],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14988 */
  {
    "sse4_1_zero_extendv8qiv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv8qiv8hi2_mask },
    &operand_data[6538],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15005 */
  {
    "*avx512f_sign_extendv16qiv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6542],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15005 */
  {
    "avx512f_sign_extendv16qiv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv16qiv16si2_mask },
    &operand_data[6542],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15005 */
  {
    "*avx512f_zero_extendv16qiv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6542],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15005 */
  {
    "avx512f_zero_extendv16qiv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv16qiv16si2_mask },
    &operand_data[6542],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15015 */
  {
    "avx2_sign_extendv8qiv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv8qiv8si2 },
    &operand_data[6546],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15015 */
  {
    "avx2_sign_extendv8qiv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv8qiv8si2_mask },
    &operand_data[6546],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15015 */
  {
    "avx2_zero_extendv8qiv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv8qiv8si2 },
    &operand_data[6546],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15015 */
  {
    "avx2_zero_extendv8qiv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv8qiv8si2_mask },
    &operand_data[6546],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15031 */
  {
    "sse4_1_sign_extendv4qiv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbd\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv4qiv4si2 },
    &operand_data[6550],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15031 */
  {
    "sse4_1_sign_extendv4qiv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv4qiv4si2_mask },
    &operand_data[6550],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15031 */
  {
    "sse4_1_zero_extendv4qiv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbd\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv4qiv4si2 },
    &operand_data[6550],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15031 */
  {
    "sse4_1_zero_extendv4qiv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv4qiv4si2_mask },
    &operand_data[6550],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15046 */
  {
    "avx512f_sign_extendv16hiv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv16hiv16si2 },
    &operand_data[6554],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15046 */
  {
    "avx512f_sign_extendv16hiv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv16hiv16si2_mask },
    &operand_data[6554],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15046 */
  {
    "avx512f_zero_extendv16hiv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv16hiv16si2 },
    &operand_data[6554],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15046 */
  {
    "avx512f_zero_extendv16hiv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv16hiv16si2_mask },
    &operand_data[6554],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15056 */
  {
    "avx2_sign_extendv8hiv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv8hiv8si2 },
    &operand_data[6558],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15056 */
  {
    "avx2_sign_extendv8hiv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv8hiv8si2_mask },
    &operand_data[6558],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15056 */
  {
    "avx2_zero_extendv8hiv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv8hiv8si2 },
    &operand_data[6558],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15056 */
  {
    "avx2_zero_extendv8hiv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv8hiv8si2_mask },
    &operand_data[6558],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15067 */
  {
    "sse4_1_sign_extendv4hiv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxwd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv4hiv4si2 },
    &operand_data[6562],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15067 */
  {
    "sse4_1_sign_extendv4hiv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv4hiv4si2_mask },
    &operand_data[6562],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15067 */
  {
    "sse4_1_zero_extendv4hiv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxwd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv4hiv4si2 },
    &operand_data[6562],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15067 */
  {
    "sse4_1_zero_extendv4hiv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv4hiv4si2_mask },
    &operand_data[6562],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15082 */
  {
    "avx512f_sign_extendv8qiv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8qiv8di2 },
    &operand_data[6566],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15082 */
  {
    "avx512f_sign_extendv8qiv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8qiv8di2_mask },
    &operand_data[6566],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15082 */
  {
    "avx512f_zero_extendv8qiv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8qiv8di2 },
    &operand_data[6566],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15082 */
  {
    "avx512f_zero_extendv8qiv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8qiv8di2_mask },
    &operand_data[6566],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15097 */
  {
    "avx2_sign_extendv4qiv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4qiv4di2 },
    &operand_data[6570],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15097 */
  {
    "avx2_sign_extendv4qiv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4qiv4di2_mask },
    &operand_data[6570],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15097 */
  {
    "avx2_zero_extendv4qiv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4qiv4di2 },
    &operand_data[6570],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15097 */
  {
    "avx2_zero_extendv4qiv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4qiv4di2_mask },
    &operand_data[6570],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15111 */
  {
    "sse4_1_sign_extendv2qiv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbq\t{%1, %0|%0, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2qiv2di2 },
    &operand_data[6574],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15111 */
  {
    "sse4_1_sign_extendv2qiv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2qiv2di2_mask },
    &operand_data[6574],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15111 */
  {
    "sse4_1_zero_extendv2qiv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbq\t{%1, %0|%0, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2qiv2di2 },
    &operand_data[6574],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15111 */
  {
    "sse4_1_zero_extendv2qiv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2qiv2di2_mask },
    &operand_data[6574],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15125 */
  {
    "avx512f_sign_extendv8hiv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8hiv8di2 },
    &operand_data[6578],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15125 */
  {
    "avx512f_sign_extendv8hiv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8hiv8di2_mask },
    &operand_data[6578],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15125 */
  {
    "avx512f_zero_extendv8hiv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8hiv8di2 },
    &operand_data[6578],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15125 */
  {
    "avx512f_zero_extendv8hiv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8hiv8di2_mask },
    &operand_data[6578],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15135 */
  {
    "avx2_sign_extendv4hiv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4hiv4di2 },
    &operand_data[6582],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15135 */
  {
    "avx2_sign_extendv4hiv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4hiv4di2_mask },
    &operand_data[6582],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15135 */
  {
    "avx2_zero_extendv4hiv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4hiv4di2 },
    &operand_data[6582],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15135 */
  {
    "avx2_zero_extendv4hiv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4hiv4di2_mask },
    &operand_data[6582],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15149 */
  {
    "sse4_1_sign_extendv2hiv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxwq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2hiv2di2 },
    &operand_data[6586],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15149 */
  {
    "sse4_1_sign_extendv2hiv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2hiv2di2_mask },
    &operand_data[6586],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15149 */
  {
    "sse4_1_zero_extendv2hiv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxwq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2hiv2di2 },
    &operand_data[6586],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15149 */
  {
    "sse4_1_zero_extendv2hiv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2hiv2di2_mask },
    &operand_data[6586],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15163 */
  {
    "avx512f_sign_extendv8siv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8siv8di2 },
    &operand_data[6590],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15163 */
  {
    "avx512f_sign_extendv8siv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8siv8di2_mask },
    &operand_data[6590],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15163 */
  {
    "avx512f_zero_extendv8siv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8siv8di2 },
    &operand_data[6590],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15163 */
  {
    "avx512f_zero_extendv8siv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8siv8di2_mask },
    &operand_data[6590],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15173 */
  {
    "avx2_sign_extendv4siv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4siv4di2 },
    &operand_data[6594],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15173 */
  {
    "avx2_sign_extendv4siv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4siv4di2_mask },
    &operand_data[6594],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15173 */
  {
    "avx2_zero_extendv4siv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4siv4di2 },
    &operand_data[6594],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15173 */
  {
    "avx2_zero_extendv4siv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4siv4di2_mask },
    &operand_data[6594],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15184 */
  {
    "sse4_1_sign_extendv2siv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxdq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2siv2di2 },
    &operand_data[6598],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15184 */
  {
    "sse4_1_sign_extendv2siv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2siv2di2_mask },
    &operand_data[6598],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15184 */
  {
    "sse4_1_zero_extendv2siv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxdq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2siv2di2 },
    &operand_data[6598],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15184 */
  {
    "sse4_1_zero_extendv2siv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2siv2di2_mask },
    &operand_data[6598],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15200 */
  {
    "avx_vtestps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtestps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vtestps256 },
    &operand_data[2627],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15200 */
  {
    "avx_vtestps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtestps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vtestps },
    &operand_data[2686],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15200 */
  {
    "avx_vtestpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtestpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vtestpd256 },
    &operand_data[2621],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15200 */
  {
    "avx_vtestpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtestpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vtestpd },
    &operand_data[2694],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "sse4_1_ptestv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv16qi },
    &operand_data[6602],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "sse4_1_ptestv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv8hi },
    &operand_data[6604],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "sse4_1_ptestv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv4si },
    &operand_data[6606],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "sse4_1_ptestv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv2di },
    &operand_data[6608],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "sse4_1_ptestv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv4sf },
    &operand_data[6610],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "sse4_1_ptestv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv2df },
    &operand_data[6612],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "avx_ptestv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv32qi },
    &operand_data[6614],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "avx_ptestv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv16hi },
    &operand_data[6616],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "avx_ptestv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv8si },
    &operand_data[6618],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "avx_ptestv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv4di },
    &operand_data[6620],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "avx_ptestv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv8sf },
    &operand_data[6622],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15214 */
  {
    "avx_ptestv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv4df },
    &operand_data[6624],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15232 */
  {
    "avx_roundps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vroundps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_roundps256 },
    &operand_data[6626],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15232 */
  {
    "sse4_1_roundps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vroundps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundps },
    &operand_data[6629],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15232 */
  {
    "avx_roundpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vroundpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_roundpd256 },
    &operand_data[6632],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15232 */
  {
    "sse4_1_roundpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vroundpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundpd },
    &operand_data[6635],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15327 */
  {
    "sse4_1_roundss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3734 },
#else
    { 0, output_3734, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundss },
    &operand_data[6638],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15327 */
  {
    "sse4_1_roundsd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3735 },
#else
    { 0, output_3735, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundsd },
    &operand_data[6642],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15437 */
  {
    "sse4_2_pcmpestr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpestr },
    &operand_data[6646],
    7,
    7,
    10,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15498 */
  {
    "*sse4_2_pcmpestr_unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6653],
    7,
    7,
    10,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15561 */
  {
    "sse4_2_pcmpestri",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpcmpestri\t{%5, %3, %1|%1, %3, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpestri },
    &operand_data[6660],
    6,
    6,
    5,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15590 */
  {
    "sse4_2_pcmpestrm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpcmpestrm\t{%5, %3, %1|%1, %3, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpestrm },
    &operand_data[6647],
    6,
    6,
    5,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15619 */
  {
    "sse4_2_pcmpestr_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3740 },
#else
    { 0, output_3740, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpestr_cconly },
    &operand_data[6666],
    7,
    7,
    0,
    4,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15646 */
  {
    "sse4_2_pcmpistr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpistr },
    &operand_data[6673],
    5,
    5,
    6,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15698 */
  {
    "*sse4_2_pcmpistr_unaligned",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6678],
    5,
    5,
    6,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15752 */
  {
    "sse4_2_pcmpistri",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpcmpistri\t{%3, %2, %1|%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpistri },
    &operand_data[6683],
    4,
    4,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15777 */
  {
    "sse4_2_pcmpistrm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpcmpistrm\t{%3, %2, %1|%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpistrm },
    &operand_data[6674],
    4,
    4,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15802 */
  {
    "sse4_2_pcmpistr_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3745 },
#else
    { 0, output_3745, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpistr_cconly },
    &operand_data[6687],
    5,
    5,
    0,
    4,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15848 */
  {
    "*avx512pf_gatherpfv16sisf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3746 },
#else
    { 0, 0, output_3746 },
#endif
    { 0 },
    &operand_data[6692],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15848 */
  {
    "*avx512pf_gatherpfv16sisf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3747 },
#else
    { 0, 0, output_3747 },
#endif
    { 0 },
    &operand_data[6698],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15848 */
  {
    "*avx512pf_gatherpfv8disf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3748 },
#else
    { 0, 0, output_3748 },
#endif
    { 0 },
    &operand_data[6704],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15848 */
  {
    "*avx512pf_gatherpfv8disf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3749 },
#else
    { 0, 0, output_3749 },
#endif
    { 0 },
    &operand_data[6710],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15893 */
  {
    "*avx512pf_gatherpfv8sidf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3750 },
#else
    { 0, 0, output_3750 },
#endif
    { 0 },
    &operand_data[6716],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15893 */
  {
    "*avx512pf_gatherpfv8sidf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3751 },
#else
    { 0, 0, output_3751 },
#endif
    { 0 },
    &operand_data[6722],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15893 */
  {
    "*avx512pf_gatherpfv8didf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3752 },
#else
    { 0, 0, output_3752 },
#endif
    { 0 },
    &operand_data[6728],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15893 */
  {
    "*avx512pf_gatherpfv8didf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3753 },
#else
    { 0, 0, output_3753 },
#endif
    { 0 },
    &operand_data[6734],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15938 */
  {
    "*avx512pf_scatterpfv16sisf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3754 },
#else
    { 0, 0, output_3754 },
#endif
    { 0 },
    &operand_data[6740],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15938 */
  {
    "*avx512pf_scatterpfv16sisf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3755 },
#else
    { 0, 0, output_3755 },
#endif
    { 0 },
    &operand_data[6746],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15938 */
  {
    "*avx512pf_scatterpfv8disf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3756 },
#else
    { 0, 0, output_3756 },
#endif
    { 0 },
    &operand_data[6752],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15938 */
  {
    "*avx512pf_scatterpfv8disf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3757 },
#else
    { 0, 0, output_3757 },
#endif
    { 0 },
    &operand_data[6758],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15985 */
  {
    "*avx512pf_scatterpfv8sidf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3758 },
#else
    { 0, 0, output_3758 },
#endif
    { 0 },
    &operand_data[6764],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15985 */
  {
    "*avx512pf_scatterpfv8sidf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3759 },
#else
    { 0, 0, output_3759 },
#endif
    { 0 },
    &operand_data[6770],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15985 */
  {
    "*avx512pf_scatterpfv8didf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3760 },
#else
    { 0, 0, output_3760 },
#endif
    { 0 },
    &operand_data[6776],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15985 */
  {
    "*avx512pf_scatterpfv8didf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3761 },
#else
    { 0, 0, output_3761 },
#endif
    { 0 },
    &operand_data[6782],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16014 */
  {
    "avx512er_exp2v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v16sf },
    &operand_data[4371],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16014 */
  {
    "avx512er_exp2v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2ps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v16sf_round },
    &operand_data[4373],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16014 */
  {
    "avx512er_exp2v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v16sf_mask },
    &operand_data[4376],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16014 */
  {
    "avx512er_exp2v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2ps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v16sf_mask_round },
    &operand_data[4380],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16014 */
  {
    "avx512er_exp2v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v8df },
    &operand_data[4413],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16014 */
  {
    "avx512er_exp2v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2pd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v8df_round },
    &operand_data[4415],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16014 */
  {
    "avx512er_exp2v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v8df_mask },
    &operand_data[4418],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16014 */
  {
    "avx512er_exp2v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2pd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v8df_mask_round },
    &operand_data[4422],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16025 */
  {
    "*avx512er_rcp28v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4371],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16025 */
  {
    "*avx512er_rcp28v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4373],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16025 */
  {
    "avx512er_rcp28v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rcp28v16sf_mask },
    &operand_data[4376],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16025 */
  {
    "avx512er_rcp28v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rcp28v16sf_mask_round },
    &operand_data[4380],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16025 */
  {
    "*avx512er_rcp28v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4413],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16025 */
  {
    "*avx512er_rcp28v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28pd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16025 */
  {
    "avx512er_rcp28v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rcp28v8df_mask },
    &operand_data[4418],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16025 */
  {
    "avx512er_rcp28v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28pd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rcp28v8df_mask_round },
    &operand_data[4422],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16036 */
  {
    "avx512er_vmrcp28v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ss\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrcp28v4sf },
    &operand_data[6788],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16036 */
  {
    "avx512er_vmrcp28v4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ss\t{%r3%1, %2, %0|%0, %2, %1%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrcp28v4sf_round },
    &operand_data[4455],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16036 */
  {
    "avx512er_vmrcp28v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28sd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrcp28v2df },
    &operand_data[6791],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16036 */
  {
    "avx512er_vmrcp28v2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28sd\t{%r3%1, %2, %0|%0, %2, %1%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrcp28v2df_round },
    &operand_data[4459],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16051 */
  {
    "*avx512er_rsqrt28v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4371],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16051 */
  {
    "*avx512er_rsqrt28v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4373],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16051 */
  {
    "avx512er_rsqrt28v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rsqrt28v16sf_mask },
    &operand_data[4376],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16051 */
  {
    "avx512er_rsqrt28v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rsqrt28v16sf_mask_round },
    &operand_data[4380],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16051 */
  {
    "*avx512er_rsqrt28v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4413],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16051 */
  {
    "*avx512er_rsqrt28v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28pd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4415],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16051 */
  {
    "avx512er_rsqrt28v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rsqrt28v8df_mask },
    &operand_data[4418],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16051 */
  {
    "avx512er_rsqrt28v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28pd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rsqrt28v8df_mask_round },
    &operand_data[4422],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16062 */
  {
    "avx512er_vmrsqrt28v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ss\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrsqrt28v4sf },
    &operand_data[6788],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16062 */
  {
    "avx512er_vmrsqrt28v4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ss\t{%r3%1, %2, %0|%0, %2, %1%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrsqrt28v4sf_round },
    &operand_data[4455],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16062 */
  {
    "avx512er_vmrsqrt28v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28sd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrsqrt28v2df },
    &operand_data[6791],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16062 */
  {
    "avx512er_vmrsqrt28v2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28sd\t{%r3%1, %2, %0|%0, %2, %1%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrsqrt28v2df_round },
    &operand_data[4459],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16090 */
  {
    "xop_pmacsww",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacsww\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacsww },
    &operand_data[6794],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16090 */
  {
    "xop_pmacssww",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacssww\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacssww },
    &operand_data[6794],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16090 */
  {
    "xop_pmacsdd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacsdd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacsdd },
    &operand_data[6798],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16090 */
  {
    "xop_pmacssdd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacssdd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacssdd },
    &operand_data[6798],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16102 */
  {
    "xop_pmacsdql",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacsdql\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacsdql },
    &operand_data[6802],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16102 */
  {
    "xop_pmacssdql",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacssdql\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacssdql },
    &operand_data[6802],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16120 */
  {
    "xop_pmacsdqh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacsdqh\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacsdqh },
    &operand_data[6802],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16120 */
  {
    "xop_pmacssdqh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacssdqh\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacssdqh },
    &operand_data[6802],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16139 */
  {
    "xop_pmacswd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacswd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacswd },
    &operand_data[6806],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16139 */
  {
    "xop_pmacsswd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacsswd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacsswd },
    &operand_data[6806],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16159 */
  {
    "xop_pmadcswd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadcswd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmadcswd },
    &operand_data[6806],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16159 */
  {
    "xop_pmadcsswd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadcsswd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmadcsswd },
    &operand_data[6806],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v32qi256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v32qi256 },
    &operand_data[6810],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v16qi },
    &operand_data[6814],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v16hi256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v16hi256 },
    &operand_data[6818],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v8hi },
    &operand_data[6822],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v16si512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v16si512 },
    &operand_data[6826],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v8si256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v8si256 },
    &operand_data[6830],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v4si },
    &operand_data[6834],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v8di512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v8di512 },
    &operand_data[6838],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v4di256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v4di256 },
    &operand_data[6842],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v2di },
    &operand_data[6846],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v16sf512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v16sf512 },
    &operand_data[6850],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v8sf256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v8sf256 },
    &operand_data[6854],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v4sf },
    &operand_data[6858],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v8df512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v8df512 },
    &operand_data[6862],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v4df256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v4df256 },
    &operand_data[6866],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16192 */
  {
    "xop_pcmov_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v2df },
    &operand_data[6870],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16203 */
  {
    "xop_phaddbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddbw },
    &operand_data[6874],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16203 */
  {
    "xop_phaddubw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddubw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddubw },
    &operand_data[6874],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16224 */
  {
    "xop_phaddbd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddbd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddbd },
    &operand_data[6876],
    2,
    2,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16224 */
  {
    "xop_phaddubd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddubd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddubd },
    &operand_data[6876],
    2,
    2,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16253 */
  {
    "xop_phaddbq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddbq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddbq },
    &operand_data[6878],
    2,
    2,
    7,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16253 */
  {
    "xop_phaddubq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddubq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddubq },
    &operand_data[6878],
    2,
    2,
    7,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16298 */
  {
    "xop_phaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddwd },
    &operand_data[6880],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16298 */
  {
    "xop_phadduwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphadduwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phadduwd },
    &operand_data[6880],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16315 */
  {
    "xop_phaddwq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddwq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddwq },
    &operand_data[6882],
    2,
    2,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16315 */
  {
    "xop_phadduwq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphadduwq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phadduwq },
    &operand_data[6882],
    2,
    2,
    3,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16340 */
  {
    "xop_phadddq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphadddq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phadddq },
    &operand_data[6884],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16340 */
  {
    "xop_phaddudq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddudq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddudq },
    &operand_data[6884],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16355 */
  {
    "xop_phsubbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phsubbw },
    &operand_data[6874],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16376 */
  {
    "xop_phsubwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phsubwd },
    &operand_data[6880],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16393 */
  {
    "xop_phsubdq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phsubdq },
    &operand_data[6884],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16409 */
  {
    "xop_pperm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pperm },
    &operand_data[6886],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16422 */
  {
    "xop_pperm_pack_v2di_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pperm_pack_v2di_v4si },
    &operand_data[6890],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16435 */
  {
    "xop_pperm_pack_v4si_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pperm_pack_v4si_v8hi },
    &operand_data[6894],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16448 */
  {
    "xop_pperm_pack_v8hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pperm_pack_v8hi_v16qi },
    &operand_data[6898],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16526 */
  {
    "xop_rotlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotlv16qi3 },
    &operand_data[6902],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16526 */
  {
    "xop_rotlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotlv8hi3 },
    &operand_data[6905],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16526 */
  {
    "xop_rotlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotlv4si3 },
    &operand_data[6908],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16526 */
  {
    "xop_rotlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotlv2di3 },
    &operand_data[6911],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16537 */
  {
    "xop_rotrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3845 },
#else
    { 0, 0, output_3845 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotrv16qi3 },
    &operand_data[6902],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16537 */
  {
    "xop_rotrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3846 },
#else
    { 0, 0, output_3846 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotrv8hi3 },
    &operand_data[6905],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16537 */
  {
    "xop_rotrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3847 },
#else
    { 0, 0, output_3847 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotrv4si3 },
    &operand_data[6908],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16537 */
  {
    "xop_rotrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3848 },
#else
    { 0, 0, output_3848 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotrv2di3 },
    &operand_data[6911],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16574 */
  {
    "xop_vrotlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vrotlv16qi3 },
    &operand_data[6914],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16574 */
  {
    "xop_vrotlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vrotlv8hi3 },
    &operand_data[6917],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16574 */
  {
    "xop_vrotlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vrotlv4si3 },
    &operand_data[6920],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16574 */
  {
    "xop_vrotlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vrotlv2di3 },
    &operand_data[6923],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16749 */
  {
    "xop_shav16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshab\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shav16qi3 },
    &operand_data[6914],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16749 */
  {
    "xop_shav8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshaw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shav8hi3 },
    &operand_data[6917],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16749 */
  {
    "xop_shav4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshad\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shav4si3 },
    &operand_data[6920],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16749 */
  {
    "xop_shav2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshaq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shav2di3 },
    &operand_data[6923],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16768 */
  {
    "xop_shlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshlb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shlv16qi3 },
    &operand_data[6914],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16768 */
  {
    "xop_shlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshlw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shlv8hi3 },
    &operand_data[6917],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16768 */
  {
    "xop_shlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshld\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shlv4si3 },
    &operand_data[6920],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16768 */
  {
    "xop_shlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshlq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shlv2di3 },
    &operand_data[6923],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16860 */
  {
    "xop_frczsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczsf2 },
    &operand_data[1230],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16860 */
  {
    "xop_frczdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczdf2 },
    &operand_data[6926],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16860 */
  {
    "xop_frczv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczv4sf2 },
    &operand_data[6928],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16860 */
  {
    "xop_frczv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczv2df2 },
    &operand_data[6930],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16860 */
  {
    "xop_frczv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczv8sf2 },
    &operand_data[6932],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16860 */
  {
    "xop_frczv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczv4df2 },
    &operand_data[6934],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16881 */
  {
    "*xop_vmfrczv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczss\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6936],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16881 */
  {
    "*xop_vmfrczv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczsd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6939],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16894 */
  {
    "xop_maskcmpv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1b\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmpv16qi3 },
    &operand_data[6942],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16894 */
  {
    "xop_maskcmpv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1w\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmpv8hi3 },
    &operand_data[6946],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16894 */
  {
    "xop_maskcmpv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1d\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmpv4si3 },
    &operand_data[6950],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16894 */
  {
    "xop_maskcmpv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1q\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmpv2di3 },
    &operand_data[6954],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16908 */
  {
    "xop_maskcmp_unsv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1ub\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_unsv16qi3 },
    &operand_data[6958],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16908 */
  {
    "xop_maskcmp_unsv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1uw\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_unsv8hi3 },
    &operand_data[6962],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16908 */
  {
    "xop_maskcmp_unsv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1ud\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_unsv4si3 },
    &operand_data[6966],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16908 */
  {
    "xop_maskcmp_unsv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1uq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_unsv2di3 },
    &operand_data[6970],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16925 */
  {
    "xop_maskcmp_uns2v16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1ub\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_uns2v16qi3 },
    &operand_data[6958],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16925 */
  {
    "xop_maskcmp_uns2v8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1uw\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_uns2v8hi3 },
    &operand_data[6962],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16925 */
  {
    "xop_maskcmp_uns2v4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1ud\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_uns2v4si3 },
    &operand_data[6966],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16925 */
  {
    "xop_maskcmp_uns2v2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1uq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_uns2v2di3 },
    &operand_data[6970],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16942 */
  {
    "xop_pcom_tfv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3881 },
#else
    { 0, 0, output_3881 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcom_tfv16qi3 },
    &operand_data[6974],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16942 */
  {
    "xop_pcom_tfv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3882 },
#else
    { 0, 0, output_3882 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcom_tfv8hi3 },
    &operand_data[6978],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16942 */
  {
    "xop_pcom_tfv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3883 },
#else
    { 0, 0, output_3883 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcom_tfv4si3 },
    &operand_data[6982],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16942 */
  {
    "xop_pcom_tfv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3884 },
#else
    { 0, 0, output_3884 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcom_tfv2di3 },
    &operand_data[6986],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16961 */
  {
    "xop_vpermil2v8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermil2ps\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vpermil2v8sf3 },
    &operand_data[6990],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16961 */
  {
    "xop_vpermil2v4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermil2ps\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vpermil2v4sf3 },
    &operand_data[6995],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16961 */
  {
    "xop_vpermil2v4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermil2pd\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vpermil2v4df3 },
    &operand_data[7000],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16961 */
  {
    "xop_vpermil2v2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermil2pd\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vpermil2v2df3 },
    &operand_data[7005],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16977 */
  {
    "aesenc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3889 },
#else
    { 0, output_3889, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aesenc },
    &operand_data[4954],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16993 */
  {
    "aesenclast",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3890 },
#else
    { 0, output_3890, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aesenclast },
    &operand_data[4954],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17009 */
  {
    "aesdec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3891 },
#else
    { 0, output_3891, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aesdec },
    &operand_data[4954],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17025 */
  {
    "aesdeclast",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3892 },
#else
    { 0, output_3892, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aesdeclast },
    &operand_data[4954],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17041 */
  {
    "aesimc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vaesimc\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aesimc },
    &operand_data[7010],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17052 */
  {
    "aeskeygenassist",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vaeskeygenassist\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aeskeygenassist },
    &operand_data[7010],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17065 */
  {
    "pclmulqdq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3895 },
#else
    { 0, output_3895, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pclmulqdq },
    &operand_data[7013],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17101 */
  {
    "*avx_vzeroall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzeroall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7017],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17115 */
  {
    "avx_vzeroupper",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzeroupper",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vzeroupper },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv16si },
    &operand_data[7018],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv8di },
    &operand_data[7020],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %b1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv64qi },
    &operand_data[7022],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %b1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv32qi },
    &operand_data[7024],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %b1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv16qi },
    &operand_data[6902],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv32hi },
    &operand_data[7026],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv16hi },
    &operand_data[7028],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv8hi },
    &operand_data[6905],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv8si },
    &operand_data[7030],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv4si },
    &operand_data[6908],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv4di },
    &operand_data[7032],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17126 */
  {
    "avx2_pbroadcastv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv2di },
    &operand_data[2094],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17139 */
  {
    "avx2_pbroadcastv32qi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3910 },
#else
    { 0, output_3910, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv32qi_1 },
    &operand_data[7034],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17139 */
  {
    "avx2_pbroadcastv16hi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3911 },
#else
    { 0, output_3911, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv16hi_1 },
    &operand_data[7036],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17139 */
  {
    "avx2_pbroadcastv8si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3912 },
#else
    { 0, output_3912, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv8si_1 },
    &operand_data[7038],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17139 */
  {
    "avx2_pbroadcastv4di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3913 },
#else
    { 0, output_3913, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv4di_1 },
    &operand_data[7040],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx2_permvarv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv8si },
    &operand_data[7042],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx2_permvarv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermd\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv8si_mask },
    &operand_data[7042],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx2_permvarv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermps\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv8sf },
    &operand_data[7047],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx2_permvarv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermps\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv8sf_mask },
    &operand_data[7047],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx512f_permvarv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv16si },
    &operand_data[7052],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx512f_permvarv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermd\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv16si_mask },
    &operand_data[7052],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx512f_permvarv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermps\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv16sf },
    &operand_data[7057],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx512f_permvarv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermps\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv16sf_mask },
    &operand_data[7057],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx512f_permvarv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermq\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv8di },
    &operand_data[7062],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx512f_permvarv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermq\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv8di_mask },
    &operand_data[7062],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx512f_permvarv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermpd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv8df },
    &operand_data[7067],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx512f_permvarv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermpd\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv8df_mask },
    &operand_data[7067],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx2_permvarv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermq\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv4di },
    &operand_data[7072],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx2_permvarv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermq\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv4di_mask },
    &operand_data[7072],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx2_permvarv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermpd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv4df },
    &operand_data[7077],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17154 */
  {
    "avx2_permvarv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermpd\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv4df_mask },
    &operand_data[7077],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17166 */
  {
    "avx512bw_permvarv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_permvarv64qi },
    &operand_data[7082],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17166 */
  {
    "avx512bw_permvarv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_permvarv64qi_mask },
    &operand_data[7082],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17166 */
  {
    "avx512vl_permvarv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv16qi },
    &operand_data[7087],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17166 */
  {
    "avx512vl_permvarv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv16qi_mask },
    &operand_data[7087],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17166 */
  {
    "avx512vl_permvarv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv32qi },
    &operand_data[7092],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17166 */
  {
    "avx512vl_permvarv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv32qi_mask },
    &operand_data[7092],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17178 */
  {
    "avx512vl_permvarv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv8hi },
    &operand_data[7097],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17178 */
  {
    "avx512vl_permvarv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv8hi_mask },
    &operand_data[7097],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17178 */
  {
    "avx512vl_permvarv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv16hi },
    &operand_data[7102],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17178 */
  {
    "avx512vl_permvarv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv16hi_mask },
    &operand_data[7102],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17178 */
  {
    "avx512bw_permvarv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_permvarv32hi },
    &operand_data[7107],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17178 */
  {
    "avx512bw_permvarv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_permvarv32hi_mask },
    &operand_data[7107],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17223 */
  {
    "avx2_permv4di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3942 },
#else
    { 0, 0, output_3942 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4di_1 },
    &operand_data[7112],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17223 */
  {
    "avx2_permv4di_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3943 },
#else
    { 0, 0, output_3943 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4di_1_mask },
    &operand_data[7112],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17223 */
  {
    "avx2_permv4df_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3944 },
#else
    { 0, 0, output_3944 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4df_1 },
    &operand_data[7120],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17223 */
  {
    "avx2_permv4df_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3945 },
#else
    { 0, 0, output_3945 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4df_1_mask },
    &operand_data[7120],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17223 */
  {
    "avx512f_permv8di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3946 },
#else
    { 0, 0, output_3946 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8di_1 },
    &operand_data[7128],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17223 */
  {
    "avx512f_permv8di_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3947 },
#else
    { 0, 0, output_3947 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8di_1_mask },
    &operand_data[7128],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17223 */
  {
    "avx512f_permv8df_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3948 },
#else
    { 0, 0, output_3948 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8df_1 },
    &operand_data[7136],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17223 */
  {
    "avx512f_permv8df_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3949 },
#else
    { 0, 0, output_3949 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8df_1_mask },
    &operand_data[7136],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17245 */
  {
    "avx2_permv2ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vperm2i128\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv2ti },
    &operand_data[7144],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17258 */
  {
    "avx2_vec_dupv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vec_dupv4df },
    &operand_data[7148],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17270 */
  {
    "avx512f_vec_dupv16si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3952 },
#else
    { 0, output_3952, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16si_1 },
    &operand_data[1896],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17270 */
  {
    "avx512f_vec_dupv8di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3953 },
#else
    { 0, output_3953, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8di_1 },
    &operand_data[1908],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17270 */
  {
    "avx512bw_vec_dupv32hi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3954 },
#else
    { 0, output_3954, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv32hi_1 },
    &operand_data[1956],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17270 */
  {
    "avx512bw_vec_dupv64qi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3955 },
#else
    { 0, output_3955, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv64qi_1 },
    &operand_data[1944],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512f_vec_dupv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3956 },
#else
    { 0, 0, output_3956 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16si },
    &operand_data[7150],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512f_vec_dupv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3957 },
#else
    { 0, 0, output_3957 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16si_mask },
    &operand_data[7150],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3958 },
#else
    { 0, 0, output_3958 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8si },
    &operand_data[7154],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3959 },
#else
    { 0, 0, output_3959 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8si_mask },
    &operand_data[7154],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3960 },
#else
    { 0, 0, output_3960 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4si },
    &operand_data[2155],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3961 },
#else
    { 0, 0, output_3961 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4si_mask },
    &operand_data[2155],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512f_vec_dupv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3962 },
#else
    { 0, 0, output_3962 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8di },
    &operand_data[7158],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512f_vec_dupv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3963 },
#else
    { 0, 0, output_3963 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8di_mask },
    &operand_data[7158],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3964 },
#else
    { 0, 0, output_3964 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4di },
    &operand_data[7162],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3965 },
#else
    { 0, 0, output_3965 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4di_mask },
    &operand_data[7162],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3966 },
#else
    { 0, 0, output_3966 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv2di },
    &operand_data[2167],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3967 },
#else
    { 0, 0, output_3967 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv2di_mask },
    &operand_data[2167],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512f_vec_dupv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3968 },
#else
    { 0, 0, output_3968 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16sf },
    &operand_data[7166],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512f_vec_dupv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3969 },
#else
    { 0, 0, output_3969 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16sf_mask },
    &operand_data[7166],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3970 },
#else
    { 0, 0, output_3970 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8sf },
    &operand_data[7170],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3971 },
#else
    { 0, 0, output_3971 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8sf_mask },
    &operand_data[7170],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3972 },
#else
    { 0, 0, output_3972 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4sf },
    &operand_data[2107],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3973 },
#else
    { 0, 0, output_3973 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4sf_mask },
    &operand_data[2107],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512f_vec_dupv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3974 },
#else
    { 0, 0, output_3974 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8df },
    &operand_data[7174],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512f_vec_dupv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3975 },
#else
    { 0, 0, output_3975 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8df_mask },
    &operand_data[7174],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3976 },
#else
    { 0, 0, output_3976 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4df },
    &operand_data[7178],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3977 },
#else
    { 0, 0, output_3977 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4df_mask },
    &operand_data[7178],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3978 },
#else
    { 0, 0, output_3978 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv2df },
    &operand_data[2119],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17284 */
  {
    "avx512vl_vec_dupv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3979 },
#else
    { 0, 0, output_3979 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv2df_mask },
    &operand_data[2119],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512bw_vec_dupv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv64qi },
    &operand_data[7182],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512bw_vec_dupv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv64qi_mask },
    &operand_data[7182],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512vl_vec_dupv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv16qi },
    &operand_data[2127],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512vl_vec_dupv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv16qi_mask },
    &operand_data[2127],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512vl_vec_dupv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv32qi },
    &operand_data[7186],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512vl_vec_dupv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv32qi_mask },
    &operand_data[7186],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512bw_vec_dupv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv32hi },
    &operand_data[7190],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512bw_vec_dupv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv32hi_mask },
    &operand_data[7190],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512vl_vec_dupv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv16hi },
    &operand_data[7194],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512vl_vec_dupv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv16hi_mask },
    &operand_data[7194],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512vl_vec_dupv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8hi },
    &operand_data[2139],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17306 */
  {
    "avx512vl_vec_dupv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8hi_mask },
    &operand_data[2139],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17318 */
  {
    "*avx512f_broadcastv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3992 },
#else
    { 0, output_3992, 0 },
#endif
    { 0 },
    &operand_data[7198],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17318 */
  {
    "avx512f_broadcastv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3993 },
#else
    { 0, output_3993, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_broadcastv16sf_mask },
    &operand_data[7198],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17318 */
  {
    "*avx512f_broadcastv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3994 },
#else
    { 0, output_3994, 0 },
#endif
    { 0 },
    &operand_data[7202],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17318 */
  {
    "avx512f_broadcastv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3995 },
#else
    { 0, output_3995, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_broadcastv16si_mask },
    &operand_data[7202],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17330 */
  {
    "*avx512f_broadcastv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3996 },
#else
    { 0, output_3996, 0 },
#endif
    { 0 },
    &operand_data[7206],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17330 */
  {
    "avx512f_broadcastv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3997 },
#else
    { 0, output_3997, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_broadcastv8df_mask },
    &operand_data[7206],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17330 */
  {
    "*avx512f_broadcastv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3998 },
#else
    { 0, output_3998, 0 },
#endif
    { 0 },
    &operand_data[7210],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17330 */
  {
    "avx512f_broadcastv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3999 },
#else
    { 0, output_3999, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_broadcastv8di_mask },
    &operand_data[7210],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "*avx512bw_vec_dup_gprv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4000 },
#else
    { 0, output_4000, 0 },
#endif
    { 0 },
    &operand_data[7214],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "avx512bw_vec_dup_gprv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4001 },
#else
    { 0, output_4001, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dup_gprv64qi_mask },
    &operand_data[7214],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "*avx512vl_vec_dup_gprv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4002 },
#else
    { 0, output_4002, 0 },
#endif
    { 0 },
    &operand_data[7218],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "avx512vl_vec_dup_gprv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4003 },
#else
    { 0, output_4003, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv16qi_mask },
    &operand_data[7218],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "*avx512vl_vec_dup_gprv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4004 },
#else
    { 0, output_4004, 0 },
#endif
    { 0 },
    &operand_data[7222],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "avx512vl_vec_dup_gprv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4005 },
#else
    { 0, output_4005, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv32qi_mask },
    &operand_data[7222],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "*avx512bw_vec_dup_gprv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4006 },
#else
    { 0, output_4006, 0 },
#endif
    { 0 },
    &operand_data[7226],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "avx512bw_vec_dup_gprv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4007 },
#else
    { 0, output_4007, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dup_gprv32hi_mask },
    &operand_data[7226],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "*avx512vl_vec_dup_gprv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4008 },
#else
    { 0, output_4008, 0 },
#endif
    { 0 },
    &operand_data[7230],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "avx512vl_vec_dup_gprv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4009 },
#else
    { 0, output_4009, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv16hi_mask },
    &operand_data[7230],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "*avx512vl_vec_dup_gprv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4010 },
#else
    { 0, output_4010, 0 },
#endif
    { 0 },
    &operand_data[7234],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17342 */
  {
    "avx512vl_vec_dup_gprv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4011 },
#else
    { 0, output_4011, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv8hi_mask },
    &operand_data[7234],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512f_vec_dup_gprv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7238],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512f_vec_dup_gprv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dup_gprv16si_mask },
    &operand_data[7238],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512vl_vec_dup_gprv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7242],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512vl_vec_dup_gprv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv8si_mask },
    &operand_data[7242],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512vl_vec_dup_gprv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7246],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512vl_vec_dup_gprv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv4si_mask },
    &operand_data[7246],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512f_vec_dup_gprv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7250],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512f_vec_dup_gprv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dup_gprv8di_mask },
    &operand_data[7250],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512vl_vec_dup_gprv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7254],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512vl_vec_dup_gprv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv4di_mask },
    &operand_data[7254],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512vl_vec_dup_gprv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7258],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512vl_vec_dup_gprv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv2di_mask },
    &operand_data[7258],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512f_vec_dup_gprv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7262],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512f_vec_dup_gprv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dup_gprv16sf_mask },
    &operand_data[7262],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512vl_vec_dup_gprv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7266],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512vl_vec_dup_gprv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv8sf_mask },
    &operand_data[7266],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512vl_vec_dup_gprv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7270],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512vl_vec_dup_gprv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv4sf_mask },
    &operand_data[7270],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512f_vec_dup_gprv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7274],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512f_vec_dup_gprv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dup_gprv8df_mask },
    &operand_data[7274],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512vl_vec_dup_gprv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7278],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512vl_vec_dup_gprv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv4df_mask },
    &operand_data[7278],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "*avx512vl_vec_dup_gprv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7282],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17354 */
  {
    "avx512vl_vec_dup_gprv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv2df_mask },
    &operand_data[7282],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17369 */
  {
    "vec_dupv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4036 },
#else
    { 0, output_4036, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv4sf },
    &operand_data[7286],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17385 */
  {
    "*vec_dupv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4037 },
#else
    { 0, output_4037, 0 },
#endif
    { 0 },
    &operand_data[7288],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17401 */
  {
    "*vec_dupv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4038 },
#else
    { 0, output_4038, 0 },
#endif
    { 0 },
    &operand_data[7290],
    2,
    2,
    0,
    4,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17416 */
  {
    "avx2_vbroadcasti128_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti128\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vbroadcasti128_v32qi },
    &operand_data[7292],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17416 */
  {
    "avx2_vbroadcasti128_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti128\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vbroadcasti128_v16hi },
    &operand_data[7294],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17416 */
  {
    "avx2_vbroadcasti128_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti128\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vbroadcasti128_v8si },
    &operand_data[7296],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17416 */
  {
    "avx2_vbroadcasti128_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti128\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vbroadcasti128_v4di },
    &operand_data[7298],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17435 */
  {
    "*vec_dupv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4043 },
#else
    { 0, output_4043, 0 },
#endif
    { 0 },
    &operand_data[7300],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17435 */
  {
    "*vec_dupv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4044 },
#else
    { 0, output_4044, 0 },
#endif
    { 0 },
    &operand_data[7302],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17435 */
  {
    "*vec_dupv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4045 },
#else
    { 0, output_4045, 0 },
#endif
    { 0 },
    &operand_data[7304],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17435 */
  {
    "*vec_dupv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4046 },
#else
    { 0, output_4046, 0 },
#endif
    { 0 },
    &operand_data[7306],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17435 */
  {
    "*vec_dupv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4047 },
#else
    { 0, output_4047, 0 },
#endif
    { 0 },
    &operand_data[7308],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17435 */
  {
    "*vec_dupv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4048 },
#else
    { 0, output_4048, 0 },
#endif
    { 0 },
    &operand_data[7310],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17450 */
  {
    "vec_dupv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4049 },
#else
    { 0, output_4049, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv8si },
    &operand_data[7312],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17450 */
  {
    "vec_dupv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4050 },
#else
    { 0, output_4050, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv8sf },
    &operand_data[7314],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17450 */
  {
    "vec_dupv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4051 },
#else
    { 0, output_4051, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv4di },
    &operand_data[7316],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17450 */
  {
    "vec_dupv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4052 },
#else
    { 0, output_4052, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv4df },
    &operand_data[7318],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17501 */
  {
    "avx_vbroadcastf128_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4053 },
#else
    { 0, output_4053, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v32qi },
    &operand_data[7320],
    2,
    2,
    1,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17501 */
  {
    "avx_vbroadcastf128_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4054 },
#else
    { 0, output_4054, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v16hi },
    &operand_data[7322],
    2,
    2,
    1,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17501 */
  {
    "avx_vbroadcastf128_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4055 },
#else
    { 0, output_4055, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v8si },
    &operand_data[7324],
    2,
    2,
    1,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17501 */
  {
    "avx_vbroadcastf128_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4056 },
#else
    { 0, output_4056, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v4di },
    &operand_data[7326],
    2,
    2,
    1,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17501 */
  {
    "avx_vbroadcastf128_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4057 },
#else
    { 0, output_4057, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v8sf },
    &operand_data[7328],
    2,
    2,
    1,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17501 */
  {
    "avx_vbroadcastf128_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4058 },
#else
    { 0, output_4058, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v4df },
    &operand_data[7330],
    2,
    2,
    1,
    3,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17529 */
  {
    "*avx512dq_broadcastv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7150],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17529 */
  {
    "avx512dq_broadcastv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv16si_mask },
    &operand_data[7150],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17529 */
  {
    "*avx512dq_broadcastv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7154],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17529 */
  {
    "avx512dq_broadcastv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv8si_mask },
    &operand_data[7154],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17529 */
  {
    "*avx512dq_broadcastv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2155],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17529 */
  {
    "avx512dq_broadcastv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv4si_mask },
    &operand_data[2155],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17529 */
  {
    "*avx512dq_broadcastv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastf32x2\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7166],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17529 */
  {
    "avx512dq_broadcastv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastf32x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv16sf_mask },
    &operand_data[7166],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17529 */
  {
    "*avx512dq_broadcastv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastf32x2\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7170],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17529 */
  {
    "avx512dq_broadcastv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastf32x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv8sf_mask },
    &operand_data[7170],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17542 */
  {
    "*avx512vl_broadcastv8si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4069 },
#else
    { 0, output_4069, 0 },
#endif
    { 0 },
    &operand_data[7332],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17542 */
  {
    "avx512vl_broadcastv8si_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4070 },
#else
    { 0, output_4070, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_broadcastv8si_mask_1 },
    &operand_data[7332],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17542 */
  {
    "*avx512vl_broadcastv8sf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4071 },
#else
    { 0, output_4071, 0 },
#endif
    { 0 },
    &operand_data[7336],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17542 */
  {
    "avx512vl_broadcastv8sf_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4072 },
#else
    { 0, output_4072, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_broadcastv8sf_mask_1 },
    &operand_data[7336],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17555 */
  {
    "*avx512dq_broadcastv16sf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4073 },
#else
    { 0, output_4073, 0 },
#endif
    { 0 },
    &operand_data[7340],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17555 */
  {
    "avx512dq_broadcastv16sf_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4074 },
#else
    { 0, output_4074, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv16sf_mask_1 },
    &operand_data[7340],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17555 */
  {
    "*avx512dq_broadcastv16si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4075 },
#else
    { 0, output_4075, 0 },
#endif
    { 0 },
    &operand_data[7344],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17555 */
  {
    "avx512dq_broadcastv16si_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4076 },
#else
    { 0, output_4076, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv16si_mask_1 },
    &operand_data[7344],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17572 */
  {
    "*avx512dq_broadcastv8di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4077 },
#else
    { 0, output_4077, 0 },
#endif
    { 0 },
    &operand_data[7348],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17572 */
  {
    "avx512dq_broadcastv8di_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4078 },
#else
    { 0, output_4078, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv8di_mask_1 },
    &operand_data[7348],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17572 */
  {
    "*avx512dq_broadcastv8df_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4079 },
#else
    { 0, output_4079, 0 },
#endif
    { 0 },
    &operand_data[7352],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17572 */
  {
    "avx512dq_broadcastv8df_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4080 },
#else
    { 0, output_4080, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv8df_mask_1 },
    &operand_data[7352],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17572 */
  {
    "*avx512dq_broadcastv4di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4081 },
#else
    { 0, output_4081, 0 },
#endif
    { 0 },
    &operand_data[7356],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17572 */
  {
    "avx512dq_broadcastv4di_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4082 },
#else
    { 0, output_4082, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv4di_mask_1 },
    &operand_data[7356],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17572 */
  {
    "*avx512dq_broadcastv4df_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4083 },
#else
    { 0, output_4083, 0 },
#endif
    { 0 },
    &operand_data[7360],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17572 */
  {
    "avx512dq_broadcastv4df_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4084 },
#else
    { 0, output_4084, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv4df_mask_1 },
    &operand_data[7360],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17585 */
  {
    "avx512cd_maskb_vec_dupv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmb2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskb_vec_dupv8di },
    &operand_data[3867],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17585 */
  {
    "avx512cd_maskb_vec_dupv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmb2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskb_vec_dupv4di },
    &operand_data[3871],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17585 */
  {
    "avx512cd_maskb_vec_dupv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmb2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskb_vec_dupv2di },
    &operand_data[3875],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17596 */
  {
    "avx512cd_maskw_vec_dupv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmw2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskw_vec_dupv16si },
    &operand_data[3855],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17596 */
  {
    "avx512cd_maskw_vec_dupv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmw2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskw_vec_dupv8si },
    &operand_data[7364],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17596 */
  {
    "avx512cd_maskw_vec_dupv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmw2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskw_vec_dupv4si },
    &operand_data[7366],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17610 */
  {
    "*avx_vperm_broadcast_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4091 },
#else
    { 0, 0, output_4091 },
#endif
    { 0 },
    &operand_data[7368],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17638 */
  {
    "*avx_vperm_broadcast_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7372],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17638 */
  {
    "*avx_vperm_broadcast_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7376],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx512f_vpermilpv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4094 },
#else
    { 0, 0, output_4094 },
#endif
    { 0 },
    &operand_data[7380],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx512f_vpermilpv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4095 },
#else
    { 0, 0, output_4095 },
#endif
    { 0 },
    &operand_data[7380],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx_vpermilpv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4096 },
#else
    { 0, 0, output_4096 },
#endif
    { 0 },
    &operand_data[7386],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx_vpermilpv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4097 },
#else
    { 0, 0, output_4097 },
#endif
    { 0 },
    &operand_data[7386],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx_vpermilpv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4098 },
#else
    { 0, 0, output_4098 },
#endif
    { 0 },
    &operand_data[7392],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx_vpermilpv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4099 },
#else
    { 0, 0, output_4099 },
#endif
    { 0 },
    &operand_data[7392],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx512f_vpermilpv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4100 },
#else
    { 0, 0, output_4100 },
#endif
    { 0 },
    &operand_data[7398],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx512f_vpermilpv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4101 },
#else
    { 0, 0, output_4101 },
#endif
    { 0 },
    &operand_data[7398],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx_vpermilpv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4102 },
#else
    { 0, 0, output_4102 },
#endif
    { 0 },
    &operand_data[7404],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx_vpermilpv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4103 },
#else
    { 0, 0, output_4103 },
#endif
    { 0 },
    &operand_data[7404],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx_vpermilpv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4104 },
#else
    { 0, 0, output_4104 },
#endif
    { 0 },
    &operand_data[7410],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17725 */
  {
    "*avx_vpermilpv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4105 },
#else
    { 0, 0, output_4105 },
#endif
    { 0 },
    &operand_data[7410],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx512f_vpermilvarv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilvarv16sf3 },
    &operand_data[7416],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx512f_vpermilvarv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilvarv16sf3_mask },
    &operand_data[7416],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx_vpermilvarv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv8sf3 },
    &operand_data[7421],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx_vpermilvarv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv8sf3_mask },
    &operand_data[7421],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx_vpermilvarv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv4sf3 },
    &operand_data[7426],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx_vpermilvarv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv4sf3_mask },
    &operand_data[7426],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx512f_vpermilvarv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilvarv8df3 },
    &operand_data[7431],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx512f_vpermilvarv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilvarv8df3_mask },
    &operand_data[7431],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx_vpermilvarv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv4df3 },
    &operand_data[7436],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx_vpermilvarv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv4df3_mask },
    &operand_data[7436],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx_vpermilvarv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv2df3 },
    &operand_data[7441],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17744 */
  {
    "avx_vpermilvarv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv2df3_mask },
    &operand_data[7441],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512f_vpermi2varv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16si3 },
    &operand_data[7446],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512f_vpermi2varv16si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16si3_maskz_1 },
    &operand_data[7446],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512f_vpermi2varv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16sf3 },
    &operand_data[7452],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512f_vpermi2varv16sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16sf3_maskz_1 },
    &operand_data[7452],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512f_vpermi2varv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8di3 },
    &operand_data[7458],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512f_vpermi2varv8di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8di3_maskz_1 },
    &operand_data[7458],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512f_vpermi2varv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8df3 },
    &operand_data[7464],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512f_vpermi2varv8df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8df3_maskz_1 },
    &operand_data[7464],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8si3 },
    &operand_data[7470],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv8si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8si3_maskz_1 },
    &operand_data[7470],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8sf3 },
    &operand_data[7476],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv8sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8sf3_maskz_1 },
    &operand_data[7476],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4di3 },
    &operand_data[7482],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv4di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4di3_maskz_1 },
    &operand_data[7482],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4df3 },
    &operand_data[7488],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv4df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4df3_maskz_1 },
    &operand_data[7488],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4si3 },
    &operand_data[7494],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv4si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4si3_maskz_1 },
    &operand_data[7494],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4sf3 },
    &operand_data[7500],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv4sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4sf3_maskz_1 },
    &operand_data[7500],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2di3 },
    &operand_data[7506],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv2di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2di3_maskz_1 },
    &operand_data[7506],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2df3 },
    &operand_data[7512],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17800 */
  {
    "avx512vl_vpermi2varv2df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2df3_maskz_1 },
    &operand_data[7512],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17813 */
  {
    "avx512bw_vpermi2varv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv64qi3 },
    &operand_data[7518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17813 */
  {
    "avx512bw_vpermi2varv64qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv64qi3_maskz_1 },
    &operand_data[7518],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17813 */
  {
    "avx512vl_vpermi2varv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16qi3 },
    &operand_data[7524],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17813 */
  {
    "avx512vl_vpermi2varv16qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16qi3_maskz_1 },
    &operand_data[7524],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17813 */
  {
    "avx512vl_vpermi2varv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv32qi3 },
    &operand_data[7530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17813 */
  {
    "avx512vl_vpermi2varv32qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv32qi3_maskz_1 },
    &operand_data[7530],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17826 */
  {
    "avx512vl_vpermi2varv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8hi3 },
    &operand_data[7536],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17826 */
  {
    "avx512vl_vpermi2varv8hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8hi3_maskz_1 },
    &operand_data[7536],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17826 */
  {
    "avx512vl_vpermi2varv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16hi3 },
    &operand_data[7542],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17826 */
  {
    "avx512vl_vpermi2varv16hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16hi3_maskz_1 },
    &operand_data[7542],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17826 */
  {
    "avx512bw_vpermi2varv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv32hi3 },
    &operand_data[7548],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17826 */
  {
    "avx512bw_vpermi2varv32hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv32hi3_maskz_1 },
    &operand_data[7548],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512f_vpermi2varv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16si3_mask },
    &operand_data[7554],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512f_vpermi2varv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16sf3_mask },
    &operand_data[7559],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512f_vpermi2varv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8di3_mask },
    &operand_data[7564],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512f_vpermi2varv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8df3_mask },
    &operand_data[7569],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512vl_vpermi2varv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8si3_mask },
    &operand_data[7574],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512vl_vpermi2varv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8sf3_mask },
    &operand_data[7579],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512vl_vpermi2varv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4di3_mask },
    &operand_data[7584],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512vl_vpermi2varv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4df3_mask },
    &operand_data[7589],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512vl_vpermi2varv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4si3_mask },
    &operand_data[7594],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512vl_vpermi2varv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4sf3_mask },
    &operand_data[7599],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512vl_vpermi2varv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2di3_mask },
    &operand_data[7604],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17839 */
  {
    "avx512vl_vpermi2varv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2df3_mask },
    &operand_data[7609],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17855 */
  {
    "avx512bw_vpermi2varv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv64qi3_mask },
    &operand_data[7614],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17855 */
  {
    "avx512vl_vpermi2varv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16qi3_mask },
    &operand_data[7619],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17855 */
  {
    "avx512vl_vpermi2varv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv32qi3_mask },
    &operand_data[7624],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17871 */
  {
    "avx512vl_vpermi2varv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8hi3_mask },
    &operand_data[7629],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17871 */
  {
    "avx512vl_vpermi2varv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16hi3_mask },
    &operand_data[7634],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17871 */
  {
    "avx512bw_vpermi2varv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv32hi3_mask },
    &operand_data[7639],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512f_vpermt2varv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16si3 },
    &operand_data[7446],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512f_vpermt2varv16si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16si3_maskz_1 },
    &operand_data[7446],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512f_vpermt2varv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16sf3 },
    &operand_data[7644],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512f_vpermt2varv16sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16sf3_maskz_1 },
    &operand_data[7644],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512f_vpermt2varv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8di3 },
    &operand_data[7458],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512f_vpermt2varv8di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8di3_maskz_1 },
    &operand_data[7458],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512f_vpermt2varv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8df3 },
    &operand_data[7650],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512f_vpermt2varv8df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8df3_maskz_1 },
    &operand_data[7650],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8si3 },
    &operand_data[7470],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv8si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8si3_maskz_1 },
    &operand_data[7470],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8sf3 },
    &operand_data[7656],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv8sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8sf3_maskz_1 },
    &operand_data[7656],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4di3 },
    &operand_data[7482],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv4di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4di3_maskz_1 },
    &operand_data[7482],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4df3 },
    &operand_data[7662],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv4df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4df3_maskz_1 },
    &operand_data[7662],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4si3 },
    &operand_data[7494],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv4si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4si3_maskz_1 },
    &operand_data[7494],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4sf3 },
    &operand_data[7668],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv4sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4sf3_maskz_1 },
    &operand_data[7668],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2di3 },
    &operand_data[7506],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv2di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2di3_maskz_1 },
    &operand_data[7506],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2df3 },
    &operand_data[7674],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17929 */
  {
    "avx512vl_vpermt2varv2df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2df3_maskz_1 },
    &operand_data[7674],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17942 */
  {
    "avx512bw_vpermt2varv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv64qi3 },
    &operand_data[7518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17942 */
  {
    "avx512bw_vpermt2varv64qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv64qi3_maskz_1 },
    &operand_data[7518],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17942 */
  {
    "avx512vl_vpermt2varv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16qi3 },
    &operand_data[7524],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17942 */
  {
    "avx512vl_vpermt2varv16qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16qi3_maskz_1 },
    &operand_data[7524],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17942 */
  {
    "avx512vl_vpermt2varv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv32qi3 },
    &operand_data[7530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17942 */
  {
    "avx512vl_vpermt2varv32qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv32qi3_maskz_1 },
    &operand_data[7530],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17955 */
  {
    "avx512vl_vpermt2varv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8hi3 },
    &operand_data[7536],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17955 */
  {
    "avx512vl_vpermt2varv8hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8hi3_maskz_1 },
    &operand_data[7536],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17955 */
  {
    "avx512vl_vpermt2varv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16hi3 },
    &operand_data[7542],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17955 */
  {
    "avx512vl_vpermt2varv16hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16hi3_maskz_1 },
    &operand_data[7542],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17955 */
  {
    "avx512bw_vpermt2varv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv32hi3 },
    &operand_data[7548],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17955 */
  {
    "avx512bw_vpermt2varv32hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv32hi3_maskz_1 },
    &operand_data[7548],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512f_vpermt2varv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16si3_mask },
    &operand_data[7554],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512f_vpermt2varv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16sf3_mask },
    &operand_data[7680],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512f_vpermt2varv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8di3_mask },
    &operand_data[7564],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512f_vpermt2varv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8df3_mask },
    &operand_data[7685],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512vl_vpermt2varv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8si3_mask },
    &operand_data[7574],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512vl_vpermt2varv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8sf3_mask },
    &operand_data[7690],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512vl_vpermt2varv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4di3_mask },
    &operand_data[7584],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512vl_vpermt2varv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4df3_mask },
    &operand_data[7695],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512vl_vpermt2varv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4si3_mask },
    &operand_data[7594],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512vl_vpermt2varv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4sf3_mask },
    &operand_data[7700],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512vl_vpermt2varv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2di3_mask },
    &operand_data[7604],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17968 */
  {
    "avx512vl_vpermt2varv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2df3_mask },
    &operand_data[7705],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17984 */
  {
    "avx512bw_vpermt2varv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv64qi3_mask },
    &operand_data[7614],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17984 */
  {
    "avx512vl_vpermt2varv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16qi3_mask },
    &operand_data[7619],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17984 */
  {
    "avx512vl_vpermt2varv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv32qi3_mask },
    &operand_data[7624],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18000 */
  {
    "avx512vl_vpermt2varv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8hi3_mask },
    &operand_data[7629],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18000 */
  {
    "avx512vl_vpermt2varv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16hi3_mask },
    &operand_data[7634],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18000 */
  {
    "avx512bw_vpermt2varv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv32hi3_mask },
    &operand_data[7639],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18053 */
  {
    "*avx_vperm2f128v8si_full",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vperm2%~128\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6520],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18053 */
  {
    "*avx_vperm2f128v8sf_full",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vperm2f128\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7710],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18053 */
  {
    "*avx_vperm2f128v4df_full",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vperm2f128\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7714],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18068 */
  {
    "*avx_vperm2f128v8si_nozero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4229 },
#else
    { 0, 0, output_4229 },
#endif
    { 0 },
    &operand_data[7718],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18068 */
  {
    "*avx_vperm2f128v8sf_nozero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4230 },
#else
    { 0, 0, output_4230 },
#endif
    { 0 },
    &operand_data[7723],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18068 */
  {
    "*avx_vperm2f128v4df_nozero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4231 },
#else
    { 0, 0, output_4231 },
#endif
    { 0 },
    &operand_data[7728],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18093 */
  {
    "*ssse3_palignrv16qi_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4232 },
#else
    { 0, 0, output_4232 },
#endif
    { 0 },
    &operand_data[7733],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18093 */
  {
    "*ssse3_palignrv8hi_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4233 },
#else
    { 0, 0, output_4233 },
#endif
    { 0 },
    &operand_data[7737],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18093 */
  {
    "*ssse3_palignrv4si_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4234 },
#else
    { 0, 0, output_4234 },
#endif
    { 0 },
    &operand_data[7741],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18093 */
  {
    "*ssse3_palignrv2di_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4235 },
#else
    { 0, 0, output_4235 },
#endif
    { 0 },
    &operand_data[7745],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18093 */
  {
    "*ssse3_palignrv4sf_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4236 },
#else
    { 0, 0, output_4236 },
#endif
    { 0 },
    &operand_data[7749],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18093 */
  {
    "*ssse3_palignrv2df_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4237 },
#else
    { 0, 0, output_4237 },
#endif
    { 0 },
    &operand_data[7753],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18175 */
  {
    "vec_set_lo_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4238 },
#else
    { 0, 0, output_4238 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v4di },
    &operand_data[7757],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18175 */
  {
    "vec_set_lo_v4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4239 },
#else
    { 0, 0, output_4239 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v4di_mask },
    &operand_data[7757],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18175 */
  {
    "vec_set_lo_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4240 },
#else
    { 0, 0, output_4240 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v4df },
    &operand_data[7762],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18175 */
  {
    "vec_set_lo_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4241 },
#else
    { 0, 0, output_4241 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v4df_mask },
    &operand_data[7762],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18195 */
  {
    "vec_set_hi_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4242 },
#else
    { 0, 0, output_4242 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v4di },
    &operand_data[7757],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18195 */
  {
    "vec_set_hi_v4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4243 },
#else
    { 0, 0, output_4243 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v4di_mask },
    &operand_data[7757],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18195 */
  {
    "vec_set_hi_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4244 },
#else
    { 0, 0, output_4244 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v4df },
    &operand_data[7762],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18195 */
  {
    "vec_set_hi_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4245 },
#else
    { 0, 0, output_4245 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v4df_mask },
    &operand_data[7762],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18215 */
  {
    "vec_set_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4246 },
#else
    { 0, 0, output_4246 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8si },
    &operand_data[7767],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18215 */
  {
    "vec_set_lo_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4247 },
#else
    { 0, 0, output_4247 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8si_mask },
    &operand_data[7767],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18215 */
  {
    "vec_set_lo_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4248 },
#else
    { 0, 0, output_4248 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8sf },
    &operand_data[7772],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18215 */
  {
    "vec_set_lo_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4249 },
#else
    { 0, 0, output_4249 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8sf_mask },
    &operand_data[7772],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18236 */
  {
    "vec_set_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4250 },
#else
    { 0, 0, output_4250 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8si },
    &operand_data[7767],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18236 */
  {
    "vec_set_hi_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4251 },
#else
    { 0, 0, output_4251 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8si_mask },
    &operand_data[7767],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18236 */
  {
    "vec_set_hi_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4252 },
#else
    { 0, 0, output_4252 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8sf },
    &operand_data[7772],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18236 */
  {
    "vec_set_hi_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4253 },
#else
    { 0, 0, output_4253 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8sf_mask },
    &operand_data[7772],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18257 */
  {
    "vec_set_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v16hi },
    &operand_data[7777],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18275 */
  {
    "vec_set_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v16hi },
    &operand_data[7777],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18293 */
  {
    "vec_set_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v32qi },
    &operand_data[7780],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18315 */
  {
    "vec_set_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v32qi },
    &operand_data[7780],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18337 */
  {
    "avx_maskloadps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovps\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskloadps },
    &operand_data[7783],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18337 */
  {
    "avx_maskloadpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovpd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskloadpd },
    &operand_data[7786],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18337 */
  {
    "avx_maskloadps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovps\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskloadps256 },
    &operand_data[7789],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18337 */
  {
    "avx_maskloadpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovpd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskloadpd256 },
    &operand_data[7792],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18337 */
  {
    "avx2_maskloadd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskloadd },
    &operand_data[7795],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18337 */
  {
    "avx2_maskloadq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovq\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskloadq },
    &operand_data[7798],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18337 */
  {
    "avx2_maskloadd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskloadd256 },
    &operand_data[7801],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18337 */
  {
    "avx2_maskloadq256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovq\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskloadq256 },
    &operand_data[7804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18351 */
  {
    "avx_maskstoreps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskstoreps },
    &operand_data[7807],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18351 */
  {
    "avx_maskstorepd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskstorepd },
    &operand_data[7810],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18351 */
  {
    "avx_maskstoreps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskstoreps256 },
    &operand_data[7813],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18351 */
  {
    "avx_maskstorepd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskstorepd256 },
    &operand_data[7816],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18351 */
  {
    "avx2_maskstored",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskstored },
    &operand_data[7819],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18351 */
  {
    "avx2_maskstoreq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskstoreq },
    &operand_data[7822],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18351 */
  {
    "avx2_maskstored256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskstored256 },
    &operand_data[7825],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18351 */
  {
    "avx2_maskstoreq256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskstoreq256 },
    &operand_data[7828],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18432 */
  {
    "avx_si256_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_si256_si },
    &operand_data[7831],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18432 */
  {
    "avx_ps256_ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ps256_ps },
    &operand_data[7833],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18432 */
  {
    "avx_pd256_pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_pd256_pd },
    &operand_data[7835],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx2_ashrvv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv4si },
    &operand_data[1976],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx2_ashrvv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv4si_mask },
    &operand_data[5605],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx2_ashrvv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv8si },
    &operand_data[1972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx2_ashrvv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv8si_mask },
    &operand_data[5600],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx512f_ashrvv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashrvv16si },
    &operand_data[1968],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx512f_ashrvv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashrvv16si_mask },
    &operand_data[5595],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx2_ashrvv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv2di },
    &operand_data[1988],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx2_ashrvv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv2di_mask },
    &operand_data[5464],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx2_ashrvv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv4di },
    &operand_data[1984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx2_ashrvv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv4di_mask },
    &operand_data[4939],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx512f_ashrvv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashrvv8di },
    &operand_data[1980],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18470 */
  {
    "avx512f_ashrvv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashrvv8di_mask },
    &operand_data[4944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18481 */
  {
    "avx512vl_ashrvv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashrvv8hi },
    &operand_data[2036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18481 */
  {
    "avx512vl_ashrvv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashrvv8hi_mask },
    &operand_data[5665],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18481 */
  {
    "avx512vl_ashrvv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashrvv16hi },
    &operand_data[2032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18481 */
  {
    "avx512vl_ashrvv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashrvv16hi_mask },
    &operand_data[5660],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18481 */
  {
    "avx512bw_ashrvv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ashrvv32hi },
    &operand_data[2028],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18481 */
  {
    "avx512bw_ashrvv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ashrvv32hi_mask },
    &operand_data[5655],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx512f_ashlvv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashlvv16si },
    &operand_data[1968],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx512f_ashlvv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashlvv16si_mask },
    &operand_data[5595],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx512f_lshrvv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_lshrvv16si },
    &operand_data[1968],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx512f_lshrvv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_lshrvv16si_mask },
    &operand_data[5595],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_ashlvv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv8si },
    &operand_data[1972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_ashlvv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv8si_mask },
    &operand_data[5600],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_lshrvv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv8si },
    &operand_data[1972],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_lshrvv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv8si_mask },
    &operand_data[5600],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_ashlvv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv4si },
    &operand_data[1976],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_ashlvv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv4si_mask },
    &operand_data[5605],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_lshrvv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv4si },
    &operand_data[1976],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_lshrvv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv4si_mask },
    &operand_data[5605],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx512f_ashlvv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashlvv8di },
    &operand_data[1980],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx512f_ashlvv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashlvv8di_mask },
    &operand_data[4944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx512f_lshrvv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_lshrvv8di },
    &operand_data[1980],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx512f_lshrvv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_lshrvv8di_mask },
    &operand_data[4944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_ashlvv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv4di },
    &operand_data[1984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_ashlvv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv4di_mask },
    &operand_data[4939],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_lshrvv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv4di },
    &operand_data[1984],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_lshrvv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv4di_mask },
    &operand_data[4939],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_ashlvv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv2di },
    &operand_data[1988],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_ashlvv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv2di_mask },
    &operand_data[5464],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_lshrvv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv2di },
    &operand_data[1988],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18492 */
  {
    "avx2_lshrvv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv2di_mask },
    &operand_data[5464],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512vl_ashlvv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashlvv8hi },
    &operand_data[2036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512vl_ashlvv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashlvv8hi_mask },
    &operand_data[5665],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512vl_lshrvv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_lshrvv8hi },
    &operand_data[2036],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512vl_lshrvv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_lshrvv8hi_mask },
    &operand_data[5665],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512vl_ashlvv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashlvv16hi },
    &operand_data[2032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512vl_ashlvv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashlvv16hi_mask },
    &operand_data[5660],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512vl_lshrvv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_lshrvv16hi },
    &operand_data[2032],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512vl_lshrvv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_lshrvv16hi_mask },
    &operand_data[5660],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512bw_ashlvv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ashlvv32hi },
    &operand_data[2028],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512bw_ashlvv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ashlvv32hi_mask },
    &operand_data[5655],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512bw_lshrvv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_lshrvv32hi },
    &operand_data[2028],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18503 */
  {
    "avx512bw_lshrvv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_lshrvv32hi_mask },
    &operand_data[5655],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4331 },
#else
    { 0, 0, output_4331 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv32qi },
    &operand_data[7837],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4332 },
#else
    { 0, 0, output_4332 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv16hi },
    &operand_data[7840],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4333 },
#else
    { 0, 0, output_4333 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv8si },
    &operand_data[7843],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4334 },
#else
    { 0, 0, output_4334 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv4di },
    &operand_data[7846],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4335 },
#else
    { 0, 0, output_4335 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv8sf },
    &operand_data[7849],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4336 },
#else
    { 0, 0, output_4336 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv4df },
    &operand_data[7852],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4337 },
#else
    { 0, 0, output_4337 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv64qi },
    &operand_data[7855],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4338 },
#else
    { 0, 0, output_4338 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv32hi },
    &operand_data[7858],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4339 },
#else
    { 0, 0, output_4339 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv16si },
    &operand_data[7861],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4340 },
#else
    { 0, 0, output_4340 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv8di },
    &operand_data[7864],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4341 },
#else
    { 0, 0, output_4341 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv16sf },
    &operand_data[7867],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18514 */
  {
    "avx_vec_concatv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4342 },
#else
    { 0, 0, output_4342 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv8df },
    &operand_data[7870],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18553 */
  {
    "vcvtph2ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtph2ps },
    &operand_data[7873],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18553 */
  {
    "vcvtph2ps_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtph2ps_mask },
    &operand_data[7873],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18566 */
  {
    "*vcvtph2ps_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7877],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18566 */
  {
    "*vcvtph2ps_load_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7877],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18576 */
  {
    "vcvtph2ps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtph2ps256 },
    &operand_data[7881],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18576 */
  {
    "vcvtph2ps256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtph2ps256_mask },
    &operand_data[7881],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18587 */
  {
    "*avx512f_vcvtph2ps512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7885],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18587 */
  {
    "*avx512f_vcvtph2ps512_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7887],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18587 */
  {
    "avx512f_vcvtph2ps512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtph2ps512_mask },
    &operand_data[7890],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18587 */
  {
    "avx512f_vcvtph2ps512_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtph2ps512_mask_round },
    &operand_data[7894],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18621 */
  {
    "*vcvtps2ph",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7899],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18621 */
  {
    "*vcvtps2ph_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7899],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18634 */
  {
    "*vcvtps2ph_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7905],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18645 */
  {
    "vcvtps2ph256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtps2ph256 },
    &operand_data[7908],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18645 */
  {
    "vcvtps2ph256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtps2ph256_mask },
    &operand_data[7908],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18657 */
  {
    "*avx512f_vcvtps2ph512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7913],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18657 */
  {
    "avx512f_vcvtps2ph512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtps2ph512_mask },
    &operand_data[7913],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7918],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7926],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7934],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7942],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7950],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7958],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7966],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7974],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7982],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7990],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7998],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8006],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8014],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8022],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8030],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18711 */
  {
    "*avx2_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8038],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8046],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8053],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8060],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8067],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8074],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8081],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8088],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8095],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8102],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8109],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8116],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8123],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8130],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8137],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8144],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18731 */
  {
    "*avx2_gathersiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8151],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8158],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8166],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8174],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8182],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8190],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8198],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8206],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8214],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8222],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8230],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8238],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8246],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8254],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8262],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8270],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18772 */
  {
    "*avx2_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8278],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4408 },
#else
    { 0, 0, output_4408 },
#endif
    { 0 },
    &operand_data[8286],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4409 },
#else
    { 0, 0, output_4409 },
#endif
    { 0 },
    &operand_data[8293],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4410 },
#else
    { 0, 0, output_4410 },
#endif
    { 0 },
    &operand_data[8300],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4411 },
#else
    { 0, 0, output_4411 },
#endif
    { 0 },
    &operand_data[8307],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4412 },
#else
    { 0, 0, output_4412 },
#endif
    { 0 },
    &operand_data[8314],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4413 },
#else
    { 0, 0, output_4413 },
#endif
    { 0 },
    &operand_data[8321],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4414 },
#else
    { 0, 0, output_4414 },
#endif
    { 0 },
    &operand_data[8328],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4415 },
#else
    { 0, 0, output_4415 },
#endif
    { 0 },
    &operand_data[8335],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4416 },
#else
    { 0, 0, output_4416 },
#endif
    { 0 },
    &operand_data[8342],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4417 },
#else
    { 0, 0, output_4417 },
#endif
    { 0 },
    &operand_data[8349],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4418 },
#else
    { 0, 0, output_4418 },
#endif
    { 0 },
    &operand_data[8356],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4419 },
#else
    { 0, 0, output_4419 },
#endif
    { 0 },
    &operand_data[8363],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4420 },
#else
    { 0, 0, output_4420 },
#endif
    { 0 },
    &operand_data[8370],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4421 },
#else
    { 0, 0, output_4421 },
#endif
    { 0 },
    &operand_data[8377],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4422 },
#else
    { 0, 0, output_4422 },
#endif
    { 0 },
    &operand_data[8384],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18792 */
  {
    "*avx2_gatherdiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4423 },
#else
    { 0, 0, output_4423 },
#endif
    { 0 },
    &operand_data[8391],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18816 */
  {
    "*avx2_gatherdiv8si_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %0|%0, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8398],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18816 */
  {
    "*avx2_gatherdiv8si_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %0|%0, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8406],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18816 */
  {
    "*avx2_gatherdiv8sf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %0|%0, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8414],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18816 */
  {
    "*avx2_gatherdiv8sf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %0|%0, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8422],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18839 */
  {
    "*avx2_gatherdiv8si_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%4, %6, %0|%0, %6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8430],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18839 */
  {
    "*avx2_gatherdiv8si_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%4, %6, %0|%0, %6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8437],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18839 */
  {
    "*avx2_gatherdiv8sf_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%4, %6, %0|%0, %6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8444],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18839 */
  {
    "*avx2_gatherdiv8sf_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%4, %6, %0|%0, %6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8451],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8458],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8466],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8474],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8482],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8490],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8498],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8506],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8514],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8522],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8530],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8538],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8546],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8554],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8562],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8570],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8578],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8586],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8594],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8602],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8610],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8618],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8626],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8634],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8642],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv16si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8650],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv16si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8657],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv16sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8664],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv16sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8671],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv8di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8678],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv8di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8685],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv8df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8692],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv8df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8699],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8706],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8713],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8720],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8727],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8734],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8741],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8748],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8755],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8762],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8769],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8776],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8783],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8790],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8797],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8804],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18900 */
  {
    "*avx512f_gathersiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8811],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8818],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8826],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8834],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8842],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8850],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8858],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8866],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8874],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8882],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8890],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8898],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8906],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8914],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8922],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8930],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8938],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8946],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8954],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8962],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8970],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8978],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8986],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8994],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18939 */
  {
    "*avx512f_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9002],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv16si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4504 },
#else
    { 0, 0, output_4504 },
#endif
    { 0 },
    &operand_data[9010],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv16si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4505 },
#else
    { 0, 0, output_4505 },
#endif
    { 0 },
    &operand_data[9017],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv16sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4506 },
#else
    { 0, 0, output_4506 },
#endif
    { 0 },
    &operand_data[9024],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv16sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4507 },
#else
    { 0, 0, output_4507 },
#endif
    { 0 },
    &operand_data[9031],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv8di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4508 },
#else
    { 0, 0, output_4508 },
#endif
    { 0 },
    &operand_data[9038],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv8di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4509 },
#else
    { 0, 0, output_4509 },
#endif
    { 0 },
    &operand_data[9045],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv8df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4510 },
#else
    { 0, 0, output_4510 },
#endif
    { 0 },
    &operand_data[9052],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv8df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4511 },
#else
    { 0, 0, output_4511 },
#endif
    { 0 },
    &operand_data[9059],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4512 },
#else
    { 0, 0, output_4512 },
#endif
    { 0 },
    &operand_data[9066],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4513 },
#else
    { 0, 0, output_4513 },
#endif
    { 0 },
    &operand_data[9073],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4514 },
#else
    { 0, 0, output_4514 },
#endif
    { 0 },
    &operand_data[9080],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4515 },
#else
    { 0, 0, output_4515 },
#endif
    { 0 },
    &operand_data[9087],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4516 },
#else
    { 0, 0, output_4516 },
#endif
    { 0 },
    &operand_data[9094],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4517 },
#else
    { 0, 0, output_4517 },
#endif
    { 0 },
    &operand_data[9101],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4518 },
#else
    { 0, 0, output_4518 },
#endif
    { 0 },
    &operand_data[9108],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4519 },
#else
    { 0, 0, output_4519 },
#endif
    { 0 },
    &operand_data[9115],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4520 },
#else
    { 0, 0, output_4520 },
#endif
    { 0 },
    &operand_data[9122],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4521 },
#else
    { 0, 0, output_4521 },
#endif
    { 0 },
    &operand_data[9129],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4522 },
#else
    { 0, 0, output_4522 },
#endif
    { 0 },
    &operand_data[9136],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4523 },
#else
    { 0, 0, output_4523 },
#endif
    { 0 },
    &operand_data[9143],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4524 },
#else
    { 0, 0, output_4524 },
#endif
    { 0 },
    &operand_data[9150],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4525 },
#else
    { 0, 0, output_4525 },
#endif
    { 0 },
    &operand_data[9157],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4526 },
#else
    { 0, 0, output_4526 },
#endif
    { 0 },
    &operand_data[9164],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18958 */
  {
    "*avx512f_gatherdiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4527 },
#else
    { 0, 0, output_4527 },
#endif
    { 0 },
    &operand_data[9171],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9178],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9185],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9192],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9199],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9206],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9213],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9220],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9227],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9234],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9241],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9248],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9255],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9262],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9269],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9276],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9283],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9290],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9297],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9304],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9311],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9318],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9325],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9332],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19004 */
  {
    "*avx512f_scattersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9339],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9346],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9353],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9360],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9367],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9374],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9381],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9388],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9395],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9402],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9409],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9416],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9423],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9430],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9437],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9444],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9451],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9458],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9465],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9472],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9479],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9486],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9493],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9500],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19040 */
  {
    "*avx512f_scatterdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9507],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512f_compressv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressv16si_mask },
    &operand_data[9514],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512f_compressv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressv16sf_mask },
    &operand_data[4380],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512f_compressv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressv8di_mask },
    &operand_data[9518],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512f_compressv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressv8df_mask },
    &operand_data[4422],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512vl_compressv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv8si_mask },
    &operand_data[9522],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512vl_compressv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv8sf_mask },
    &operand_data[4394],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512vl_compressv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv4di_mask },
    &operand_data[9526],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512vl_compressv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv4df_mask },
    &operand_data[4436],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512vl_compressv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv4si_mask },
    &operand_data[9530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512vl_compressv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv4sf_mask },
    &operand_data[4408],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512vl_compressv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv2di_mask },
    &operand_data[9534],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19058 */
  {
    "avx512vl_compressv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv2df_mask },
    &operand_data[4450],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512f_compressstorev16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressstorev16si_mask },
    &operand_data[9538],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512f_compressstorev16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressstorev16sf_mask },
    &operand_data[9541],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512f_compressstorev8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressstorev8di_mask },
    &operand_data[9544],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512f_compressstorev8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressstorev8df_mask },
    &operand_data[9547],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512vl_compressstorev8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev8si_mask },
    &operand_data[9550],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512vl_compressstorev8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev8sf_mask },
    &operand_data[9553],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512vl_compressstorev4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev4di_mask },
    &operand_data[9556],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512vl_compressstorev4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev4df_mask },
    &operand_data[9559],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512vl_compressstorev4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev4si_mask },
    &operand_data[9562],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512vl_compressstorev4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev4sf_mask },
    &operand_data[9565],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512vl_compressstorev2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev2di_mask },
    &operand_data[9568],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19071 */
  {
    "avx512vl_compressstorev2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev2df_mask },
    &operand_data[9571],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512f_expandv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv16si_mask },
    &operand_data[1896],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512f_expandv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv16sf_mask },
    &operand_data[1920],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512f_expandv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv8di_mask },
    &operand_data[1908],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512f_expandv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv8df_mask },
    &operand_data[1932],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512vl_expandv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv8si_mask },
    &operand_data[1900],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512vl_expandv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv8sf_mask },
    &operand_data[1924],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512vl_expandv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4di_mask },
    &operand_data[1912],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512vl_expandv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4df_mask },
    &operand_data[1936],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512vl_expandv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4si_mask },
    &operand_data[1904],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512vl_expandv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4sf_mask },
    &operand_data[1928],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512vl_expandv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv2di_mask },
    &operand_data[1916],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19095 */
  {
    "avx512vl_expandv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv2df_mask },
    &operand_data[1940],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv16sf },
    &operand_data[9574],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv16sf_round },
    &operand_data[9578],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv16sf_mask },
    &operand_data[9583],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %r6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%r6, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv16sf_mask_round },
    &operand_data[9589],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8sf },
    &operand_data[9596],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8sf_mask },
    &operand_data[9596],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv4sf },
    &operand_data[9602],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv4sf_mask },
    &operand_data[9602],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8df },
    &operand_data[9608],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8df_round },
    &operand_data[9612],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8df_mask },
    &operand_data[9617],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %r6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%r6, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8df_mask_round },
    &operand_data[9623],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv4df },
    &operand_data[9630],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv4df_mask },
    &operand_data[9630],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv2df },
    &operand_data[9636],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19109 */
  {
    "avx512dq_rangepv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv2df_mask },
    &operand_data[9636],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19122 */
  {
    "avx512dq_rangesv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangess\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangesv4sf },
    &operand_data[9602],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19122 */
  {
    "avx512dq_rangesv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangess\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangesv4sf_round },
    &operand_data[9642],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19122 */
  {
    "avx512dq_rangesv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangesd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangesv2df },
    &operand_data[9636],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19122 */
  {
    "avx512dq_rangesv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangesd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangesv2df_round },
    &operand_data[9647],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv16sf },
    &operand_data[9652],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv16sf_mask },
    &operand_data[9652],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv8sf },
    &operand_data[9656],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv8sf_mask },
    &operand_data[9656],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv4sf },
    &operand_data[9660],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv4sf_mask },
    &operand_data[9660],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv8df },
    &operand_data[9664],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv8df_mask },
    &operand_data[9664],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv4df },
    &operand_data[9668],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv4df_mask },
    &operand_data[9668],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv2df },
    &operand_data[9672],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19138 */
  {
    "avx512dq_fpclassv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv2df_mask },
    &operand_data[9672],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19151 */
  {
    "avx512dq_vmfpclassv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassss\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vmfpclassv4sf },
    &operand_data[9660],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19151 */
  {
    "avx512dq_vmfpclassv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasssd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vmfpclassv2df },
    &operand_data[9672],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512f_getmantv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv16sf },
    &operand_data[9676],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512f_getmantv16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv16sf_round },
    &operand_data[9679],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512f_getmantv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv16sf_mask },
    &operand_data[9683],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512f_getmantv16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv16sf_mask_round },
    &operand_data[9688],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv8sf },
    &operand_data[9694],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv8sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv8sf_round },
    &operand_data[9697],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv8sf_mask },
    &operand_data[9701],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv8sf_mask_round },
    &operand_data[9706],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4sf },
    &operand_data[9712],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4sf_round },
    &operand_data[9715],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4sf_mask },
    &operand_data[9719],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4sf_mask_round },
    &operand_data[9724],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512f_getmantv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv8df },
    &operand_data[9730],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512f_getmantv8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv8df_round },
    &operand_data[9733],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512f_getmantv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv8df_mask },
    &operand_data[9737],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512f_getmantv8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv8df_mask_round },
    &operand_data[9742],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4df },
    &operand_data[9748],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv4df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4df_round },
    &operand_data[9751],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4df_mask },
    &operand_data[9755],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4df_mask_round },
    &operand_data[9760],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv2df },
    &operand_data[9766],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv2df_round },
    &operand_data[9769],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv2df_mask },
    &operand_data[9773],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19166 */
  {
    "avx512vl_getmantv2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv2df_mask_round },
    &operand_data[9778],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19177 */
  {
    "avx512f_vgetmantv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vgetmantv4sf },
    &operand_data[9602],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19177 */
  {
    "avx512f_vgetmantv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantss\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vgetmantv4sf_round },
    &operand_data[9642],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19177 */
  {
    "avx512f_vgetmantv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vgetmantv2df },
    &operand_data[9636],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19177 */
  {
    "avx512f_vgetmantv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantsd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vgetmantv2df_round },
    &operand_data[9647],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19194 */
  {
    "*avx512bw_dbpsadbwv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9784],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19194 */
  {
    "avx512bw_dbpsadbwv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_dbpsadbwv8hi_mask },
    &operand_data[9784],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19194 */
  {
    "*avx512bw_dbpsadbwv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9790],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19194 */
  {
    "avx512bw_dbpsadbwv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_dbpsadbwv16hi_mask },
    &operand_data[9790],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19194 */
  {
    "*avx512bw_dbpsadbwv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9796],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19194 */
  {
    "avx512bw_dbpsadbwv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_dbpsadbwv32hi_mask },
    &operand_data[9796],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv16si2 },
    &operand_data[2147],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv16si2_mask },
    &operand_data[2147],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8si2 },
    &operand_data[2151],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8si2_mask },
    &operand_data[2151],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4si2 },
    &operand_data[2155],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4si2_mask },
    &operand_data[2155],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8di2 },
    &operand_data[2159],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8di2_mask },
    &operand_data[2159],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4di2 },
    &operand_data[2163],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4di2_mask },
    &operand_data[2163],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv2di2 },
    &operand_data[2167],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19209 */
  {
    "clzv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv2di2_mask },
    &operand_data[2167],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "*conflictv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2147],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "conflictv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv16si_mask },
    &operand_data[2147],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "*conflictv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2151],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "conflictv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv8si_mask },
    &operand_data[2151],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "*conflictv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2155],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "conflictv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv4si_mask },
    &operand_data[2155],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "*conflictv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2159],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "conflictv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv8di_mask },
    &operand_data[2159],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "*conflictv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2163],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "conflictv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv4di_mask },
    &operand_data[2163],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "*conflictv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2167],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19219 */
  {
    "conflictv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv2di_mask },
    &operand_data[2167],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19230 */
  {
    "sha1msg1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1msg1\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha1msg1 },
    &operand_data[9802],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19241 */
  {
    "sha1msg2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1msg2\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha1msg2 },
    &operand_data[9802],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19252 */
  {
    "sha1nexte",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1nexte\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha1nexte },
    &operand_data[9802],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19263 */
  {
    "sha1rnds4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1rnds4\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha1rnds4 },
    &operand_data[9802],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19276 */
  {
    "sha256msg1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256msg1\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha256msg1 },
    &operand_data[9802],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19287 */
  {
    "sha256msg2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256msg2\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha256msg2 },
    &operand_data[9802],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19298 */
  {
    "sha256rnds2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256rnds2\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha256rnds2 },
    &operand_data[9806],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19311 */
  {
    "avx512f_si512_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_si512_si },
    &operand_data[9810],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19311 */
  {
    "avx512f_ps512_ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ps512_ps },
    &operand_data[9812],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19311 */
  {
    "avx512f_pd512_pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_pd512_pd },
    &operand_data[9814],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19331 */
  {
    "avx512f_si512_256si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_si512_256si },
    &operand_data[9816],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19331 */
  {
    "avx512f_ps512_256ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ps512_256ps },
    &operand_data[9818],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19331 */
  {
    "avx512f_pd512_256pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_pd512_256pd },
    &operand_data[9820],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52luqv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv8di },
    &operand_data[4314],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52luqv8di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv8di_maskz_1 },
    &operand_data[9822],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52huqv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv8di },
    &operand_data[4314],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52huqv8di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv8di_maskz_1 },
    &operand_data[9822],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52luqv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv4di },
    &operand_data[4321],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52luqv4di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv4di_maskz_1 },
    &operand_data[9828],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52huqv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv4di },
    &operand_data[4321],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52huqv4di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv4di_maskz_1 },
    &operand_data[9828],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52luqv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv2di },
    &operand_data[4328],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52luqv2di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv2di_maskz_1 },
    &operand_data[9834],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52huqv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv2di },
    &operand_data[4328],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19386 */
  {
    "vpamdd52huqv2di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv2di_maskz_1 },
    &operand_data[9834],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19399 */
  {
    "vpamdd52luqv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv8di_mask },
    &operand_data[9840],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19399 */
  {
    "vpamdd52huqv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv8di_mask },
    &operand_data[9840],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19399 */
  {
    "vpamdd52luqv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv4di_mask },
    &operand_data[9845],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19399 */
  {
    "vpamdd52huqv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv4di_mask },
    &operand_data[9845],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19399 */
  {
    "vpamdd52luqv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv2di_mask },
    &operand_data[9850],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19399 */
  {
    "vpamdd52huqv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv2di_mask },
    &operand_data[9850],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19415 */
  {
    "vpmultishiftqbv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv64qi },
    &operand_data[2016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19415 */
  {
    "vpmultishiftqbv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv64qi_mask },
    &operand_data[5640],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19415 */
  {
    "vpmultishiftqbv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv16qi },
    &operand_data[2020],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19415 */
  {
    "vpmultishiftqbv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv16qi_mask },
    &operand_data[5645],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19415 */
  {
    "vpmultishiftqbv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv32qi },
    &operand_data[2024],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19415 */
  {
    "vpmultishiftqbv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv32qi_mask },
    &operand_data[5650],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:48 */
  {
    "*sse2_lfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1122],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:67 */
  {
    "*sse_sfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1122],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:86 */
  {
    "mfence_sse2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mfence_sse2 },
    &operand_data[1122],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:96 */
  {
    "mfence_nosse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} or{l}\t{$0, (%%esp)|DWORD PTR [esp], 0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mfence_nosse },
    &operand_data[1122],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:174 */
  {
    "atomic_loaddi_fpu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loaddi_fpu },
    &operand_data[9855],
    3,
    4,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:254 */
  {
    "atomic_storeqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K2mov{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storeqi_1 },
    &operand_data[9859],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:254 */
  {
    "atomic_storehi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K2mov{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storehi_1 },
    &operand_data[9862],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:254 */
  {
    "atomic_storesi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K2mov{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storesi_1 },
    &operand_data[9865],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:262 */
  {
    "atomic_storedi_fpu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storedi_fpu },
    &operand_data[9868],
    3,
    4,
    0,
    3,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:306 */
  {
    "loaddi_via_fpu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_loaddi_via_fpu },
    &operand_data[9872],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:316 */
  {
    "storedi_via_fpu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4751 },
#else
    { 0, 0, output_4751 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storedi_via_fpu },
    &operand_data[9874],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:392 */
  {
    "atomic_compare_and_swapdi_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K5cmpxchg8b\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapdi_doubleword },
    &operand_data[9876],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:408 */
  {
    "atomic_compare_and_swapqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K4cmpxchg{b}\t{%3, %1|%1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapqi_1 },
    &operand_data[9882],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:408 */
  {
    "atomic_compare_and_swaphi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K4cmpxchg{w}\t{%3, %1|%1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swaphi_1 },
    &operand_data[9887],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:408 */
  {
    "atomic_compare_and_swapsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K4cmpxchg{l}\t{%3, %1|%1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapsi_1 },
    &operand_data[9892],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:426 */
  {
    "atomic_fetch_addqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K3xadd{b}\t{%0, %1|%1, %0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addqi },
    &operand_data[9897],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:426 */
  {
    "atomic_fetch_addhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K3xadd{w}\t{%0, %1|%1, %0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addhi },
    &operand_data[9901],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:426 */
  {
    "atomic_fetch_addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K3xadd{l}\t{%0, %1|%1, %0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addsi },
    &operand_data[9905],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:470 */
  {
    "*atomic_fetch_add_cmpqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4759 },
#else
    { 0, 0, output_4759 },
#endif
    { 0 },
    &operand_data[9909],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:470 */
  {
    "*atomic_fetch_add_cmphi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4760 },
#else
    { 0, 0, output_4760 },
#endif
    { 0 },
    &operand_data[9913],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:470 */
  {
    "*atomic_fetch_add_cmpsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4761 },
#else
    { 0, 0, output_4761 },
#endif
    { 0 },
    &operand_data[9917],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:503 */
  {
    "atomic_exchangeqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K3xchg{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangeqi },
    &operand_data[9921],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:503 */
  {
    "atomic_exchangehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K3xchg{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangehi },
    &operand_data[9925],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:503 */
  {
    "atomic_exchangesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K3xchg{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangesi },
    &operand_data[9929],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:514 */
  {
    "atomic_addqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4765 },
#else
    { 0, 0, output_4765 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addqi },
    &operand_data[9933],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:514 */
  {
    "atomic_addhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4766 },
#else
    { 0, 0, output_4766 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addhi },
    &operand_data[9936],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:514 */
  {
    "atomic_addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4767 },
#else
    { 0, 0, output_4767 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addsi },
    &operand_data[9939],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:541 */
  {
    "atomic_subqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4768 },
#else
    { 0, 0, output_4768 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subqi },
    &operand_data[9933],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:541 */
  {
    "atomic_subhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4769 },
#else
    { 0, 0, output_4769 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subhi },
    &operand_data[9936],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:541 */
  {
    "atomic_subsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4770 },
#else
    { 0, 0, output_4770 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subsi },
    &operand_data[9939],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:568 */
  {
    "atomic_andqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2and{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andqi },
    &operand_data[9933],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:568 */
  {
    "atomic_orqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2or{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orqi },
    &operand_data[9933],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:568 */
  {
    "atomic_xorqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2xor{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorqi },
    &operand_data[9933],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:568 */
  {
    "atomic_andhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2and{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andhi },
    &operand_data[9936],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:568 */
  {
    "atomic_orhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2or{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orhi },
    &operand_data[9936],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:568 */
  {
    "atomic_xorhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2xor{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorhi },
    &operand_data[9936],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:568 */
  {
    "atomic_andsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2and{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andsi },
    &operand_data[9939],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:568 */
  {
    "atomic_orsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2or{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orsi },
    &operand_data[9939],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:568 */
  {
    "atomic_xorsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2xor{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorsi },
    &operand_data[9939],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1207 */
  {
    "cbranchqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchqi4 },
    &operand_data[9942],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1207 */
  {
    "cbranchhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchhi4 },
    &operand_data[9946],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1207 */
  {
    "cbranchsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsi4 },
    &operand_data[9950],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1207 */
  {
    "cbranchdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchdi4 },
    &operand_data[9954],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1225 */
  {
    "cstoreqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoreqi4 },
    &operand_data[9958],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1225 */
  {
    "cstorehi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstorehi4 },
    &operand_data[9962],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1225 */
  {
    "cstoresi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi4 },
    &operand_data[9966],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1241 */
  {
    "cmpsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpsi_1 },
    &operand_data[9951],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1309 */
  {
    "cmpqi_ext_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpqi_ext_3 },
    &operand_data[9970],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1358 */
  {
    "cbranchxf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchxf4 },
    &operand_data[9972],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1375 */
  {
    "cstorexf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstorexf4 },
    &operand_data[9976],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1390 */
  {
    "cbranchsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsf4 },
    &operand_data[9980],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1390 */
  {
    "cbranchdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchdf4 },
    &operand_data[9984],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1407 */
  {
    "cstoresf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresf4 },
    &operand_data[9988],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1407 */
  {
    "cstoredf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoredf4 },
    &operand_data[9992],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1422 */
  {
    "cbranchcc4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchcc4 },
    &operand_data[9996],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1436 */
  {
    "cstorecc4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstorecc4 },
    &operand_data[10000],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1911 */
  {
    "movxi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movxi },
    &operand_data[10004],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1917 */
  {
    "movoi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movoi },
    &operand_data[10006],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1923 */
  {
    "movti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movti },
    &operand_data[10008],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1939 */
  {
    "movcdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movcdi },
    &operand_data[10010],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1951 */
  {
    "movqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movqi },
    &operand_data[9943],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1951 */
  {
    "movhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhi },
    &operand_data[9947],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1951 */
  {
    "movsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsi },
    &operand_data[10012],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:1951 */
  {
    "movdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdi },
    &operand_data[10014],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2705 */
  {
    "movstrictqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movstrictqi },
    &operand_data[10016],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2705 */
  {
    "movstricthi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movstricthi },
    &operand_data[10018],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2741 */
  {
    "extvhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extvhi },
    &operand_data[10020],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2741 */
  {
    "extvsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extvsi },
    &operand_data[10024],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2793 */
  {
    "extzvhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extzvhi },
    &operand_data[10020],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2793 */
  {
    "extzvsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extzvsi },
    &operand_data[10024],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2849 */
  {
    "insvhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insvhi },
    &operand_data[10028],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:2849 */
  {
    "insvsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insvsi },
    &operand_data[10032],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3075 */
  {
    "movtf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movtf },
    &operand_data[10036],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3081 */
  {
    "movsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsf },
    &operand_data[10038],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3081 */
  {
    "movdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdf },
    &operand_data[10040],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3081 */
  {
    "movxf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movxf },
    &operand_data[10042],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3663 */
  {
    "zero_extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendsidi2 },
    &operand_data[10044],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3783 */
  {
    "zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqisi2 },
    &operand_data[10046],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3783 */
  {
    "zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendhisi2 },
    &operand_data[10048],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3831 */
  {
    "zero_extendqihi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqihi2 },
    &operand_data[10050],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:3919 */
  {
    "extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsidi2 },
    &operand_data[981],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4181 */
  {
    "extendsfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsfdf2 },
    &operand_data[10052],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4308 */
  {
    "extendsfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsfxf2 },
    &operand_data[10054],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4308 */
  {
    "extenddfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extenddfxf2 },
    &operand_data[10056],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4345 */
  {
    "truncdfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncdfsf2 },
    &operand_data[10058],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4423 */
  {
    "truncdfsf2_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncdfsf2_with_temp },
    &operand_data[10060],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4532 */
  {
    "truncxfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfsf2 },
    &operand_data[10063],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4532 */
  {
    "truncxfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfdf2 },
    &operand_data[10065],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4617 */
  {
    "fix_truncxfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncxfdi2 },
    &operand_data[1392],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4630 */
  {
    "fix_truncsfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsfdi2 },
    &operand_data[10067],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4630 */
  {
    "fix_truncdfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdfdi2 },
    &operand_data[10069],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4654 */
  {
    "fix_truncxfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncxfsi2 },
    &operand_data[1423],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4667 */
  {
    "fix_truncsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsfsi2 },
    &operand_data[10071],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4667 */
  {
    "fix_truncdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdfsi2 },
    &operand_data[10073],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4691 */
  {
    "fix_truncsfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsfhi2 },
    &operand_data[10075],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4691 */
  {
    "fix_truncdfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdfhi2 },
    &operand_data[10077],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4691 */
  {
    "fix_truncxfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncxfhi2 },
    &operand_data[1421],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4707 */
  {
    "fixuns_truncsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncsfsi2 },
    &operand_data[10079],
    2,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4707 */
  {
    "fixuns_truncdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncdfsi2 },
    &operand_data[10084],
    2,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4752 */
  {
    "fixuns_truncsfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncsfhi2 },
    &operand_data[10089],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:4752 */
  {
    "fixuns_truncdfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncdfhi2 },
    &operand_data[10091],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5059 */
  {
    "floatsisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsisf2 },
    &operand_data[10072],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5059 */
  {
    "floatsidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsidf2 },
    &operand_data[10070],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5298 */
  {
    "floatunsqisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsqisf2 },
    &operand_data[10093],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5298 */
  {
    "floatunshisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunshisf2 },
    &operand_data[10076],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5298 */
  {
    "floatunsqidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsqidf2 },
    &operand_data[10095],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5298 */
  {
    "floatunshidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunshidf2 },
    &operand_data[10074],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5333 */
  {
    "floatunssisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunssisf2 },
    &operand_data[10097],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5333 */
  {
    "floatunssidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunssidf2 },
    &operand_data[10101],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5333 */
  {
    "floatunssixf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunssixf2 },
    &operand_data[10105],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5423 */
  {
    "addqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqi3 },
    &operand_data[10109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5423 */
  {
    "addhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addhi3 },
    &operand_data[10112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5423 */
  {
    "addsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3 },
    &operand_data[10115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:5423 */
  {
    "adddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adddi3 },
    &operand_data[10118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6135 */
  {
    "addvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addvqi4 },
    &operand_data[10121],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6135 */
  {
    "addvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addvhi4 },
    &operand_data[10125],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6135 */
  {
    "addvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addvsi4 },
    &operand_data[10129],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6202 */
  {
    "uaddvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uaddvqi4 },
    &operand_data[10121],
    4,
    4,
    3,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6202 */
  {
    "uaddvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uaddvhi4 },
    &operand_data[10125],
    4,
    4,
    3,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6202 */
  {
    "uaddvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uaddvsi4 },
    &operand_data[10129],
    4,
    4,
    3,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6362 */
  {
    "subqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subqi3 },
    &operand_data[10109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6362 */
  {
    "subhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subhi3 },
    &operand_data[10112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6362 */
  {
    "subsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3 },
    &operand_data[10115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6362 */
  {
    "subdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subdi3 },
    &operand_data[10118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6463 */
  {
    "subvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvqi4 },
    &operand_data[10121],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6463 */
  {
    "subvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvhi4 },
    &operand_data[10125],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6463 */
  {
    "subvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvsi4 },
    &operand_data[10129],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6530 */
  {
    "usubvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usubvqi4 },
    &operand_data[10121],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6530 */
  {
    "usubvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usubvhi4 },
    &operand_data[10125],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6530 */
  {
    "usubvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usubvsi4 },
    &operand_data[10129],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6683 */
  {
    "addqi3_cconly_overflow",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqi3_cconly_overflow },
    &operand_data[10133],
    2,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6778 */
  {
    "addxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addxf3 },
    &operand_data[10136],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6778 */
  {
    "subxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subxf3 },
    &operand_data[10136],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6785 */
  {
    "addsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsf3 },
    &operand_data[10139],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6785 */
  {
    "subsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsf3 },
    &operand_data[10139],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6785 */
  {
    "adddf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adddf3 },
    &operand_data[10142],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6785 */
  {
    "subdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subdf3 },
    &operand_data[10142],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6795 */
  {
    "mulhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulhi3 },
    &operand_data[10145],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6795 */
  {
    "mulsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsi3 },
    &operand_data[10148],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6802 */
  {
    "mulqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulqi3 },
    &operand_data[10151],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6920 */
  {
    "mulvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulvhi4 },
    &operand_data[10154],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:6920 */
  {
    "mulvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulvsi4 },
    &operand_data[10158],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7044 */
  {
    "umulvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulvhi4 },
    &operand_data[10162],
    4,
    5,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7044 */
  {
    "umulvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulvsi4 },
    &operand_data[10167],
    4,
    5,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7092 */
  {
    "mulvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulvqi4 },
    &operand_data[10172],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7092 */
  {
    "umulvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulvqi4 },
    &operand_data[10172],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7137 */
  {
    "mulsidi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsidi3 },
    &operand_data[10176],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7137 */
  {
    "umulsidi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulsidi3 },
    &operand_data[10176],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7146 */
  {
    "mulqihi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulqihi3 },
    &operand_data[10179],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7146 */
  {
    "umulqihi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulqihi3 },
    &operand_data[10179],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7266 */
  {
    "smulsi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulsi3_highpart },
    &operand_data[10182],
    3,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7266 */
  {
    "umulsi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulsi3_highpart },
    &operand_data[10182],
    3,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7356 */
  {
    "mulxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulxf3 },
    &operand_data[10136],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7362 */
  {
    "mulsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsf3 },
    &operand_data[10139],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7362 */
  {
    "muldf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_muldf3 },
    &operand_data[10142],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7373 */
  {
    "divxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divxf3 },
    &operand_data[10136],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7379 */
  {
    "divdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divdf3 },
    &operand_data[10142],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7386 */
  {
    "divsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divsf3 },
    &operand_data[10139],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7407 */
  {
    "divmodhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divmodhi4 },
    &operand_data[10186],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7407 */
  {
    "divmodsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divmodsi4 },
    &operand_data[10190],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7518 */
  {
    "divmodqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divmodqi4 },
    &operand_data[10194],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7580 */
  {
    "udivmodhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivmodhi4 },
    &operand_data[10186],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7580 */
  {
    "udivmodsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivmodsi4 },
    &operand_data[10190],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7690 */
  {
    "udivmodqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivmodqi4 },
    &operand_data[10194],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7771 */
  {
    "testsi_ccno_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_testsi_ccno_1 },
    &operand_data[10198],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7778 */
  {
    "testqi_ccz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_testqi_ccz_1 },
    &operand_data[10200],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:7851 */
  {
    "testqi_ext_ccno_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_testqi_ext_ccno_0 },
    &operand_data[10202],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8071 */
  {
    "andqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andqi3 },
    &operand_data[10109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8071 */
  {
    "andhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andhi3 },
    &operand_data[10112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8071 */
  {
    "andsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi3 },
    &operand_data[10204],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8071 */
  {
    "anddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_anddi3 },
    &operand_data[10207],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8670 */
  {
    "iorqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorqi3 },
    &operand_data[10109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8670 */
  {
    "xorqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorqi3 },
    &operand_data[10109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8670 */
  {
    "iorhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorhi3 },
    &operand_data[10112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8670 */
  {
    "xorhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorhi3 },
    &operand_data[10112],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8670 */
  {
    "iorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorsi3 },
    &operand_data[10115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8670 */
  {
    "xorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorsi3 },
    &operand_data[10115],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8670 */
  {
    "iordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iordi3 },
    &operand_data[10118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:8670 */
  {
    "xordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xordi3 },
    &operand_data[10118],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9090 */
  {
    "xorqi_cc_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorqi_cc_ext_1 },
    &operand_data[10210],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9139 */
  {
    "negqi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negqi2 },
    &operand_data[10109],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9139 */
  {
    "neghi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neghi2 },
    &operand_data[10112],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9139 */
  {
    "negsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negsi2 },
    &operand_data[10115],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9139 */
  {
    "negdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negdi2 },
    &operand_data[10118],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9225 */
  {
    "negvqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negvqi3 },
    &operand_data[10213],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9225 */
  {
    "negvhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negvhi3 },
    &operand_data[10216],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9225 */
  {
    "negvsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negvsi3 },
    &operand_data[10219],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9256 */
  {
    "abssf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_abssf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9256 */
  {
    "negsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negsf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9256 */
  {
    "absdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absdf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9256 */
  {
    "negdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negdf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9256 */
  {
    "absxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absxf2 },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9256 */
  {
    "negxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negxf2 },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9285 */
  {
    "abstf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_abstf2 },
    &operand_data[10222],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9285 */
  {
    "negtf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negtf2 },
    &operand_data[10222],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9467 */
  {
    "copysignsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignsf3 },
    &operand_data[10224],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9467 */
  {
    "copysigndf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigndf3 },
    &operand_data[10227],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9467 */
  {
    "copysigntf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigntf3 },
    &operand_data[10230],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9519 */
  {
    "one_cmplqi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplqi2 },
    &operand_data[10109],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9519 */
  {
    "one_cmplhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplhi2 },
    &operand_data[10112],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9519 */
  {
    "one_cmplsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplsi2 },
    &operand_data[10115],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9670 */
  {
    "ashlqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlqi3 },
    &operand_data[10233],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9670 */
  {
    "ashlhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlhi3 },
    &operand_data[10236],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9670 */
  {
    "ashlsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlsi3 },
    &operand_data[10239],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9670 */
  {
    "ashldi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashldi3 },
    &operand_data[10242],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9744 */
  {
    "x86_shiftsi_adj_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_shiftsi_adj_1 },
    &operand_data[10245],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:9760 */
  {
    "x86_shiftsi_adj_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_shiftsi_adj_2 },
    &operand_data[10245],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10284 */
  {
    "lshrqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrqi3 },
    &operand_data[10233],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10284 */
  {
    "ashrqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrqi3 },
    &operand_data[10233],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10284 */
  {
    "lshrhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrhi3 },
    &operand_data[10236],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10284 */
  {
    "ashrhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrhi3 },
    &operand_data[10236],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10284 */
  {
    "lshrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrsi3 },
    &operand_data[10239],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10284 */
  {
    "ashrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrsi3 },
    &operand_data[10239],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10284 */
  {
    "lshrdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrdi3 },
    &operand_data[10249],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10284 */
  {
    "ashrdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrdi3 },
    &operand_data[10249],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10423 */
  {
    "x86_shiftsi_adj_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_shiftsi_adj_3 },
    &operand_data[10245],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10722 */
  {
    "rotldi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotldi3 },
    &operand_data[10249],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10722 */
  {
    "rotrdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrdi3 },
    &operand_data[10249],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10739 */
  {
    "rotlqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlqi3 },
    &operand_data[10233],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10739 */
  {
    "rotrqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrqi3 },
    &operand_data[10233],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10739 */
  {
    "rotlhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlhi3 },
    &operand_data[10236],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10739 */
  {
    "rotrhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrhi3 },
    &operand_data[10236],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10739 */
  {
    "rotlsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlsi3 },
    &operand_data[10239],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:10739 */
  {
    "rotrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrsi3 },
    &operand_data[10239],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11761 */
  {
    "indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_indirect_jump },
    &operand_data[10252],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11777 */
  {
    "tablejump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tablejump },
    &operand_data[10252],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11929 */
  {
    "call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call },
    &operand_data[10254],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:11940 */
  {
    "sibcall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall },
    &operand_data[10254],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12024 */
  {
    "call_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_pop },
    &operand_data[10257],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12117 */
  {
    "call_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_value },
    &operand_data[10253],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12129 */
  {
    "sibcall_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_value },
    &operand_data[10253],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12224 */
  {
    "call_value_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_value_pop },
    &operand_data[10256],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12316 */
  {
    "untyped_call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_untyped_call },
    &operand_data[10261],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12372 */
  {
    "memory_blockage",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_memory_blockage },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12400 */
  {
    "return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_return },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12420 */
  {
    "simple_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12528 */
  {
    "prologue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prologue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12533 */
  {
    "set_got",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_set_got },
    &operand_data[102],
    1,
    1,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12553 */
  {
    "set_got_labelled",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_set_got_labelled },
    &operand_data[1123],
    2,
    2,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12606 */
  {
    "epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_epilogue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12611 */
  {
    "sibcall_epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_epilogue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12616 */
  {
    "eh_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eh_return },
    &operand_data[268],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12661 */
  {
    "split_stack_prologue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_split_stack_prologue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12695 */
  {
    "split_stack_space_check",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_split_stack_space_check },
    &operand_data[10264],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12719 */
  {
    "ffssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ffssi2 },
    &operand_data[10129],
    2,
    2,
    9,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12806 */
  {
    "ctzhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ctzhi2 },
    &operand_data[10125],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12806 */
  {
    "ctzsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ctzsi2 },
    &operand_data[10129],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12884 */
  {
    "clzhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzhi2 },
    &operand_data[10125],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12884 */
  {
    "clzsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzsi2 },
    &operand_data[10129],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12904 */
  {
    "clzhi2_lzcnt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzhi2_lzcnt },
    &operand_data[10125],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:12904 */
  {
    "clzsi2_lzcnt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzsi2_lzcnt },
    &operand_data[10129],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13049 */
  {
    "bmi2_bzhi_si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bmi2_bzhi_si3 },
    &operand_data[10182],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13309 */
  {
    "popcounthi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_popcounthi2 },
    &operand_data[10125],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13309 */
  {
    "popcountsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_popcountsi2 },
    &operand_data[10129],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13381 */
  {
    "bswapsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bswapsi2 },
    &operand_data[10129],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13446 */
  {
    "paritydi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_paritydi2 },
    &operand_data[10266],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13474 */
  {
    "paritysi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_paritysi2 },
    &operand_data[976],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13590 */
  {
    "tls_global_dynamic_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tls_global_dynamic_32 },
    &operand_data[10268],
    4,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13689 */
  {
    "tls_local_dynamic_base_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tls_local_dynamic_base_32 },
    &operand_data[10274],
    3,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:13874 */
  {
    "tls_dynamic_gnu2_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tls_dynamic_gnu2_32 },
    &operand_data[10268],
    3,
    3,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14389 */
  {
    "rsqrtsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrtsf2 },
    &operand_data[10140],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14414 */
  {
    "sqrtsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtsf2 },
    &operand_data[10140],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14414 */
  {
    "sqrtdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtdf2 },
    &operand_data[10143],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14461 */
  {
    "fmodxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmodxf3 },
    &operand_data[10279],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14485 */
  {
    "fmodsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmodsf3 },
    &operand_data[10282],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14485 */
  {
    "fmoddf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmoddf3 },
    &operand_data[10285],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14536 */
  {
    "remainderxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_remainderxf3 },
    &operand_data[10279],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14560 */
  {
    "remaindersf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_remaindersf3 },
    &operand_data[10282],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14560 */
  {
    "remainderdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_remainderdf3 },
    &operand_data[10285],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14706 */
  {
    "sincossf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sincossf3 },
    &operand_data[10288],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14706 */
  {
    "sincosdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sincosdf3 },
    &operand_data[10291],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14755 */
  {
    "tanxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tanxf2 },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14768 */
  {
    "tansf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tansf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14768 */
  {
    "tandf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tandf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14817 */
  {
    "atan2xf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atan2xf3 },
    &operand_data[10294],
    3,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14826 */
  {
    "atan2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atan2sf3 },
    &operand_data[10288],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14826 */
  {
    "atan2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atan2df3 },
    &operand_data[10291],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14842 */
  {
    "atanxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atanxf2 },
    &operand_data[10298],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14855 */
  {
    "atansf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atansf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14855 */
  {
    "atandf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atandf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14873 */
  {
    "asinxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_asinxf2 },
    &operand_data[10302],
    2,
    7,
    9,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14894 */
  {
    "asinsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_asinsf2 },
    &operand_data[10282],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14894 */
  {
    "asindf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_asindf2 },
    &operand_data[10285],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14911 */
  {
    "acosxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_acosxf2 },
    &operand_data[10302],
    2,
    7,
    9,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14932 */
  {
    "acossf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_acossf2 },
    &operand_data[10282],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14932 */
  {
    "acosdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_acosdf2 },
    &operand_data[10285],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14978 */
  {
    "logxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logxf2 },
    &operand_data[10298],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14990 */
  {
    "logsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logsf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:14990 */
  {
    "logdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logdf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15008 */
  {
    "log10xf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log10xf2 },
    &operand_data[10298],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15020 */
  {
    "log10sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log10sf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15020 */
  {
    "log10df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log10df2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15038 */
  {
    "log2xf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log2xf2 },
    &operand_data[10298],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15050 */
  {
    "log2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log2sf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15050 */
  {
    "log2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log2df2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15097 */
  {
    "log1pxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log1pxf2 },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15107 */
  {
    "log1psf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log1psf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15107 */
  {
    "log1pdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log1pdf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15155 */
  {
    "logbxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logbxf2 },
    &operand_data[1415],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15165 */
  {
    "logbsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logbsf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15165 */
  {
    "logbdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logbdf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15181 */
  {
    "ilogbxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ilogbxf2 },
    &operand_data[1403],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15200 */
  {
    "ilogbsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ilogbsf2 },
    &operand_data[10309],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15200 */
  {
    "ilogbdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ilogbdf2 },
    &operand_data[10311],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15247 */
  {
    "expNcorexf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expNcorexf3 },
    &operand_data[10136],
    3,
    3,
    16,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15271 */
  {
    "expxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expxf2 },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15286 */
  {
    "expsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expsf2 },
    &operand_data[10282],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15286 */
  {
    "expdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expdf2 },
    &operand_data[10285],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15305 */
  {
    "exp10xf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp10xf2 },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15320 */
  {
    "exp10sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp10sf2 },
    &operand_data[10282],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15320 */
  {
    "exp10df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp10df2 },
    &operand_data[10285],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15339 */
  {
    "exp2xf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp2xf2 },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15354 */
  {
    "exp2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp2sf2 },
    &operand_data[10282],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15354 */
  {
    "exp2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp2df2 },
    &operand_data[10285],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15373 */
  {
    "expm1xf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expm1xf2 },
    &operand_data[1415],
    2,
    2,
    28,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15410 */
  {
    "expm1sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expm1sf2 },
    &operand_data[10282],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15410 */
  {
    "expm1df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expm1df2 },
    &operand_data[10285],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15429 */
  {
    "ldexpxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ldexpxf3 },
    &operand_data[10313],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15447 */
  {
    "ldexpsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ldexpsf3 },
    &operand_data[10316],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15447 */
  {
    "ldexpdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ldexpdf3 },
    &operand_data[10319],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15467 */
  {
    "scalbxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_scalbxf3 },
    &operand_data[10322],
    3,
    3,
    3,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15481 */
  {
    "scalbsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_scalbsf3 },
    &operand_data[10282],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15481 */
  {
    "scalbdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_scalbdf3 },
    &operand_data[10285],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15503 */
  {
    "significandxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_significandxf2 },
    &operand_data[1415],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15513 */
  {
    "significandsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_significandsf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15513 */
  {
    "significanddf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_significanddf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15553 */
  {
    "rintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintsf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15553 */
  {
    "rintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintdf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15585 */
  {
    "roundsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundsf2 },
    &operand_data[10140],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15585 */
  {
    "rounddf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rounddf2 },
    &operand_data[10143],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15585 */
  {
    "roundxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundxf2 },
    &operand_data[10324],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15735 */
  {
    "lrintxfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrintxfhi2 },
    &operand_data[1421],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15735 */
  {
    "lrintxfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrintxfsi2 },
    &operand_data[1423],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15735 */
  {
    "lrintxfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrintxfdi2 },
    &operand_data[1392],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15741 */
  {
    "lrintsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrintsfsi2 },
    &operand_data[10071],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15741 */
  {
    "lrintdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrintdfsi2 },
    &operand_data[10073],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15747 */
  {
    "lroundsfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundsfhi2 },
    &operand_data[10075],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15747 */
  {
    "lrounddfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrounddfhi2 },
    &operand_data[10077],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15747 */
  {
    "lroundxfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundxfhi2 },
    &operand_data[1421],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15747 */
  {
    "lroundsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundsfsi2 },
    &operand_data[10071],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15747 */
  {
    "lrounddfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrounddfsi2 },
    &operand_data[10073],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15747 */
  {
    "lroundxfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundxfsi2 },
    &operand_data[1423],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15747 */
  {
    "lroundsfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundsfdi2 },
    &operand_data[10067],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15747 */
  {
    "lrounddfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrounddfdi2 },
    &operand_data[10069],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15747 */
  {
    "lroundxfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundxfdi2 },
    &operand_data[1392],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15842 */
  {
    "floorxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floorxf2 },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15842 */
  {
    "ceilxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ceilxf2 },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15842 */
  {
    "btruncxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_btruncxf2 },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15850 */
  {
    "floorsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floorsf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15850 */
  {
    "ceilsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ceilsf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15850 */
  {
    "btruncsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_btruncsf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15850 */
  {
    "floordf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floordf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15850 */
  {
    "ceildf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ceildf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15850 */
  {
    "btruncdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_btruncdf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15944 */
  {
    "nearbyintxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nearbyintxf2 },
    &operand_data[1415],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15952 */
  {
    "nearbyintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nearbyintsf2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:15952 */
  {
    "nearbyintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nearbyintdf2 },
    &operand_data[10142],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16117 */
  {
    "lfloorxfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorxfhi2 },
    &operand_data[1421],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16117 */
  {
    "lceilxfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilxfhi2 },
    &operand_data[1421],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16117 */
  {
    "lfloorxfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorxfsi2 },
    &operand_data[1423],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16117 */
  {
    "lceilxfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilxfsi2 },
    &operand_data[1423],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16117 */
  {
    "lfloorxfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorxfdi2 },
    &operand_data[1392],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16117 */
  {
    "lceilxfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilxfdi2 },
    &operand_data[1392],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16126 */
  {
    "lfloorsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorsfsi2 },
    &operand_data[10071],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16126 */
  {
    "lceilsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilsfsi2 },
    &operand_data[10071],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16126 */
  {
    "lfloordfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloordfsi2 },
    &operand_data[10073],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16126 */
  {
    "lceildfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceildfsi2 },
    &operand_data[10073],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16180 */
  {
    "isinfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_isinfxf2 },
    &operand_data[1403],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16206 */
  {
    "isinfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_isinfsf2 },
    &operand_data[10079],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16206 */
  {
    "isinfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_isinfdf2 },
    &operand_data[10084],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16242 */
  {
    "signbitxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_signbitxf2 },
    &operand_data[1403],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16268 */
  {
    "signbitdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_signbitdf2 },
    &operand_data[10311],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16290 */
  {
    "signbitsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_signbitsf2 },
    &operand_data[10309],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16314 */
  {
    "movmemsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmemsi },
    &operand_data[10326],
    9,
    9,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16339 */
  {
    "strmov",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strmov },
    &operand_data[10335],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16372 */
  {
    "strmov_singleop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strmov_singleop },
    &operand_data[10335],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16452 */
  {
    "rep_mov",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rep_mov },
    &operand_data[10341],
    7,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16523 */
  {
    "setmemsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_setmemsi },
    &operand_data[10348],
    9,
    9,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16548 */
  {
    "strset",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strset },
    &operand_data[10335],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16578 */
  {
    "strset_singleop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strset_singleop },
    &operand_data[10343],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16649 */
  {
    "rep_stos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rep_stos },
    &operand_data[10357],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16718 */
  {
    "cmpstrnsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpstrnsi },
    &operand_data[10362],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16788 */
  {
    "cmpintqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpintqi },
    &operand_data[969],
    1,
    1,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16806 */
  {
    "cmpstrnqi_nz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpstrnqi_nz_1 },
    &operand_data[10367],
    6,
    6,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16841 */
  {
    "cmpstrnqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpstrnqi_1 },
    &operand_data[10367],
    6,
    6,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16880 */
  {
    "strlensi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strlensi },
    &operand_data[10373],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16880 */
  {
    "strlendi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strlendi },
    &operand_data[10377],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:16894 */
  {
    "strlenqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strlenqi_1 },
    &operand_data[10381],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17001 */
  {
    "movqicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movqicc },
    &operand_data[10384],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17001 */
  {
    "movhicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhicc },
    &operand_data[10388],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17001 */
  {
    "movsicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsicc },
    &operand_data[10392],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17013 */
  {
    "x86_movsicc_0_m1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_movsicc_0_m1 },
    &operand_data[10396],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17218 */
  {
    "movsfcc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsfcc },
    &operand_data[10399],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17218 */
  {
    "movdfcc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdfcc },
    &operand_data[10403],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17218 */
  {
    "movxfcc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movxfcc },
    &operand_data[10407],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17442 */
  {
    "addqicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqicc },
    &operand_data[10411],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17442 */
  {
    "addhicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addhicc },
    &operand_data[10415],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17442 */
  {
    "addsicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsicc },
    &operand_data[10419],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17526 */
  {
    "allocate_stack",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_allocate_stack },
    &operand_data[10423],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17564 */
  {
    "probe_stack",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack },
    &operand_data[10336],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:17599 */
  {
    "builtin_setjmp_receiver",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_builtin_setjmp_receiver },
    &operand_data[795],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18529 */
  {
    "prefetch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prefetch },
    &operand_data[10425],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18600 */
  {
    "stack_protect_set",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_set },
    &operand_data[10371],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:18642 */
  {
    "stack_protect_test",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_test },
    &operand_data[10428],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19013 */
  {
    "lwp_llwpcb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_llwpcb },
    &operand_data[463],
    1,
    1,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19027 */
  {
    "lwp_slwpcb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_slwpcb },
    &operand_data[461],
    1,
    1,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19051 */
  {
    "lwp_lwpvalsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_lwpvalsi3 },
    &operand_data[10431],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19072 */
  {
    "lwp_lwpinssi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_lwpinssi3 },
    &operand_data[10435],
    4,
    4,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19145 */
  {
    "pause",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pause },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19164 */
  {
    "xbegin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xbegin },
    &operand_data[960],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19214 */
  {
    "xtest",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xtest },
    &operand_data[969],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19296 */
  {
    "bnd32_mk",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_mk },
    &operand_data[10439],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19296 */
  {
    "bnd64_mk",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_mk },
    &operand_data[10442],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19324 */
  {
    "movbnd32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movbnd32 },
    &operand_data[10445],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19324 */
  {
    "movbnd64",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movbnd64 },
    &operand_data[10447],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19337 */
  {
    "bnd32_cl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_cl },
    &operand_data[10449],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19337 */
  {
    "bnd32_cu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_cu },
    &operand_data[10449],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19337 */
  {
    "bnd32_cn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_cn },
    &operand_data[10449],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19337 */
  {
    "bnd64_cl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_cl },
    &operand_data[10451],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19337 */
  {
    "bnd64_cu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_cu },
    &operand_data[10451],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19337 */
  {
    "bnd64_cn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_cn },
    &operand_data[10451],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19360 */
  {
    "bnd32_ldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_ldx },
    &operand_data[10453],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19360 */
  {
    "bnd64_ldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_ldx },
    &operand_data[10456],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19395 */
  {
    "bnd32_stx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_stx },
    &operand_data[10459],
    3,
    3,
    3,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19395 */
  {
    "bnd64_stx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_stx },
    &operand_data[10462],
    3,
    3,
    3,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19451 */
  {
    "rdpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdpkru },
    &operand_data[960],
    1,
    1,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/i386.md:19472 */
  {
    "wrpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_wrpkru },
    &operand_data[960],
    1,
    1,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:70 */
  {
    "movv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8qi },
    &operand_data[10465],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:70 */
  {
    "movv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4hi },
    &operand_data[10467],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:70 */
  {
    "movv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2si },
    &operand_data[10469],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:70 */
  {
    "movv1di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv1di },
    &operand_data[10471],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:70 */
  {
    "movv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2sf },
    &operand_data[10473],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:216 */
  {
    "movmisalignv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8qi },
    &operand_data[10465],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:216 */
  {
    "movmisalignv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4hi },
    &operand_data[10467],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:216 */
  {
    "movmisalignv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2si },
    &operand_data[10469],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:216 */
  {
    "movmisalignv1di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv1di },
    &operand_data[10471],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:216 */
  {
    "movmisalignv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2sf },
    &operand_data[10473],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:240 */
  {
    "mmx_addv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addv2sf3 },
    &operand_data[10475],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:258 */
  {
    "mmx_subv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subv2sf3 },
    &operand_data[10478],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:264 */
  {
    "mmx_subrv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subrv2sf3 },
    &operand_data[10479],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:282 */
  {
    "mmx_mulv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_mulv2sf3 },
    &operand_data[10475],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:303 */
  {
    "mmx_smaxv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_smaxv2sf3 },
    &operand_data[10475],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:303 */
  {
    "mmx_sminv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_sminv2sf3 },
    &operand_data[10475],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:449 */
  {
    "mmx_eqv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_eqv2sf3 },
    &operand_data[10482],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:571 */
  {
    "vec_setv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2sf },
    &operand_data[10485],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:632 */
  {
    "vec_extractv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2sf },
    &operand_data[10488],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:643 */
  {
    "vec_initv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2sf },
    &operand_data[10491],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:658 */
  {
    "mmx_addv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:658 */
  {
    "mmx_subv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:658 */
  {
    "mmx_addv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:658 */
  {
    "mmx_subv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:658 */
  {
    "mmx_addv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addv2si3 },
    &operand_data[10499],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:658 */
  {
    "mmx_subv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subv2si3 },
    &operand_data[10499],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:658 */
  {
    "mmx_addv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addv1di3 },
    &operand_data[10502],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:658 */
  {
    "mmx_subv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subv1di3 },
    &operand_data[10502],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:677 */
  {
    "mmx_ssaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ssaddv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:677 */
  {
    "mmx_usaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_usaddv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:677 */
  {
    "mmx_sssubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_sssubv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:677 */
  {
    "mmx_ussubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ussubv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:677 */
  {
    "mmx_ssaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ssaddv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:677 */
  {
    "mmx_usaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_usaddv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:677 */
  {
    "mmx_sssubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_sssubv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:677 */
  {
    "mmx_ussubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ussubv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:695 */
  {
    "mmx_mulv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_mulv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:711 */
  {
    "mmx_smulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_smulv4hi3_highpart },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:739 */
  {
    "mmx_umulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_umulv4hi3_highpart },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:768 */
  {
    "mmx_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pmaddwd },
    &operand_data[10505],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:814 */
  {
    "mmx_pmulhrwv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pmulhrwv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:849 */
  {
    "sse2_umulv1siv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_umulv1siv1di3 },
    &operand_data[10508],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:879 */
  {
    "mmx_smaxv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_smaxv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:879 */
  {
    "mmx_sminv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_sminv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:898 */
  {
    "mmx_umaxv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_umaxv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:898 */
  {
    "mmx_uminv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_uminv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:951 */
  {
    "mmx_eqv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_eqv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:951 */
  {
    "mmx_eqv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_eqv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:951 */
  {
    "mmx_eqv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_eqv2si3 },
    &operand_data[10499],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:995 */
  {
    "mmx_andv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:995 */
  {
    "mmx_iorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_iorv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:995 */
  {
    "mmx_xorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_xorv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:995 */
  {
    "mmx_andv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:995 */
  {
    "mmx_iorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_iorv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:995 */
  {
    "mmx_xorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_xorv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:995 */
  {
    "mmx_andv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andv2si3 },
    &operand_data[10499],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:995 */
  {
    "mmx_iorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_iorv2si3 },
    &operand_data[10499],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:995 */
  {
    "mmx_xorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_xorv2si3 },
    &operand_data[10499],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1137 */
  {
    "mmx_pinsrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pinsrw },
    &operand_data[10511],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1183 */
  {
    "mmx_pshufw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pshufw },
    &operand_data[10515],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1264 */
  {
    "vec_setv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2si },
    &operand_data[10518],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1337 */
  {
    "vec_extractv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2si },
    &operand_data[10521],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1348 */
  {
    "vec_initv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2si },
    &operand_data[10524],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1357 */
  {
    "vec_setv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4hi },
    &operand_data[10526],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1368 */
  {
    "vec_extractv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4hi },
    &operand_data[10529],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1379 */
  {
    "vec_initv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4hi },
    &operand_data[10532],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1388 */
  {
    "vec_setv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8qi },
    &operand_data[10534],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1399 */
  {
    "vec_extractv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8qi },
    &operand_data[10537],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1410 */
  {
    "vec_initv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8qi },
    &operand_data[10540],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1425 */
  {
    "mmx_uavgv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_uavgv8qi3 },
    &operand_data[10493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1477 */
  {
    "mmx_uavgv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_uavgv4hi3 },
    &operand_data[10496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1531 */
  {
    "mmx_maskmovq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_maskmovq },
    &operand_data[10542],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1552 */
  {
    "mmx_emms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_emms },
    &operand_data[0],
    0,
    0,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/mmx.md:1585 */
  {
    "mmx_femms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_femms },
    &operand_data[0],
    0,
    0,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv64qi },
    &operand_data[10545],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv32qi },
    &operand_data[10547],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16qi },
    &operand_data[10549],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv32hi },
    &operand_data[10551],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16hi },
    &operand_data[10553],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8hi },
    &operand_data[10555],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16si },
    &operand_data[10557],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8si },
    &operand_data[10559],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4si },
    &operand_data[10561],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8di },
    &operand_data[10563],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4di },
    &operand_data[10565],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2di },
    &operand_data[10567],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv4ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4ti },
    &operand_data[10569],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv2ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2ti },
    &operand_data[10571],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv1ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv1ti },
    &operand_data[10573],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16sf },
    &operand_data[10575],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8sf },
    &operand_data[10577],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4sf },
    &operand_data[10579],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8df },
    &operand_data[10581],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4df },
    &operand_data[10583],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:835 */
  {
    "movv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2df },
    &operand_data[10585],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv64qi },
    &operand_data[10545],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv32qi },
    &operand_data[10547],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv16qi },
    &operand_data[10549],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv32hi },
    &operand_data[10551],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv16hi },
    &operand_data[10553],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8hi },
    &operand_data[10555],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv16si },
    &operand_data[10557],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8si },
    &operand_data[10559],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4si },
    &operand_data[10561],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8di },
    &operand_data[10563],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4di },
    &operand_data[10565],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2di },
    &operand_data[10567],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv4ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4ti },
    &operand_data[10569],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv2ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2ti },
    &operand_data[10571],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv1ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv1ti },
    &operand_data[10573],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv16sf },
    &operand_data[10575],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8sf },
    &operand_data[10577],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4sf },
    &operand_data[10579],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8df },
    &operand_data[10581],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4df },
    &operand_data[10583],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1148 */
  {
    "movmisalignv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2df },
    &operand_data[10585],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "avx512f_loadups512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadups512 },
    &operand_data[10587],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "avx512f_loadups512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadups512_mask },
    &operand_data[10587],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "avx_loadups256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_loadups256 },
    &operand_data[10591],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "avx_loadups256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_loadups256_mask },
    &operand_data[10591],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "sse_loadups",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_loadups },
    &operand_data[10595],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "sse_loadups_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_loadups_mask },
    &operand_data[10595],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "avx512f_loadupd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadupd512 },
    &operand_data[10599],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "avx512f_loadupd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadupd512_mask },
    &operand_data[10599],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "avx_loadupd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_loadupd256 },
    &operand_data[10603],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "avx_loadupd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_loadupd256_mask },
    &operand_data[10603],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "sse2_loadupd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadupd },
    &operand_data[10607],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1157 */
  {
    "sse2_loadupd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadupd_mask },
    &operand_data[10607],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1306 */
  {
    "avx_loaddquv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_loaddquv32qi },
    &operand_data[10611],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1306 */
  {
    "avx_loaddquv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_loaddquv32qi_mask },
    &operand_data[10611],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1306 */
  {
    "sse2_loaddquv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loaddquv16qi },
    &operand_data[10615],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1306 */
  {
    "sse2_loaddquv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loaddquv16qi_mask },
    &operand_data[10615],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1326 */
  {
    "avx512f_loaddquv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loaddquv64qi },
    &operand_data[10619],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1326 */
  {
    "avx512f_loaddquv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loaddquv64qi_mask },
    &operand_data[10619],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1326 */
  {
    "avx512bw_loaddquv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_loaddquv32hi },
    &operand_data[10623],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1326 */
  {
    "avx512bw_loaddquv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_loaddquv32hi_mask },
    &operand_data[10623],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1326 */
  {
    "avx512vl_loaddquv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loaddquv8hi },
    &operand_data[10627],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1326 */
  {
    "avx512vl_loaddquv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loaddquv8hi_mask },
    &operand_data[10627],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1326 */
  {
    "avx512vl_loaddquv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loaddquv16hi },
    &operand_data[10631],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1326 */
  {
    "avx512vl_loaddquv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loaddquv16hi_mask },
    &operand_data[10631],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "avx512f_loaddquv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loaddquv16si },
    &operand_data[10635],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "avx512f_loaddquv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loaddquv16si_mask },
    &operand_data[10635],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "avx_loaddquv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_loaddquv8si },
    &operand_data[10639],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "avx_loaddquv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_loaddquv8si_mask },
    &operand_data[10639],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "sse2_loaddquv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loaddquv4si },
    &operand_data[10643],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "sse2_loaddquv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loaddquv4si_mask },
    &operand_data[10643],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "avx512f_loaddquv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loaddquv8di },
    &operand_data[10647],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "avx512f_loaddquv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loaddquv8di_mask },
    &operand_data[10647],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "avx512vl_loaddquv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loaddquv4di },
    &operand_data[10651],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "avx512vl_loaddquv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loaddquv4di_mask },
    &operand_data[10651],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "avx512vl_loaddquv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loaddquv2di },
    &operand_data[10655],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1345 */
  {
    "avx512vl_loaddquv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loaddquv2di_mask },
    &operand_data[10655],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentsi },
    &operand_data[10659],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentsf },
    &operand_data[10661],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentdf },
    &operand_data[10663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv8di },
    &operand_data[10665],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv4di },
    &operand_data[10667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv2di },
    &operand_data[10669],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv16sf },
    &operand_data[10671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv8sf },
    &operand_data[10673],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv4sf },
    &operand_data[10675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv8df },
    &operand_data[10677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv4df },
    &operand_data[10679],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1599 */
  {
    "storentv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv2df },
    &operand_data[10681],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "absv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16sf2 },
    &operand_data[10683],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "negv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv16sf2 },
    &operand_data[10683],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "absv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8sf2 },
    &operand_data[10685],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "negv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8sf2 },
    &operand_data[10685],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "absv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4sf2 },
    &operand_data[10687],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "negv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4sf2 },
    &operand_data[10687],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "absv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8df2 },
    &operand_data[10689],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "negv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8df2 },
    &operand_data[10689],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "absv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4df2 },
    &operand_data[10691],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "negv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4df2 },
    &operand_data[10691],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "absv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2df2 },
    &operand_data[10693],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1612 */
  {
    "negv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv2df2 },
    &operand_data[10693],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16sf3 },
    &operand_data[10695],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16sf3_round },
    &operand_data[10698],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16sf3_mask },
    &operand_data[10702],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16sf3_mask_round },
    &operand_data[10707],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16sf3 },
    &operand_data[10695],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16sf3_round },
    &operand_data[10698],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16sf3_mask },
    &operand_data[10702],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16sf3_mask_round },
    &operand_data[10707],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8sf3 },
    &operand_data[10713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8sf3_mask },
    &operand_data[10713],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8sf3 },
    &operand_data[10713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8sf3_mask },
    &operand_data[10713],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4sf3 },
    &operand_data[10718],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4sf3_mask },
    &operand_data[10718],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4sf3 },
    &operand_data[10718],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4sf3_mask },
    &operand_data[10718],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8df3 },
    &operand_data[10723],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8df3_round },
    &operand_data[10726],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8df3_mask },
    &operand_data[10730],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8df3_mask_round },
    &operand_data[10735],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8df3 },
    &operand_data[10723],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8df3_round },
    &operand_data[10726],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8df3_mask },
    &operand_data[10730],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8df3_mask_round },
    &operand_data[10735],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4df3 },
    &operand_data[10741],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4df3_mask },
    &operand_data[10741],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4df3 },
    &operand_data[10741],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4df3_mask },
    &operand_data[10741],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2df3 },
    &operand_data[10746],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "addv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2df3_mask },
    &operand_data[10746],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2df3 },
    &operand_data[10746],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1657 */
  {
    "subv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2df3_mask },
    &operand_data[10746],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16sf3 },
    &operand_data[10695],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16sf3_round },
    &operand_data[10698],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16sf3_mask },
    &operand_data[10702],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16sf3_mask_round },
    &operand_data[10707],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8sf3 },
    &operand_data[10713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8sf3_mask },
    &operand_data[10713],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4sf3 },
    &operand_data[10718],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4sf3_mask },
    &operand_data[10718],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8df3 },
    &operand_data[10723],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8df3_round },
    &operand_data[10726],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8df3_mask },
    &operand_data[10730],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8df3_mask_round },
    &operand_data[10735],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4df3 },
    &operand_data[10741],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4df3_mask },
    &operand_data[10741],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2df3 },
    &operand_data[10746],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1696 */
  {
    "mulv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2df3_mask },
    &operand_data[10746],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1737 */
  {
    "divv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv8df3 },
    &operand_data[10751],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1737 */
  {
    "divv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv4df3 },
    &operand_data[10754],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1737 */
  {
    "divv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv2df3 },
    &operand_data[10757],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1744 */
  {
    "divv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv16sf3 },
    &operand_data[10760],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1744 */
  {
    "divv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv8sf3 },
    &operand_data[10763],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1744 */
  {
    "divv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv4sf3 },
    &operand_data[10766],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1833 */
  {
    "sqrtv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv8df2 },
    &operand_data[10723],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1833 */
  {
    "sqrtv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv4df2 },
    &operand_data[10741],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1833 */
  {
    "sqrtv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv2df2 },
    &operand_data[10746],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1838 */
  {
    "sqrtv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv16sf2 },
    &operand_data[10695],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1838 */
  {
    "sqrtv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv8sf2 },
    &operand_data[10713],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1838 */
  {
    "sqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv4sf2 },
    &operand_data[10718],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1886 */
  {
    "rsqrtv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrtv8sf2 },
    &operand_data[10713],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1886 */
  {
    "rsqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrtv4sf2 },
    &operand_data[10718],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16sf3 },
    &operand_data[10695],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16sf3_round },
    &operand_data[10769],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16sf3_mask },
    &operand_data[10702],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16sf3_mask_round },
    &operand_data[10773],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16sf3 },
    &operand_data[10695],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16sf3_round },
    &operand_data[10769],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16sf3_mask },
    &operand_data[10702],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16sf3_mask_round },
    &operand_data[10773],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8sf3 },
    &operand_data[10713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8sf3_mask },
    &operand_data[10713],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8sf3 },
    &operand_data[10713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8sf3_mask },
    &operand_data[10713],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4sf3 },
    &operand_data[10718],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4sf3_mask },
    &operand_data[10718],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4sf3 },
    &operand_data[10718],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4sf3_mask },
    &operand_data[10718],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8df3 },
    &operand_data[10723],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8df3_round },
    &operand_data[10779],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8df3_mask },
    &operand_data[10730],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8df3_mask_round },
    &operand_data[10783],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8df3 },
    &operand_data[10723],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8df3_round },
    &operand_data[10779],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8df3_mask },
    &operand_data[10730],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8df3_mask_round },
    &operand_data[10783],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4df3 },
    &operand_data[10741],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4df3_mask },
    &operand_data[10741],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4df3 },
    &operand_data[10741],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4df3_mask },
    &operand_data[10741],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2df3 },
    &operand_data[10746],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "smaxv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2df3_mask },
    &operand_data[10746],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2df3 },
    &operand_data[10746],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:1952 */
  {
    "sminv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2df3_mask },
    &operand_data[10746],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2260 */
  {
    "sse3_haddv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_haddv2df3 },
    &operand_data[10757],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2437 */
  {
    "reduc_plus_scal_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v8df },
    &operand_data[10789],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2448 */
  {
    "reduc_plus_scal_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v4df },
    &operand_data[10791],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2463 */
  {
    "reduc_plus_scal_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v2df },
    &operand_data[10793],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2474 */
  {
    "reduc_plus_scal_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v16sf },
    &operand_data[10795],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2485 */
  {
    "reduc_plus_scal_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v8sf },
    &operand_data[10797],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2501 */
  {
    "reduc_plus_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v4sf },
    &operand_data[10799],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v32qi },
    &operand_data[10610],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v32qi },
    &operand_data[10610],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v16hi },
    &operand_data[10801],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v16hi },
    &operand_data[10801],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8si },
    &operand_data[10803],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8si },
    &operand_data[10803],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4di },
    &operand_data[10805],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4di },
    &operand_data[10805],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8sf },
    &operand_data[10797],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8sf },
    &operand_data[10797],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4df },
    &operand_data[10791],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4df },
    &operand_data[10791],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4sf },
    &operand_data[10799],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4sf },
    &operand_data[10799],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v64qi },
    &operand_data[10807],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v64qi },
    &operand_data[10807],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v32hi },
    &operand_data[10809],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v32hi },
    &operand_data[10809],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v16si },
    &operand_data[10811],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v16si },
    &operand_data[10811],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8di },
    &operand_data[10813],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8di },
    &operand_data[10813],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v16sf },
    &operand_data[10795],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v16sf },
    &operand_data[10795],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smax_scal_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8df },
    &operand_data[10789],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2529 */
  {
    "reduc_smin_scal_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8df },
    &operand_data[10789],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2541 */
  {
    "reduc_umax_scal_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v16si },
    &operand_data[10811],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2541 */
  {
    "reduc_umin_scal_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v16si },
    &operand_data[10811],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2541 */
  {
    "reduc_umax_scal_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v8di },
    &operand_data[10813],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2541 */
  {
    "reduc_umin_scal_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v8di },
    &operand_data[10813],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2541 */
  {
    "reduc_umax_scal_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v32hi },
    &operand_data[10809],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2541 */
  {
    "reduc_umin_scal_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v32hi },
    &operand_data[10809],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2541 */
  {
    "reduc_umax_scal_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v64qi },
    &operand_data[10807],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2541 */
  {
    "reduc_umin_scal_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v64qi },
    &operand_data[10807],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2553 */
  {
    "reduc_umax_scal_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v32qi },
    &operand_data[10610],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2553 */
  {
    "reduc_umin_scal_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v32qi },
    &operand_data[10610],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2553 */
  {
    "reduc_umax_scal_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v16hi },
    &operand_data[10801],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2553 */
  {
    "reduc_umin_scal_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v16hi },
    &operand_data[10801],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2553 */
  {
    "reduc_umax_scal_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v8si },
    &operand_data[10803],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2553 */
  {
    "reduc_umin_scal_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v8si },
    &operand_data[10803],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2553 */
  {
    "reduc_umax_scal_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v4di },
    &operand_data[10805],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2553 */
  {
    "reduc_umin_scal_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v4di },
    &operand_data[10805],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2565 */
  {
    "reduc_umin_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v8hi },
    &operand_data[10815],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv16sihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16sihi },
    &operand_data[10817],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv8siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8siqi },
    &operand_data[10821],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv4siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4siqi },
    &operand_data[10825],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv8diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8diqi },
    &operand_data[10829],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv4diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4diqi },
    &operand_data[10833],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv2diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv2diqi },
    &operand_data[10837],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv16sfhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16sfhi },
    &operand_data[10841],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv8sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8sfqi },
    &operand_data[10845],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv4sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4sfqi },
    &operand_data[10849],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv8dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8dfqi },
    &operand_data[10853],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv4dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4dfqi },
    &operand_data[10857],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2844 */
  {
    "vec_cmpv2dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv2dfqi },
    &operand_data[10861],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2856 */
  {
    "vec_cmpv64qidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv64qidi },
    &operand_data[10865],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2856 */
  {
    "vec_cmpv16qihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16qihi },
    &operand_data[10869],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2856 */
  {
    "vec_cmpv32qisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv32qisi },
    &operand_data[10873],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2856 */
  {
    "vec_cmpv32hisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv32hisi },
    &operand_data[10877],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2856 */
  {
    "vec_cmpv16hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16hihi },
    &operand_data[10881],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2856 */
  {
    "vec_cmpv8hiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8hiqi },
    &operand_data[10885],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2868 */
  {
    "vec_cmpv32qiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv32qiv32qi },
    &operand_data[10889],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2868 */
  {
    "vec_cmpv16hiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16hiv16hi },
    &operand_data[10893],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2868 */
  {
    "vec_cmpv8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8siv8si },
    &operand_data[10897],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2868 */
  {
    "vec_cmpv4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4div4di },
    &operand_data[10901],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2880 */
  {
    "vec_cmpv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16qiv16qi },
    &operand_data[10905],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2880 */
  {
    "vec_cmpv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8hiv8hi },
    &operand_data[10909],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2880 */
  {
    "vec_cmpv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4siv4si },
    &operand_data[10913],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2892 */
  {
    "vec_cmpv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv2div2di },
    &operand_data[10917],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2904 */
  {
    "vec_cmpv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8sfv8si },
    &operand_data[10921],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2904 */
  {
    "vec_cmpv4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4dfv4di },
    &operand_data[10925],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2916 */
  {
    "vec_cmpv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4sfv4si },
    &operand_data[10929],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2916 */
  {
    "vec_cmpv2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv2dfv2di },
    &operand_data[10933],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2928 */
  {
    "vec_cmpuv16sihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv16sihi },
    &operand_data[10817],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2928 */
  {
    "vec_cmpuv8siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8siqi },
    &operand_data[10821],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2928 */
  {
    "vec_cmpuv4siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv4siqi },
    &operand_data[10825],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2928 */
  {
    "vec_cmpuv8diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8diqi },
    &operand_data[10829],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2928 */
  {
    "vec_cmpuv4diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv4diqi },
    &operand_data[10833],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2928 */
  {
    "vec_cmpuv2diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv2diqi },
    &operand_data[10837],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2940 */
  {
    "vec_cmpuv64qidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv64qidi },
    &operand_data[10865],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2940 */
  {
    "vec_cmpuv16qihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv16qihi },
    &operand_data[10869],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2940 */
  {
    "vec_cmpuv32qisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv32qisi },
    &operand_data[10873],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2940 */
  {
    "vec_cmpuv32hisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv32hisi },
    &operand_data[10877],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2940 */
  {
    "vec_cmpuv16hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv16hihi },
    &operand_data[10881],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2940 */
  {
    "vec_cmpuv8hiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8hiqi },
    &operand_data[10885],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2952 */
  {
    "vec_cmpuv32qiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv32qiv32qi },
    &operand_data[10889],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2952 */
  {
    "vec_cmpuv16hiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv16hiv16hi },
    &operand_data[10893],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2952 */
  {
    "vec_cmpuv8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8siv8si },
    &operand_data[10897],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2952 */
  {
    "vec_cmpuv4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv4div4di },
    &operand_data[10901],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2964 */
  {
    "vec_cmpuv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv16qiv16qi },
    &operand_data[10905],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2964 */
  {
    "vec_cmpuv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8hiv8hi },
    &operand_data[10909],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2964 */
  {
    "vec_cmpuv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv4siv4si },
    &operand_data[10913],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2976 */
  {
    "vec_cmpuv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv2div2di },
    &operand_data[10917],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv64qiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv16sf },
    &operand_data[10937],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv32hiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv16sf },
    &operand_data[10943],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv16siv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv16sf },
    &operand_data[10949],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv8div16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div16sf },
    &operand_data[10955],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv16sfv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv16sf },
    &operand_data[10961],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv8dfv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv16sf },
    &operand_data[10967],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv64qiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv8df },
    &operand_data[10973],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv32hiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv8df },
    &operand_data[10979],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv16siv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv8df },
    &operand_data[10985],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv8div8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div8df },
    &operand_data[10991],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv16sfv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv8df },
    &operand_data[10997],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:2988 */
  {
    "vcondv8dfv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv8df },
    &operand_data[11003],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv32qiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv8sf },
    &operand_data[11009],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv32qiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv4df },
    &operand_data[11015],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv16hiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv8sf },
    &operand_data[11021],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv16hiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv4df },
    &operand_data[11027],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv8siv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv8sf },
    &operand_data[11033],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv8siv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv4df },
    &operand_data[11039],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv4div8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div8sf },
    &operand_data[11045],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv4div4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div4df },
    &operand_data[11051],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv8sfv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv8sf },
    &operand_data[11057],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv8sfv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv4df },
    &operand_data[11063],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv4dfv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv8sf },
    &operand_data[11069],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3005 */
  {
    "vcondv4dfv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv4df },
    &operand_data[11075],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv16qiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv4sf },
    &operand_data[11081],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv16qiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv2df },
    &operand_data[11087],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv8hiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv4sf },
    &operand_data[11093],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv8hiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv2df },
    &operand_data[11099],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv4siv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv4sf },
    &operand_data[11105],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv4siv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv2df },
    &operand_data[11111],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv2div4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div4sf },
    &operand_data[11117],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv2div2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div2df },
    &operand_data[11123],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv4sfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv4sf },
    &operand_data[11129],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv4sfv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv2df },
    &operand_data[11135],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv2dfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv4sf },
    &operand_data[11141],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3022 */
  {
    "vcondv2dfv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv2df },
    &operand_data[11147],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v16sihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16sihi },
    &operand_data[10635],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v8siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8siqi },
    &operand_data[10639],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v4siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4siqi },
    &operand_data[10643],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v8diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8diqi },
    &operand_data[10647],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v4diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4diqi },
    &operand_data[10651],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v2diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v2diqi },
    &operand_data[10655],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v16sfhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16sfhi },
    &operand_data[10587],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v8sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8sfqi },
    &operand_data[10591],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v4sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4sfqi },
    &operand_data[10595],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v8dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8dfqi },
    &operand_data[10599],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v4dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4dfqi },
    &operand_data[10603],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3039 */
  {
    "vcond_mask_v2dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v2dfqi },
    &operand_data[10607],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3047 */
  {
    "vcond_mask_v64qidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v64qidi },
    &operand_data[10619],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3047 */
  {
    "vcond_mask_v16qihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16qihi },
    &operand_data[10615],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3047 */
  {
    "vcond_mask_v32qisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v32qisi },
    &operand_data[10611],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3047 */
  {
    "vcond_mask_v32hisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v32hisi },
    &operand_data[10623],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3047 */
  {
    "vcond_mask_v16hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16hihi },
    &operand_data[10631],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3047 */
  {
    "vcond_mask_v8hiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8hiqi },
    &operand_data[10627],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3055 */
  {
    "vcond_mask_v32qiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v32qiv32qi },
    &operand_data[11153],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3055 */
  {
    "vcond_mask_v16hiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16hiv16hi },
    &operand_data[11157],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3055 */
  {
    "vcond_mask_v8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8siv8si },
    &operand_data[11161],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3055 */
  {
    "vcond_mask_v4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4div4di },
    &operand_data[11165],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3068 */
  {
    "vcond_mask_v16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16qiv16qi },
    &operand_data[11169],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3068 */
  {
    "vcond_mask_v8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8hiv8hi },
    &operand_data[11173],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3068 */
  {
    "vcond_mask_v4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4siv4si },
    &operand_data[11177],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3081 */
  {
    "vcond_mask_v2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v2div2di },
    &operand_data[11181],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3094 */
  {
    "vcond_mask_v8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8sfv8si },
    &operand_data[11185],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3094 */
  {
    "vcond_mask_v4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4dfv4di },
    &operand_data[11189],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3107 */
  {
    "vcond_mask_v4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4sfv4si },
    &operand_data[11193],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3107 */
  {
    "vcond_mask_v2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v2dfv2di },
    &operand_data[11197],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "andv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8sf3 },
    &operand_data[10713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "andv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8sf3_mask },
    &operand_data[10713],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "iorv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8sf3 },
    &operand_data[10713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "iorv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8sf3_mask },
    &operand_data[10713],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "xorv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8sf3 },
    &operand_data[10713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "xorv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8sf3_mask },
    &operand_data[10713],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "andv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4sf3 },
    &operand_data[10718],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "andv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4sf3_mask },
    &operand_data[10718],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "iorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4sf3 },
    &operand_data[10718],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "iorv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4sf3_mask },
    &operand_data[10718],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "xorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4sf3 },
    &operand_data[10718],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "xorv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4sf3_mask },
    &operand_data[10718],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "andv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4df3 },
    &operand_data[10741],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "andv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4df3_mask },
    &operand_data[10741],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "iorv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4df3 },
    &operand_data[10741],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "iorv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4df3_mask },
    &operand_data[10741],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "xorv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4df3 },
    &operand_data[10741],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "xorv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4df3_mask },
    &operand_data[10741],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "andv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2df3 },
    &operand_data[10746],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "andv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2df3_mask },
    &operand_data[10746],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "iorv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2df3 },
    &operand_data[10746],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "iorv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2df3_mask },
    &operand_data[10746],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "xorv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2df3 },
    &operand_data[10746],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3216 */
  {
    "xorv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2df3_mask },
    &operand_data[10746],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "andv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16sf3 },
    &operand_data[11201],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "andv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16sf3_mask },
    &operand_data[11201],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "iorv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16sf3 },
    &operand_data[11201],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "iorv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16sf3_mask },
    &operand_data[11201],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "xorv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16sf3 },
    &operand_data[11201],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "xorv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16sf3_mask },
    &operand_data[11201],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "andv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8df3 },
    &operand_data[11206],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "andv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8df3_mask },
    &operand_data[11206],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "iorv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8df3 },
    &operand_data[11206],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "iorv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8df3_mask },
    &operand_data[11206],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "xorv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8df3 },
    &operand_data[11206],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3224 */
  {
    "xorv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8df3_mask },
    &operand_data[11206],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3320 */
  {
    "copysignv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv16sf3 },
    &operand_data[10695],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3320 */
  {
    "copysignv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv8sf3 },
    &operand_data[10713],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3320 */
  {
    "copysignv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv4sf3 },
    &operand_data[10718],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3320 */
  {
    "copysignv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv8df3 },
    &operand_data[10723],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3320 */
  {
    "copysignv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv4df3 },
    &operand_data[10741],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3320 */
  {
    "copysignv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv2df3 },
    &operand_data[10746],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3473 */
  {
    "andtf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andtf3 },
    &operand_data[11211],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3473 */
  {
    "iortf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iortf3 },
    &operand_data[11211],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3473 */
  {
    "xortf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xortf3 },
    &operand_data[11211],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3554 */
  {
    "fmasf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmasf4 },
    &operand_data[11214],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3554 */
  {
    "fmadf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmadf4 },
    &operand_data[11218],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3554 */
  {
    "fmav4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav4sf4 },
    &operand_data[11222],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3554 */
  {
    "fmav2df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav2df4 },
    &operand_data[11226],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3554 */
  {
    "fmav8sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav8sf4 },
    &operand_data[11230],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3554 */
  {
    "fmav4df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav4df4 },
    &operand_data[11234],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3554 */
  {
    "fmav16sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav16sf4 },
    &operand_data[11238],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3554 */
  {
    "fmav8df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav8df4 },
    &operand_data[11242],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3561 */
  {
    "fmssf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmssf4 },
    &operand_data[11214],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3561 */
  {
    "fmsdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsdf4 },
    &operand_data[11218],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3561 */
  {
    "fmsv4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv4sf4 },
    &operand_data[11222],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3561 */
  {
    "fmsv2df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv2df4 },
    &operand_data[11226],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3561 */
  {
    "fmsv8sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv8sf4 },
    &operand_data[11230],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3561 */
  {
    "fmsv4df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv4df4 },
    &operand_data[11234],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3561 */
  {
    "fmsv16sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv16sf4 },
    &operand_data[11238],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3561 */
  {
    "fmsv8df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv8df4 },
    &operand_data[11242],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3568 */
  {
    "fnmasf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmasf4 },
    &operand_data[11214],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3568 */
  {
    "fnmadf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmadf4 },
    &operand_data[11218],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3568 */
  {
    "fnmav4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav4sf4 },
    &operand_data[11222],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3568 */
  {
    "fnmav2df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav2df4 },
    &operand_data[11226],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3568 */
  {
    "fnmav8sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav8sf4 },
    &operand_data[11230],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3568 */
  {
    "fnmav4df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav4df4 },
    &operand_data[11234],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3568 */
  {
    "fnmav16sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav16sf4 },
    &operand_data[11238],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3568 */
  {
    "fnmav8df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav8df4 },
    &operand_data[11242],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3575 */
  {
    "fnmssf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmssf4 },
    &operand_data[11214],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3575 */
  {
    "fnmsdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsdf4 },
    &operand_data[11218],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3575 */
  {
    "fnmsv4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv4sf4 },
    &operand_data[11222],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3575 */
  {
    "fnmsv2df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv2df4 },
    &operand_data[11226],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3575 */
  {
    "fnmsv8sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv8sf4 },
    &operand_data[11230],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3575 */
  {
    "fnmsv4df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv4df4 },
    &operand_data[11234],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3575 */
  {
    "fnmsv16sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv16sf4 },
    &operand_data[11238],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3575 */
  {
    "fnmsv8df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv8df4 },
    &operand_data[11242],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3596 */
  {
    "fma4i_fmadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_sf },
    &operand_data[11214],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3596 */
  {
    "fma4i_fmadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_df },
    &operand_data[11218],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3596 */
  {
    "fma4i_fmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v4sf },
    &operand_data[11222],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3596 */
  {
    "fma4i_fmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v2df },
    &operand_data[11226],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3596 */
  {
    "fma4i_fmadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v8sf },
    &operand_data[11230],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3596 */
  {
    "fma4i_fmadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v4df },
    &operand_data[11234],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3596 */
  {
    "fma4i_fmadd_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v16sf },
    &operand_data[11238],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3596 */
  {
    "fma4i_fmadd_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v8df },
    &operand_data[11242],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512f_fmadd_v16sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_maskz },
    &operand_data[11246],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512f_fmadd_v16sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_maskz_round },
    &operand_data[11251],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512vl_fmadd_v8sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v8sf_maskz },
    &operand_data[11257],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512vl_fmadd_v8sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v8sf_maskz_round },
    &operand_data[11262],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512vl_fmadd_v4sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4sf_maskz },
    &operand_data[11268],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512vl_fmadd_v4sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4sf_maskz_round },
    &operand_data[11273],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512f_fmadd_v8df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_maskz },
    &operand_data[11279],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512f_fmadd_v8df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_maskz_round },
    &operand_data[11284],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512vl_fmadd_v4df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4df_maskz },
    &operand_data[11290],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512vl_fmadd_v4df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4df_maskz_round },
    &operand_data[11295],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512vl_fmadd_v2df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v2df_maskz },
    &operand_data[11301],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3603 */
  {
    "avx512vl_fmadd_v2df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v2df_maskz_round },
    &operand_data[11306],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3901 */
  {
    "fmaddsub_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v16sf },
    &operand_data[11238],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3901 */
  {
    "fmaddsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v8sf },
    &operand_data[11230],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3901 */
  {
    "fmaddsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v4sf },
    &operand_data[11222],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3901 */
  {
    "fmaddsub_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v8df },
    &operand_data[11242],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3901 */
  {
    "fmaddsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v4df },
    &operand_data[11234],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3901 */
  {
    "fmaddsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v2df },
    &operand_data[11226],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512f_fmaddsub_v16sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_maskz },
    &operand_data[11246],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512f_fmaddsub_v16sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_maskz_round },
    &operand_data[11251],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512vl_fmaddsub_v8sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_maskz },
    &operand_data[11257],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512vl_fmaddsub_v8sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_maskz_round },
    &operand_data[11262],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512vl_fmaddsub_v4sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_maskz },
    &operand_data[11268],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512vl_fmaddsub_v4sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_maskz_round },
    &operand_data[11273],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512f_fmaddsub_v8df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_maskz },
    &operand_data[11279],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512f_fmaddsub_v8df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_maskz_round },
    &operand_data[11284],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512vl_fmaddsub_v4df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_maskz },
    &operand_data[11290],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512vl_fmaddsub_v4df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_maskz_round },
    &operand_data[11295],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512vl_fmaddsub_v2df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_maskz },
    &operand_data[11301],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:3910 */
  {
    "avx512vl_fmaddsub_v2df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_maskz_round },
    &operand_data[11306],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4065 */
  {
    "fmai_vmfmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmai_vmfmadd_v4sf },
    &operand_data[11312],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4065 */
  {
    "fmai_vmfmadd_v4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmai_vmfmadd_v4sf_round },
    &operand_data[11316],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4065 */
  {
    "fmai_vmfmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmai_vmfmadd_v2df },
    &operand_data[11321],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4065 */
  {
    "fmai_vmfmadd_v2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmai_vmfmadd_v2df_round },
    &operand_data[11325],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4147 */
  {
    "fma4i_vmfmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_vmfmadd_v4sf },
    &operand_data[11222],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4147 */
  {
    "fma4i_vmfmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_vmfmadd_v2df },
    &operand_data[11226],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4449 */
  {
    "floatunsv16siv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsv16siv16sf2 },
    &operand_data[11330],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4449 */
  {
    "floatunsv8siv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsv8siv8sf2 },
    &operand_data[11332],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4449 */
  {
    "floatunsv4siv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsv4siv4sf2 },
    &operand_data[11334],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4598 */
  {
    "fixuns_truncv16sfv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncv16sfv16si2 },
    &operand_data[11336],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4598 */
  {
    "fixuns_truncv8sfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncv8sfv8si2 },
    &operand_data[11338],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:4598 */
  {
    "fixuns_truncv4sfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncv4sfv4si2 },
    &operand_data[11340],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5070 */
  {
    "avx_cvtpd2dq256_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtpd2dq256_2 },
    &operand_data[11342],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5245 */
  {
    "avx_cvttpd2dq256_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvttpd2dq256_2 },
    &operand_data[11342],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5338 */
  {
    "sse2_cvtpd2ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpd2ps },
    &operand_data[11344],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5347 */
  {
    "sse2_cvtpd2ps_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpd2ps_mask },
    &operand_data[11344],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5442 */
  {
    "avx512bw_cvtmask2bv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cvtmask2bv64qi },
    &operand_data[11348],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5442 */
  {
    "avx512vl_cvtmask2bv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2bv16qi },
    &operand_data[11350],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5442 */
  {
    "avx512vl_cvtmask2bv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2bv32qi },
    &operand_data[11352],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5442 */
  {
    "avx512bw_cvtmask2wv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cvtmask2wv32hi },
    &operand_data[10810],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5442 */
  {
    "avx512vl_cvtmask2wv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2wv16hi },
    &operand_data[11354],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5442 */
  {
    "avx512vl_cvtmask2wv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2wv8hi },
    &operand_data[11356],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5465 */
  {
    "avx512f_cvtmask2dv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtmask2dv16si },
    &operand_data[11358],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5465 */
  {
    "avx512vl_cvtmask2dv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2dv8si },
    &operand_data[11360],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5465 */
  {
    "avx512vl_cvtmask2dv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2dv4si },
    &operand_data[11362],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5465 */
  {
    "avx512f_cvtmask2qv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtmask2qv8di },
    &operand_data[11364],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5465 */
  {
    "avx512vl_cvtmask2qv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2qv4di },
    &operand_data[10806],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5465 */
  {
    "avx512vl_cvtmask2qv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2qv2di },
    &operand_data[11366],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5504 */
  {
    "vec_unpacks_hi_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v4sf },
    &operand_data[11368],
    2,
    2,
    3,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5520 */
  {
    "vec_unpacks_hi_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v8sf },
    &operand_data[11370],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5532 */
  {
    "vec_unpacks_hi_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v16sf },
    &operand_data[11372],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5546 */
  {
    "vec_unpacks_lo_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v4sf },
    &operand_data[11368],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5554 */
  {
    "vec_unpacks_lo_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v8sf },
    &operand_data[11374],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5567 */
  {
    "vec_unpacks_float_hi_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v32hi },
    &operand_data[11376],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5567 */
  {
    "vec_unpacks_float_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v16hi },
    &operand_data[11378],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5567 */
  {
    "vec_unpacks_float_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v8hi },
    &operand_data[11380],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5580 */
  {
    "vec_unpacks_float_lo_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v32hi },
    &operand_data[11376],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5580 */
  {
    "vec_unpacks_float_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v16hi },
    &operand_data[11378],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5580 */
  {
    "vec_unpacks_float_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v8hi },
    &operand_data[11380],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5593 */
  {
    "vec_unpacku_float_hi_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v32hi },
    &operand_data[11376],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5593 */
  {
    "vec_unpacku_float_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v16hi },
    &operand_data[11378],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5593 */
  {
    "vec_unpacku_float_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v8hi },
    &operand_data[11380],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5606 */
  {
    "vec_unpacku_float_lo_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v32hi },
    &operand_data[11376],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5606 */
  {
    "vec_unpacku_float_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v16hi },
    &operand_data[11378],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5606 */
  {
    "vec_unpacku_float_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v8hi },
    &operand_data[11380],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5619 */
  {
    "vec_unpacks_float_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v4si },
    &operand_data[11382],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5633 */
  {
    "vec_unpacks_float_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v4si },
    &operand_data[11382],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5641 */
  {
    "vec_unpacks_float_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v8si },
    &operand_data[11384],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5653 */
  {
    "vec_unpacks_float_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v8si },
    &operand_data[11386],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5662 */
  {
    "vec_unpacks_float_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v16si },
    &operand_data[11388],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5676 */
  {
    "vec_unpacks_float_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v16si },
    &operand_data[11388],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5687 */
  {
    "vec_unpacku_float_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v4si },
    &operand_data[11382],
    2,
    2,
    11,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5723 */
  {
    "vec_unpacku_float_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v4si },
    &operand_data[11382],
    2,
    2,
    9,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5752 */
  {
    "vec_unpacku_float_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v8si },
    &operand_data[11390],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5778 */
  {
    "vec_unpacku_float_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v16si },
    &operand_data[11392],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5803 */
  {
    "vec_unpacku_float_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v8si },
    &operand_data[11386],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5827 */
  {
    "vec_unpacku_float_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v16si },
    &operand_data[11388],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5850 */
  {
    "vec_pack_trunc_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v8df },
    &operand_data[11394],
    3,
    3,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5850 */
  {
    "vec_pack_trunc_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v4df },
    &operand_data[11397],
    3,
    3,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5867 */
  {
    "vec_pack_trunc_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v2df },
    &operand_data[11400],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5895 */
  {
    "vec_pack_sfix_trunc_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_sfix_trunc_v8df },
    &operand_data[11403],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5912 */
  {
    "vec_pack_sfix_trunc_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_sfix_trunc_v4df },
    &operand_data[11406],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5929 */
  {
    "vec_pack_sfix_trunc_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_sfix_trunc_v2df },
    &operand_data[11409],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5964 */
  {
    "vec_pack_ufix_trunc_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_ufix_trunc_v8df },
    &operand_data[11412],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5964 */
  {
    "vec_pack_ufix_trunc_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_ufix_trunc_v4df },
    &operand_data[11415],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:5964 */
  {
    "vec_pack_ufix_trunc_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_ufix_trunc_v2df },
    &operand_data[11418],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6009 */
  {
    "avx512f_vec_pack_sfix_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_pack_sfix_v8df },
    &operand_data[11403],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6026 */
  {
    "vec_pack_sfix_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_sfix_v4df },
    &operand_data[11406],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6043 */
  {
    "vec_pack_sfix_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_sfix_v2df },
    &operand_data[11409],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6081 */
  {
    "sse_movhlps_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movhlps_exp },
    &operand_data[11223],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6127 */
  {
    "sse_movlhps_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movlhps_exp },
    &operand_data[11223],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6210 */
  {
    "vec_interleave_highv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv8sf },
    &operand_data[11421],
    3,
    3,
    6,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6315 */
  {
    "vec_interleave_lowv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv8sf },
    &operand_data[11421],
    3,
    3,
    6,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6474 */
  {
    "avx_shufps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufps256 },
    &operand_data[11424],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6474 */
  {
    "avx_shufps256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufps256_mask },
    &operand_data[11424],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6533 */
  {
    "sse_shufps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_shufps },
    &operand_data[11430],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6533 */
  {
    "sse_shufps_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_shufps_mask },
    &operand_data[11430],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6631 */
  {
    "sse_loadhps_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_loadhps_exp },
    &operand_data[11436],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6686 */
  {
    "sse_loadlps_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_loadlps_exp },
    &operand_data[11436],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6840 */
  {
    "vec_initv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv16qi },
    &operand_data[11439],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6840 */
  {
    "vec_initv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8hi },
    &operand_data[11441],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6840 */
  {
    "vec_initv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4si },
    &operand_data[11443],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6840 */
  {
    "vec_initv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2di },
    &operand_data[11445],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6840 */
  {
    "vec_initv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4sf },
    &operand_data[11447],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6840 */
  {
    "vec_initv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2df },
    &operand_data[11449],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv32qi },
    &operand_data[11451],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16qi },
    &operand_data[11454],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16hi },
    &operand_data[11457],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8hi },
    &operand_data[11460],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16si },
    &operand_data[11463],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8si },
    &operand_data[11466],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4si },
    &operand_data[11469],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8di },
    &operand_data[11472],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4di },
    &operand_data[11475],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2di },
    &operand_data[11478],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16sf },
    &operand_data[11481],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8sf },
    &operand_data[11484],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4sf },
    &operand_data[11487],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8df },
    &operand_data[11490],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4df },
    &operand_data[11493],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:6968 */
  {
    "vec_setv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2df },
    &operand_data[11496],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7058 */
  {
    "avx512dq_vextractf64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextractf64x2_mask },
    &operand_data[11499],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7058 */
  {
    "avx512dq_vextracti64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextracti64x2_mask },
    &operand_data[11504],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7058 */
  {
    "avx512f_vextractf32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextractf32x4_mask },
    &operand_data[11509],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7058 */
  {
    "avx512f_vextracti32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextracti32x4_mask },
    &operand_data[11514],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7184 */
  {
    "avx512dq_vextractf32x8_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextractf32x8_mask },
    &operand_data[11519],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7184 */
  {
    "avx512dq_vextracti32x8_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextracti32x8_mask },
    &operand_data[11524],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7184 */
  {
    "avx512f_vextractf64x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextractf64x4_mask },
    &operand_data[11529],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7184 */
  {
    "avx512f_vextracti64x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextracti64x4_mask },
    &operand_data[11534],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7342 */
  {
    "avx512vl_vextractf128v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vextractf128v8si },
    &operand_data[11539],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7342 */
  {
    "avx512vl_vextractf128v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vextractf128v8sf },
    &operand_data[11544],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7342 */
  {
    "avx512vl_vextractf128v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vextractf128v4di },
    &operand_data[11549],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7342 */
  {
    "avx512vl_vextractf128v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vextractf128v4df },
    &operand_data[11554],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7371 */
  {
    "avx_vextractf128v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v32qi },
    &operand_data[11559],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7371 */
  {
    "avx_vextractf128v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v16hi },
    &operand_data[11562],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7371 */
  {
    "avx_vextractf128v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v8si },
    &operand_data[11539],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7371 */
  {
    "avx_vextractf128v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v4di },
    &operand_data[11549],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7371 */
  {
    "avx_vextractf128v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v8sf },
    &operand_data[11544],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7371 */
  {
    "avx_vextractf128v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v4df },
    &operand_data[11554],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv64qi },
    &operand_data[11565],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv32qi },
    &operand_data[11568],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv16qi },
    &operand_data[11571],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv32hi },
    &operand_data[11574],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv16hi },
    &operand_data[11577],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8hi },
    &operand_data[11580],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv16si },
    &operand_data[11583],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8si },
    &operand_data[11586],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4si },
    &operand_data[11589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8di },
    &operand_data[11592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4di },
    &operand_data[11595],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2di },
    &operand_data[11598],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv16sf },
    &operand_data[11601],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8sf },
    &operand_data[11604],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4sf },
    &operand_data[11607],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8df },
    &operand_data[11610],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4df },
    &operand_data[11613],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7795 */
  {
    "vec_extractv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2df },
    &operand_data[11616],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7843 */
  {
    "vec_interleave_highv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4df },
    &operand_data[11619],
    3,
    3,
    6,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7888 */
  {
    "vec_interleave_highv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv2df },
    &operand_data[11226],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7925 */
  {
    "avx512f_movddup512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movddup512 },
    &operand_data[10599],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7925 */
  {
    "avx512f_movddup512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movddup512_mask },
    &operand_data[10599],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7937 */
  {
    "avx512f_unpcklpd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_unpcklpd512 },
    &operand_data[11622],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7937 */
  {
    "avx512f_unpcklpd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_unpcklpd512_mask },
    &operand_data[11622],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7968 */
  {
    "avx_movddup256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movddup256 },
    &operand_data[10603],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7968 */
  {
    "avx_movddup256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movddup256_mask },
    &operand_data[10603],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7978 */
  {
    "avx_unpcklpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpcklpd256 },
    &operand_data[11627],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:7978 */
  {
    "avx_unpcklpd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpcklpd256_mask },
    &operand_data[11627],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8004 */
  {
    "vec_interleave_lowv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv4df },
    &operand_data[11619],
    3,
    3,
    6,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8048 */
  {
    "vec_interleave_lowv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv2df },
    &operand_data[11226],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8141 */
  {
    "avx512f_vternlogv16si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv16si_maskz },
    &operand_data[11632],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8141 */
  {
    "avx512vl_vternlogv8si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv8si_maskz },
    &operand_data[11638],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8141 */
  {
    "avx512vl_vternlogv4si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4si_maskz },
    &operand_data[11644],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8141 */
  {
    "avx512f_vternlogv8di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv8di_maskz },
    &operand_data[11650],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8141 */
  {
    "avx512vl_vternlogv4di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4di_maskz },
    &operand_data[11656],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8141 */
  {
    "avx512vl_vternlogv2di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv2di_maskz },
    &operand_data[11662],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8221 */
  {
    "avx512f_shufps512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufps512_mask },
    &operand_data[11668],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_fixupimmv16sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_maskz },
    &operand_data[11674],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_fixupimmv16sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_maskz_round },
    &operand_data[11680],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_fixupimmv8sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_maskz },
    &operand_data[11687],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_fixupimmv8sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_maskz_round },
    &operand_data[11693],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_fixupimmv4sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_maskz },
    &operand_data[11700],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_fixupimmv4sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_maskz_round },
    &operand_data[11706],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_fixupimmv8df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_maskz },
    &operand_data[11713],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_fixupimmv8df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_maskz_round },
    &operand_data[11719],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_fixupimmv4df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_maskz },
    &operand_data[11726],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_fixupimmv4df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_maskz_round },
    &operand_data[11732],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_fixupimmv2df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_maskz },
    &operand_data[11739],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_fixupimmv2df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_maskz_round },
    &operand_data[11745],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8298 */
  {
    "avx512f_sfixupimmv4sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_maskz },
    &operand_data[11700],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8298 */
  {
    "avx512f_sfixupimmv4sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_maskz_round },
    &operand_data[11706],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8298 */
  {
    "avx512f_sfixupimmv2df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_maskz },
    &operand_data[11739],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8298 */
  {
    "avx512f_sfixupimmv2df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_maskz_round },
    &operand_data[11745],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8428 */
  {
    "avx512f_shufpd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufpd512_mask },
    &operand_data[11752],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8485 */
  {
    "avx_shufpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufpd256 },
    &operand_data[11758],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8485 */
  {
    "avx_shufpd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufpd256_mask },
    &operand_data[11758],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8530 */
  {
    "sse2_shufpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_shufpd },
    &operand_data[11764],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8530 */
  {
    "sse2_shufpd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_shufpd_mask },
    &operand_data[11764],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8799 */
  {
    "sse2_loadhpd_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadhpd_exp },
    &operand_data[11770],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:8856 */
  {
    "sse2_loadlpd_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadlpd_exp },
    &operand_data[11770],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_ss_truncatev16siv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev16siv16qi2_mask_store },
    &operand_data[11773],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_truncatev16siv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev16siv16qi2_mask_store },
    &operand_data[11773],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_us_truncatev16siv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev16siv16qi2_mask_store },
    &operand_data[11773],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_ss_truncatev16siv16hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev16siv16hi2_mask_store },
    &operand_data[11776],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_truncatev16siv16hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev16siv16hi2_mask_store },
    &operand_data[11776],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_us_truncatev16siv16hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev16siv16hi2_mask_store },
    &operand_data[11776],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_ss_truncatev8div8si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div8si2_mask_store },
    &operand_data[11779],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_truncatev8div8si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div8si2_mask_store },
    &operand_data[11779],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_us_truncatev8div8si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div8si2_mask_store },
    &operand_data[11779],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_ss_truncatev8div8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div8hi2_mask_store },
    &operand_data[11782],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_truncatev8div8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div8hi2_mask_store },
    &operand_data[11782],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9045 */
  {
    "avx512f_us_truncatev8div8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div8hi2_mask_store },
    &operand_data[11782],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9079 */
  {
    "avx512bw_ss_truncatev32hiv32qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ss_truncatev32hiv32qi2_mask_store },
    &operand_data[11785],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9079 */
  {
    "avx512bw_truncatev32hiv32qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_truncatev32hiv32qi2_mask_store },
    &operand_data[11785],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9079 */
  {
    "avx512bw_us_truncatev32hiv32qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_us_truncatev32hiv32qi2_mask_store },
    &operand_data[11785],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9118 */
  {
    "avx512vl_ss_truncatev4div4si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4si2_mask_store },
    &operand_data[11788],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9118 */
  {
    "avx512vl_truncatev4div4si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4si2_mask_store },
    &operand_data[11788],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9118 */
  {
    "avx512vl_us_truncatev4div4si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4si2_mask_store },
    &operand_data[11788],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9118 */
  {
    "avx512vl_ss_truncatev8siv8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8siv8hi2_mask_store },
    &operand_data[11791],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9118 */
  {
    "avx512vl_truncatev8siv8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8siv8hi2_mask_store },
    &operand_data[11791],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9118 */
  {
    "avx512vl_us_truncatev8siv8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8siv8hi2_mask_store },
    &operand_data[11791],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9118 */
  {
    "avx512vl_ss_truncatev16hiv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev16hiv16qi2_mask_store },
    &operand_data[11794],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9118 */
  {
    "avx512vl_truncatev16hiv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev16hiv16qi2_mask_store },
    &operand_data[11794],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9118 */
  {
    "avx512vl_us_truncatev16hiv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev16hiv16qi2_mask_store },
    &operand_data[11794],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv64qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv64qi2 },
    &operand_data[11797],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv32qi2 },
    &operand_data[11799],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv16qi2 },
    &operand_data[10907],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv32hi2 },
    &operand_data[11801],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv16hi2 },
    &operand_data[11803],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8hi2 },
    &operand_data[10911],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv16si2 },
    &operand_data[11805],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8si2 },
    &operand_data[11807],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4si2 },
    &operand_data[10915],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8di2 },
    &operand_data[11809],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4di2 },
    &operand_data[11811],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9776 */
  {
    "negv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv2di2 },
    &operand_data[10919],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv64qi3 },
    &operand_data[11813],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv64qi3 },
    &operand_data[11813],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv32qi3 },
    &operand_data[11816],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv32qi3 },
    &operand_data[11816],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16qi3 },
    &operand_data[11819],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16qi3 },
    &operand_data[11819],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv32hi3 },
    &operand_data[11822],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv32hi3 },
    &operand_data[11822],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16hi3 },
    &operand_data[11825],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16hi3 },
    &operand_data[11825],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16si3 },
    &operand_data[11831],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16si3 },
    &operand_data[11831],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8si3 },
    &operand_data[11834],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8si3 },
    &operand_data[11834],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4si3 },
    &operand_data[11837],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4si3 },
    &operand_data[11837],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8di3 },
    &operand_data[11840],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8di3 },
    &operand_data[11840],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4di3 },
    &operand_data[11843],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4di3 },
    &operand_data[11843],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "addv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2di3 },
    &operand_data[11846],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9784 */
  {
    "subv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2di3 },
    &operand_data[11846],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "addv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16si3_mask },
    &operand_data[11849],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "subv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16si3_mask },
    &operand_data[11849],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "addv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8si3_mask },
    &operand_data[11854],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "subv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8si3_mask },
    &operand_data[11854],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "addv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4si3_mask },
    &operand_data[11859],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "subv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4si3_mask },
    &operand_data[11859],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "addv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8di3_mask },
    &operand_data[11864],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "subv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8di3_mask },
    &operand_data[11864],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "addv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4di3_mask },
    &operand_data[11869],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "subv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4di3_mask },
    &operand_data[11869],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "addv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2di3_mask },
    &operand_data[11874],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9792 */
  {
    "subv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2di3_mask },
    &operand_data[11874],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "addv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv64qi3_mask },
    &operand_data[11879],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "subv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv64qi3_mask },
    &operand_data[11879],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "addv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16qi3_mask },
    &operand_data[11884],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "subv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16qi3_mask },
    &operand_data[11884],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "addv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv32qi3_mask },
    &operand_data[11889],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "subv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv32qi3_mask },
    &operand_data[11889],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "addv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv32hi3_mask },
    &operand_data[11894],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "subv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv32hi3_mask },
    &operand_data[11894],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "addv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16hi3_mask },
    &operand_data[11899],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "subv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16hi3_mask },
    &operand_data[11899],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "addv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8hi3_mask },
    &operand_data[11904],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9803 */
  {
    "subv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8hi3_mask },
    &operand_data[11904],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_ssaddv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ssaddv64qi3 },
    &operand_data[11813],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_ssaddv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ssaddv64qi3_mask },
    &operand_data[11909],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_usaddv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_usaddv64qi3 },
    &operand_data[11813],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_usaddv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_usaddv64qi3_mask },
    &operand_data[11909],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_sssubv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sssubv64qi3 },
    &operand_data[11813],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_sssubv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sssubv64qi3_mask },
    &operand_data[11909],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_ussubv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ussubv64qi3 },
    &operand_data[11813],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_ussubv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ussubv64qi3_mask },
    &operand_data[11909],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_ssaddv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ssaddv32qi3 },
    &operand_data[11816],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_ssaddv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ssaddv32qi3_mask },
    &operand_data[11914],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_usaddv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_usaddv32qi3 },
    &operand_data[11816],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_usaddv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_usaddv32qi3_mask },
    &operand_data[11914],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_sssubv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sssubv32qi3 },
    &operand_data[11816],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_sssubv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sssubv32qi3_mask },
    &operand_data[11914],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_ussubv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ussubv32qi3 },
    &operand_data[11816],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_ussubv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ussubv32qi3_mask },
    &operand_data[11914],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_ssaddv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ssaddv16qi3 },
    &operand_data[11819],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_ssaddv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ssaddv16qi3_mask },
    &operand_data[11919],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_usaddv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_usaddv16qi3 },
    &operand_data[11819],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_usaddv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_usaddv16qi3_mask },
    &operand_data[11919],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_sssubv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sssubv16qi3 },
    &operand_data[11819],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_sssubv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sssubv16qi3_mask },
    &operand_data[11919],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_ussubv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ussubv16qi3 },
    &operand_data[11819],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_ussubv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ussubv16qi3_mask },
    &operand_data[11919],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_ssaddv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ssaddv32hi3 },
    &operand_data[11822],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_ssaddv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ssaddv32hi3_mask },
    &operand_data[11924],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_usaddv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_usaddv32hi3 },
    &operand_data[11822],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_usaddv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_usaddv32hi3_mask },
    &operand_data[11924],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_sssubv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sssubv32hi3 },
    &operand_data[11822],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_sssubv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sssubv32hi3_mask },
    &operand_data[11924],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_ussubv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ussubv32hi3 },
    &operand_data[11822],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx512bw_ussubv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ussubv32hi3_mask },
    &operand_data[11924],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_ssaddv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ssaddv16hi3 },
    &operand_data[11825],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_ssaddv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ssaddv16hi3_mask },
    &operand_data[11929],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_usaddv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_usaddv16hi3 },
    &operand_data[11825],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_usaddv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_usaddv16hi3_mask },
    &operand_data[11929],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_sssubv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sssubv16hi3 },
    &operand_data[11825],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_sssubv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sssubv16hi3_mask },
    &operand_data[11929],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_ussubv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ussubv16hi3 },
    &operand_data[11825],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "avx2_ussubv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ussubv16hi3_mask },
    &operand_data[11929],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_ssaddv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ssaddv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_ssaddv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ssaddv8hi3_mask },
    &operand_data[11934],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_usaddv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_usaddv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_usaddv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_usaddv8hi3_mask },
    &operand_data[11934],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_sssubv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sssubv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_sssubv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sssubv8hi3_mask },
    &operand_data[11934],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_ussubv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ussubv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9859 */
  {
    "sse2_ussubv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ussubv8hi3_mask },
    &operand_data[11934],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9883 */
  {
    "mulv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv64qi3 },
    &operand_data[11939],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9883 */
  {
    "mulv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv64qi3_mask },
    &operand_data[11939],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9883 */
  {
    "mulv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv32qi3 },
    &operand_data[11944],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9883 */
  {
    "mulv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv32qi3_mask },
    &operand_data[11944],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9883 */
  {
    "mulv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16qi3 },
    &operand_data[11949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9883 */
  {
    "mulv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16qi3_mask },
    &operand_data[11949],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9893 */
  {
    "mulv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv32hi3 },
    &operand_data[11822],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9893 */
  {
    "mulv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv32hi3_mask },
    &operand_data[11924],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9893 */
  {
    "mulv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16hi3 },
    &operand_data[11825],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9893 */
  {
    "mulv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16hi3_mask },
    &operand_data[11929],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9893 */
  {
    "mulv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9893 */
  {
    "mulv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hi3_mask },
    &operand_data[11934],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "smulv32hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv32hi3_highpart },
    &operand_data[11822],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "smulv32hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv32hi3_highpart_mask },
    &operand_data[11924],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "umulv32hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv32hi3_highpart },
    &operand_data[11822],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "umulv32hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv32hi3_highpart_mask },
    &operand_data[11924],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "smulv16hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv16hi3_highpart },
    &operand_data[11825],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "smulv16hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv16hi3_highpart_mask },
    &operand_data[11929],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "umulv16hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv16hi3_highpart },
    &operand_data[11825],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "umulv16hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv16hi3_highpart_mask },
    &operand_data[11929],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "smulv8hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv8hi3_highpart },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "smulv8hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv8hi3_highpart_mask },
    &operand_data[11934],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "umulv8hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv8hi3_highpart },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9916 */
  {
    "umulv8hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv8hi3_highpart_mask },
    &operand_data[11934],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9952 */
  {
    "vec_widen_umult_even_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v16si },
    &operand_data[11954],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9952 */
  {
    "vec_widen_umult_even_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v16si_mask },
    &operand_data[11954],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9997 */
  {
    "vec_widen_umult_even_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v8si },
    &operand_data[11959],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:9997 */
  {
    "vec_widen_umult_even_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v8si_mask },
    &operand_data[11959],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10033 */
  {
    "vec_widen_umult_even_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v4si },
    &operand_data[11964],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10033 */
  {
    "vec_widen_umult_even_v4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v4si_mask },
    &operand_data[11964],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10069 */
  {
    "vec_widen_smult_even_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_even_v16si },
    &operand_data[11954],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10069 */
  {
    "vec_widen_smult_even_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_even_v16si_mask },
    &operand_data[11954],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10114 */
  {
    "vec_widen_smult_even_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_even_v8si },
    &operand_data[11959],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10114 */
  {
    "vec_widen_smult_even_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_even_v8si_mask },
    &operand_data[11959],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10151 */
  {
    "sse4_1_mulv2siv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_mulv2siv2di3 },
    &operand_data[11964],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10151 */
  {
    "sse4_1_mulv2siv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_mulv2siv2di3_mask },
    &operand_data[11964],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10201 */
  {
    "avx2_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pmaddwd },
    &operand_data[11969],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10272 */
  {
    "sse2_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pmaddwd },
    &operand_data[11972],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10343 */
  {
    "mulv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16si3 },
    &operand_data[11975],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10343 */
  {
    "mulv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16si3_mask },
    &operand_data[11975],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10343 */
  {
    "mulv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8si3 },
    &operand_data[11980],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10343 */
  {
    "mulv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8si3_mask },
    &operand_data[11980],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10343 */
  {
    "mulv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4si3 },
    &operand_data[11985],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10343 */
  {
    "mulv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4si3_mask },
    &operand_data[11985],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10382 */
  {
    "mulv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8di3 },
    &operand_data[11650],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10382 */
  {
    "mulv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4di3 },
    &operand_data[11656],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10382 */
  {
    "mulv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2di3 },
    &operand_data[11662],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_smult_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v32qi },
    &operand_data[11990],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_umult_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v32qi },
    &operand_data[11990],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_smult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v16qi },
    &operand_data[11993],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_umult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v16qi },
    &operand_data[11993],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_smult_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v16hi },
    &operand_data[11996],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_umult_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v16hi },
    &operand_data[11996],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_smult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v8hi },
    &operand_data[11999],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_umult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v8hi },
    &operand_data[11999],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_smult_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v8si },
    &operand_data[12002],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_umult_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v8si },
    &operand_data[12002],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_smult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v4si },
    &operand_data[12005],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10393 */
  {
    "vec_widen_umult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v4si },
    &operand_data[12005],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_smult_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v32qi },
    &operand_data[11990],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_umult_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v32qi },
    &operand_data[11990],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_smult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v16qi },
    &operand_data[11993],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_umult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v16qi },
    &operand_data[11993],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_smult_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v16hi },
    &operand_data[11996],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_umult_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v16hi },
    &operand_data[11996],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_smult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v8hi },
    &operand_data[11999],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_umult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v8hi },
    &operand_data[11999],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_smult_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v8si },
    &operand_data[12002],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_umult_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v8si },
    &operand_data[12002],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_smult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v4si },
    &operand_data[12005],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10405 */
  {
    "vec_widen_umult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v4si },
    &operand_data[12005],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10419 */
  {
    "vec_widen_smult_even_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_even_v4si },
    &operand_data[11964],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10430 */
  {
    "vec_widen_smult_odd_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_odd_v16si },
    &operand_data[12008],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10430 */
  {
    "vec_widen_umult_odd_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_odd_v16si },
    &operand_data[12008],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10430 */
  {
    "vec_widen_smult_odd_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_odd_v8si },
    &operand_data[12011],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10430 */
  {
    "vec_widen_umult_odd_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_odd_v8si },
    &operand_data[12011],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10430 */
  {
    "vec_widen_smult_odd_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_odd_v4si },
    &operand_data[12014],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10430 */
  {
    "vec_widen_umult_odd_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_odd_v4si },
    &operand_data[12014],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10445 */
  {
    "sdot_prodv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sdot_prodv32hi },
    &operand_data[12017],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10445 */
  {
    "sdot_prodv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sdot_prodv16hi },
    &operand_data[12021],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10445 */
  {
    "sdot_prodv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sdot_prodv8hi },
    &operand_data[12025],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10462 */
  {
    "sdot_prodv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sdot_prodv4si },
    &operand_data[12029],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10475 */
  {
    "usadv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usadv16qi },
    &operand_data[12033],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10490 */
  {
    "usadv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usadv32qi },
    &operand_data[12037],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10622 */
  {
    "vec_shl_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shl_v16qi },
    &operand_data[12041],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10622 */
  {
    "vec_shl_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shl_v8hi },
    &operand_data[12044],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10622 */
  {
    "vec_shl_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shl_v4si },
    &operand_data[12047],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10622 */
  {
    "vec_shl_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shl_v2di },
    &operand_data[12050],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10661 */
  {
    "vec_shr_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shr_v16qi },
    &operand_data[12041],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10661 */
  {
    "vec_shr_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shr_v8hi },
    &operand_data[12044],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10661 */
  {
    "vec_shr_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shr_v4si },
    &operand_data[12047],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10661 */
  {
    "vec_shr_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shr_v2di },
    &operand_data[12050],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "smaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv32qi3 },
    &operand_data[11889],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "sminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv32qi3 },
    &operand_data[11889],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "umaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv32qi3 },
    &operand_data[11889],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "uminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv32qi3 },
    &operand_data[11889],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "smaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16hi3 },
    &operand_data[11899],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "sminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16hi3 },
    &operand_data[11899],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "umaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16hi3 },
    &operand_data[11899],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "uminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16hi3 },
    &operand_data[11899],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "smaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8si3 },
    &operand_data[11854],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "sminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8si3 },
    &operand_data[11854],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "umaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8si3 },
    &operand_data[11854],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "uminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8si3 },
    &operand_data[11854],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "smaxv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv64qi3 },
    &operand_data[11879],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "sminv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv64qi3 },
    &operand_data[11879],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "umaxv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv64qi3 },
    &operand_data[11879],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "uminv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv64qi3 },
    &operand_data[11879],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "smaxv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv32hi3 },
    &operand_data[11894],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "sminv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv32hi3 },
    &operand_data[11894],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "umaxv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv32hi3 },
    &operand_data[11894],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "uminv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv32hi3 },
    &operand_data[11894],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "smaxv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16si3 },
    &operand_data[11849],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "sminv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16si3 },
    &operand_data[11849],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "umaxv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16si3 },
    &operand_data[11849],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10721 */
  {
    "uminv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16si3 },
    &operand_data[11849],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "smaxv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16si3_mask },
    &operand_data[11849],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "sminv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16si3_mask },
    &operand_data[11849],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "umaxv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16si3_mask },
    &operand_data[11849],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "uminv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16si3_mask },
    &operand_data[11849],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "smaxv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8si3_mask },
    &operand_data[11854],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "sminv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8si3_mask },
    &operand_data[11854],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "umaxv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8si3_mask },
    &operand_data[11854],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "uminv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8si3_mask },
    &operand_data[11854],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "smaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4si3_mask },
    &operand_data[11859],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "sminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4si3_mask },
    &operand_data[11859],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "umaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4si3_mask },
    &operand_data[11859],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "uminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4si3_mask },
    &operand_data[11859],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "smaxv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8di3_mask },
    &operand_data[11864],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "sminv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8di3_mask },
    &operand_data[11864],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "umaxv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8di3_mask },
    &operand_data[11864],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "uminv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8di3_mask },
    &operand_data[11864],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "smaxv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4di3_mask },
    &operand_data[11869],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "sminv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4di3_mask },
    &operand_data[11869],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "umaxv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4di3_mask },
    &operand_data[11869],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "uminv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4di3_mask },
    &operand_data[11869],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "smaxv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2di3_mask },
    &operand_data[11874],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "sminv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2di3_mask },
    &operand_data[11874],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "umaxv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv2di3_mask },
    &operand_data[11874],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10741 */
  {
    "uminv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv2di3_mask },
    &operand_data[11874],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "smaxv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8di3 },
    &operand_data[11650],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "sminv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8di3 },
    &operand_data[11650],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "umaxv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8di3 },
    &operand_data[11650],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "uminv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8di3 },
    &operand_data[11650],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "smaxv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4di3 },
    &operand_data[11656],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "sminv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4di3 },
    &operand_data[11656],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "umaxv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4di3 },
    &operand_data[11656],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "uminv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4di3 },
    &operand_data[11656],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "smaxv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2di3 },
    &operand_data[11662],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "sminv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2di3 },
    &operand_data[11662],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "umaxv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv2di3 },
    &operand_data[11662],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10775 */
  {
    "uminv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv2di3 },
    &operand_data[11662],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10817 */
  {
    "smaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16qi3 },
    &operand_data[11819],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10817 */
  {
    "sminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16qi3 },
    &operand_data[11819],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10817 */
  {
    "smaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10817 */
  {
    "sminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10817 */
  {
    "smaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4si3 },
    &operand_data[11837],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10817 */
  {
    "sminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4si3 },
    &operand_data[11837],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10890 */
  {
    "umaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16qi3 },
    &operand_data[11819],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10890 */
  {
    "uminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16qi3 },
    &operand_data[11819],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10890 */
  {
    "umaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10890 */
  {
    "uminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10890 */
  {
    "umaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4si3 },
    &operand_data[11837],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10890 */
  {
    "uminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4si3 },
    &operand_data[11837],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10980 */
  {
    "avx2_eqv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_eqv32qi3 },
    &operand_data[11889],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10980 */
  {
    "avx2_eqv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_eqv16hi3 },
    &operand_data[11899],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10980 */
  {
    "avx2_eqv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_eqv8si3 },
    &operand_data[11854],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:10980 */
  {
    "avx2_eqv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_eqv4di3 },
    &operand_data[11869],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512bw_eqv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv64qi3 },
    &operand_data[12053],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512bw_eqv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv64qi3_mask },
    &operand_data[12053],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512vl_eqv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16qi3 },
    &operand_data[12057],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512vl_eqv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16qi3_mask },
    &operand_data[12057],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512vl_eqv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv32qi3 },
    &operand_data[12061],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512vl_eqv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv32qi3_mask },
    &operand_data[12061],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512bw_eqv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv32hi3 },
    &operand_data[11893],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512bw_eqv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv32hi3_mask },
    &operand_data[12064],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512vl_eqv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16hi3 },
    &operand_data[12068],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512vl_eqv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16hi3_mask },
    &operand_data[12068],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512vl_eqv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8hi3 },
    &operand_data[12072],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11000 */
  {
    "avx512vl_eqv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8hi3_mask },
    &operand_data[12072],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512f_eqv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv16si3 },
    &operand_data[10634],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512f_eqv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv16si3_mask },
    &operand_data[12076],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512vl_eqv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8si3 },
    &operand_data[12080],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512vl_eqv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8si3_mask },
    &operand_data[12080],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512vl_eqv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4si3 },
    &operand_data[10642],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512vl_eqv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4si3_mask },
    &operand_data[12083],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512f_eqv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv8di3 },
    &operand_data[10646],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512f_eqv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv8di3_mask },
    &operand_data[12086],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512vl_eqv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4di3 },
    &operand_data[10650],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512vl_eqv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4di3_mask },
    &operand_data[12089],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512vl_eqv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv2di3 },
    &operand_data[10654],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11009 */
  {
    "avx512vl_eqv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv2di3_mask },
    &operand_data[12092],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11076 */
  {
    "sse2_eqv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_eqv16qi3 },
    &operand_data[11819],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11076 */
  {
    "sse2_eqv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_eqv8hi3 },
    &operand_data[11828],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11076 */
  {
    "sse2_eqv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_eqv4si3 },
    &operand_data[11837],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11084 */
  {
    "sse4_1_eqv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_eqv2di3 },
    &operand_data[11846],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv64qiv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv64qi },
    &operand_data[12096],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv32hiv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv64qi },
    &operand_data[12102],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv16siv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv64qi },
    &operand_data[12108],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv8div64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div64qi },
    &operand_data[12114],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv16sfv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv64qi },
    &operand_data[12120],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv8dfv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv64qi },
    &operand_data[12126],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv64qiv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv32hi },
    &operand_data[12132],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv32hiv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv32hi },
    &operand_data[12138],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv16siv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv32hi },
    &operand_data[12144],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv8div32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div32hi },
    &operand_data[12150],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv16sfv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv32hi },
    &operand_data[12156],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv8dfv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv32hi },
    &operand_data[12162],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv64qiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv16si },
    &operand_data[12168],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv32hiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv16si },
    &operand_data[12174],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv16siv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv16si },
    &operand_data[12180],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv8div16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div16si },
    &operand_data[12186],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv16sfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv16si },
    &operand_data[12192],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv8dfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv16si },
    &operand_data[12198],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv64qiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv8di },
    &operand_data[12204],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv32hiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv8di },
    &operand_data[12210],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv16siv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv8di },
    &operand_data[12216],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv8div8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div8di },
    &operand_data[12222],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv16sfv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv8di },
    &operand_data[12228],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11159 */
  {
    "vcondv8dfv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv8di },
    &operand_data[12234],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv32qiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv32qi },
    &operand_data[12240],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv16hiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv32qi },
    &operand_data[12246],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv8siv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv32qi },
    &operand_data[12252],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv4div32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div32qi },
    &operand_data[12258],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv8sfv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv32qi },
    &operand_data[12264],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv4dfv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv32qi },
    &operand_data[12270],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv32qiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv16hi },
    &operand_data[12276],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv16hiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv16hi },
    &operand_data[12282],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv8siv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv16hi },
    &operand_data[12288],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv4div16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div16hi },
    &operand_data[12294],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv8sfv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv16hi },
    &operand_data[12300],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv4dfv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv16hi },
    &operand_data[12306],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv32qiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv8si },
    &operand_data[12312],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv16hiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv8si },
    &operand_data[12318],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv8si },
    &operand_data[12324],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv4div8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div8si },
    &operand_data[12330],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv8si },
    &operand_data[12336],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv4dfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv8si },
    &operand_data[12342],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv32qiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv4di },
    &operand_data[12348],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv16hiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv4di },
    &operand_data[12354],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv8siv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv4di },
    &operand_data[12360],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div4di },
    &operand_data[12366],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv8sfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv4di },
    &operand_data[12372],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11176 */
  {
    "vcondv4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv4di },
    &operand_data[12378],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv16qi },
    &operand_data[12384],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv8hiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv16qi },
    &operand_data[12390],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv4siv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv16qi },
    &operand_data[12396],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv2div16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div16qi },
    &operand_data[12402],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv4sfv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv16qi },
    &operand_data[12408],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv2dfv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv16qi },
    &operand_data[12414],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv16qiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv8hi },
    &operand_data[12420],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv8hi },
    &operand_data[12426],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv4siv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv8hi },
    &operand_data[12432],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv2div8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div8hi },
    &operand_data[12438],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv4sfv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv8hi },
    &operand_data[12444],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv2dfv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv8hi },
    &operand_data[12450],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv16qiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv4si },
    &operand_data[12456],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv8hiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv4si },
    &operand_data[12462],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv4si },
    &operand_data[12468],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv2div4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div4si },
    &operand_data[12474],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv4si },
    &operand_data[12480],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11193 */
  {
    "vcondv2dfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv4si },
    &operand_data[12486],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11210 */
  {
    "vcondv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div2di },
    &operand_data[12492],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11210 */
  {
    "vcondv2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv2di },
    &operand_data[12498],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv64qiv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv64qiv64qi },
    &operand_data[12504],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv32hiv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32hiv64qi },
    &operand_data[12510],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv16siv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16siv64qi },
    &operand_data[12516],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv8div64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8div64qi },
    &operand_data[12522],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv16sfv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16sfv64qi },
    &operand_data[12528],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv8dfv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8dfv64qi },
    &operand_data[12534],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv64qiv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv64qiv32hi },
    &operand_data[12540],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv32hiv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32hiv32hi },
    &operand_data[12546],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv16siv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16siv32hi },
    &operand_data[12552],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv8div32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8div32hi },
    &operand_data[12558],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv16sfv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16sfv32hi },
    &operand_data[12564],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv8dfv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8dfv32hi },
    &operand_data[12570],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv64qiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv64qiv16si },
    &operand_data[12576],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv32hiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32hiv16si },
    &operand_data[12582],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv16siv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16siv16si },
    &operand_data[12588],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv8div16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8div16si },
    &operand_data[12594],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv16sfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16sfv16si },
    &operand_data[12600],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv8dfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8dfv16si },
    &operand_data[12606],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv64qiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv64qiv8di },
    &operand_data[12612],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv32hiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32hiv8di },
    &operand_data[12618],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv16siv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16siv8di },
    &operand_data[12624],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv8div8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8div8di },
    &operand_data[12630],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv16sfv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16sfv8di },
    &operand_data[12636],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11225 */
  {
    "vconduv8dfv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8dfv8di },
    &operand_data[12642],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv32qiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32qiv32qi },
    &operand_data[12648],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv16hiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16hiv32qi },
    &operand_data[12654],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv8siv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8siv32qi },
    &operand_data[12660],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv4div32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4div32qi },
    &operand_data[12666],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv8sfv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8sfv32qi },
    &operand_data[12672],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv4dfv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4dfv32qi },
    &operand_data[12678],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv32qiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32qiv16hi },
    &operand_data[12684],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv16hiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16hiv16hi },
    &operand_data[12690],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv8siv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8siv16hi },
    &operand_data[12696],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv4div16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4div16hi },
    &operand_data[12702],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv8sfv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8sfv16hi },
    &operand_data[12708],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv4dfv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4dfv16hi },
    &operand_data[12714],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv32qiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32qiv8si },
    &operand_data[12720],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv16hiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16hiv8si },
    &operand_data[12726],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8siv8si },
    &operand_data[12732],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv4div8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4div8si },
    &operand_data[12738],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8sfv8si },
    &operand_data[12744],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv4dfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4dfv8si },
    &operand_data[12750],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv32qiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32qiv4di },
    &operand_data[12756],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv16hiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16hiv4di },
    &operand_data[12762],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv8siv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8siv4di },
    &operand_data[12768],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4div4di },
    &operand_data[12774],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv8sfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8sfv4di },
    &operand_data[12780],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11242 */
  {
    "vconduv4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4dfv4di },
    &operand_data[12786],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16qiv16qi },
    &operand_data[12792],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv8hiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8hiv16qi },
    &operand_data[12798],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv4siv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4siv16qi },
    &operand_data[12804],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv2div16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2div16qi },
    &operand_data[12810],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv4sfv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4sfv16qi },
    &operand_data[12816],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv2dfv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2dfv16qi },
    &operand_data[12822],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv16qiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16qiv8hi },
    &operand_data[12828],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8hiv8hi },
    &operand_data[12834],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv4siv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4siv8hi },
    &operand_data[12840],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv2div8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2div8hi },
    &operand_data[12846],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv4sfv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4sfv8hi },
    &operand_data[12852],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv2dfv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2dfv8hi },
    &operand_data[12858],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv16qiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16qiv4si },
    &operand_data[12864],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv8hiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8hiv4si },
    &operand_data[12870],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4siv4si },
    &operand_data[12876],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv2div4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2div4si },
    &operand_data[12882],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4sfv4si },
    &operand_data[12888],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11259 */
  {
    "vconduv2dfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2dfv4si },
    &operand_data[12894],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11276 */
  {
    "vconduv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2div2di },
    &operand_data[12900],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11276 */
  {
    "vconduv2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2dfv2di },
    &operand_data[12906],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv16qi },
    &operand_data[12912],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8hi },
    &operand_data[12916],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv4si },
    &operand_data[12920],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv2di },
    &operand_data[12924],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv4sf },
    &operand_data[11706],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv2df },
    &operand_data[11745],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv32qi },
    &operand_data[12928],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv16hi },
    &operand_data[12932],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8si },
    &operand_data[12936],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv4di },
    &operand_data[12940],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8sf },
    &operand_data[11693],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv4df },
    &operand_data[11732],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv16sf },
    &operand_data[11680],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8df },
    &operand_data[11719],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv16si },
    &operand_data[12944],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8di },
    &operand_data[12948],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv32hi },
    &operand_data[12952],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11300 */
  {
    "vec_permv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv64qi },
    &operand_data[12956],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv4sf },
    &operand_data[12960],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv4si },
    &operand_data[12964],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv2df },
    &operand_data[12968],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv2di },
    &operand_data[12972],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv16qi },
    &operand_data[12976],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8hi },
    &operand_data[12980],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8sf },
    &operand_data[12984],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv4df },
    &operand_data[12988],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8si },
    &operand_data[12992],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv4di },
    &operand_data[12996],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv32qi },
    &operand_data[13000],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv16hi },
    &operand_data[13004],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv16si },
    &operand_data[13008],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8di },
    &operand_data[13012],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv16sf },
    &operand_data[13016],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8df },
    &operand_data[13020],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv32hi },
    &operand_data[13024],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11322 */
  {
    "vec_perm_constv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv64qi },
    &operand_data[13028],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv16si2 },
    &operand_data[11805],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8di2 },
    &operand_data[11809],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv64qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv64qi2 },
    &operand_data[11797],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv32qi2 },
    &operand_data[11799],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv16qi2 },
    &operand_data[10907],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv32hi2 },
    &operand_data[11801],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv16hi2 },
    &operand_data[11803],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8hi2 },
    &operand_data[10911],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8si2 },
    &operand_data[11807],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4si2 },
    &operand_data[10915],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4di2 },
    &operand_data[11811],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11341 */
  {
    "one_cmplv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv2di2 },
    &operand_data[10919],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "avx512bw_andnotv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_andnotv64qi3 },
    &operand_data[13032],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "avx2_andnotv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv32qi3 },
    &operand_data[13035],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "sse2_andnotv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv16qi3 },
    &operand_data[13038],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "avx512bw_andnotv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_andnotv32hi3 },
    &operand_data[13041],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "avx2_andnotv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv16hi3 },
    &operand_data[13044],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "sse2_andnotv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv8hi3 },
    &operand_data[13047],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "avx512f_andnotv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv16si3 },
    &operand_data[13050],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "avx2_andnotv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv8si3 },
    &operand_data[13053],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "sse2_andnotv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv4si3 },
    &operand_data[13056],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "avx512f_andnotv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv8di3 },
    &operand_data[13059],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "avx2_andnotv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv4di3 },
    &operand_data[13062],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11356 */
  {
    "sse2_andnotv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv2di3 },
    &operand_data[13065],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11363 */
  {
    "avx512f_andnotv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv16si3_mask },
    &operand_data[13068],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11363 */
  {
    "avx2_andnotv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv8si3_mask },
    &operand_data[13073],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11363 */
  {
    "sse2_andnotv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv4si3_mask },
    &operand_data[13078],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11363 */
  {
    "avx512f_andnotv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv8di3_mask },
    &operand_data[13083],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11363 */
  {
    "avx2_andnotv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv4di3_mask },
    &operand_data[13088],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11363 */
  {
    "sse2_andnotv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv2di3_mask },
    &operand_data[13093],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11374 */
  {
    "avx512bw_andnotv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_andnotv64qi3_mask },
    &operand_data[13098],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11374 */
  {
    "sse2_andnotv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv16qi3_mask },
    &operand_data[13103],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11374 */
  {
    "avx2_andnotv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv32qi3_mask },
    &operand_data[13108],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11374 */
  {
    "avx512bw_andnotv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_andnotv32hi3_mask },
    &operand_data[13113],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11374 */
  {
    "avx2_andnotv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv16hi3_mask },
    &operand_data[13118],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11374 */
  {
    "sse2_andnotv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv8hi3_mask },
    &operand_data[13123],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16si3 },
    &operand_data[13128],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16si3 },
    &operand_data[13128],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16si3 },
    &operand_data[13128],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8di3 },
    &operand_data[13131],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8di3 },
    &operand_data[13131],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8di3 },
    &operand_data[13131],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv64qi3 },
    &operand_data[13134],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv64qi3 },
    &operand_data[13134],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv64qi3 },
    &operand_data[13134],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv32qi3 },
    &operand_data[13137],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv32qi3 },
    &operand_data[13137],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv32qi3 },
    &operand_data[13137],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16qi3 },
    &operand_data[13140],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16qi3 },
    &operand_data[13140],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16qi3 },
    &operand_data[13140],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv32hi3 },
    &operand_data[13143],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv32hi3 },
    &operand_data[13143],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv32hi3 },
    &operand_data[13143],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16hi3 },
    &operand_data[13146],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16hi3 },
    &operand_data[13146],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16hi3 },
    &operand_data[13146],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8hi3 },
    &operand_data[13149],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8hi3 },
    &operand_data[13149],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8hi3 },
    &operand_data[13149],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8si3 },
    &operand_data[13152],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8si3 },
    &operand_data[13152],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8si3 },
    &operand_data[13152],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4si3 },
    &operand_data[13155],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4si3 },
    &operand_data[13155],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4si3 },
    &operand_data[13155],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4di3 },
    &operand_data[13158],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4di3 },
    &operand_data[13158],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4di3 },
    &operand_data[13158],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "andv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2di3 },
    &operand_data[13161],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "iorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2di3 },
    &operand_data[13161],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11498 */
  {
    "xorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2di3 },
    &operand_data[13161],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11754 */
  {
    "vec_pack_trunc_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v32hi },
    &operand_data[13164],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11754 */
  {
    "vec_pack_trunc_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v16hi },
    &operand_data[12931],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11754 */
  {
    "vec_pack_trunc_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v8hi },
    &operand_data[12915],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11754 */
  {
    "vec_pack_trunc_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v16si },
    &operand_data[13166],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11754 */
  {
    "vec_pack_trunc_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v8si },
    &operand_data[12935],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11754 */
  {
    "vec_pack_trunc_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v4si },
    &operand_data[12919],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11754 */
  {
    "vec_pack_trunc_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v8di },
    &operand_data[12947],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11754 */
  {
    "vec_pack_trunc_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v4di },
    &operand_data[12939],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11754 */
  {
    "vec_pack_trunc_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v2di },
    &operand_data[12923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11766 */
  {
    "vec_pack_trunc_qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_qi },
    &operand_data[13169],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11773 */
  {
    "vec_pack_trunc_hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_hi },
    &operand_data[13172],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:11773 */
  {
    "vec_pack_trunc_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_si },
    &operand_data[13175],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12271 */
  {
    "vec_interleave_highv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv32qi },
    &operand_data[5755],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12271 */
  {
    "vec_interleave_highv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv16hi },
    &operand_data[5758],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12271 */
  {
    "vec_interleave_highv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv8si },
    &operand_data[5761],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12271 */
  {
    "vec_interleave_highv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4di },
    &operand_data[5764],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12289 */
  {
    "vec_interleave_lowv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv32qi },
    &operand_data[5755],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12289 */
  {
    "vec_interleave_lowv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv16hi },
    &operand_data[5758],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12289 */
  {
    "vec_interleave_lowv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv8si },
    &operand_data[5761],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12289 */
  {
    "vec_interleave_lowv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv4di },
    &operand_data[5764],
    3,
    3,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12373 */
  {
    "avx512dq_vinsertf64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinsertf64x2_mask },
    &operand_data[13178],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12373 */
  {
    "avx512dq_vinserti64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinserti64x2_mask },
    &operand_data[13184],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12373 */
  {
    "avx512f_vinsertf32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinsertf32x4_mask },
    &operand_data[13190],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12373 */
  {
    "avx512f_vinserti32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinserti32x4_mask },
    &operand_data[13196],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12425 */
  {
    "avx512dq_vinsertf32x8_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinsertf32x8_mask },
    &operand_data[13202],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12425 */
  {
    "avx512dq_vinserti32x8_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinserti32x8_mask },
    &operand_data[13208],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12425 */
  {
    "avx512f_vinsertf64x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinsertf64x4_mask },
    &operand_data[13214],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12425 */
  {
    "avx512f_vinserti64x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinserti64x4_mask },
    &operand_data[13220],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12510 */
  {
    "avx512dq_shuf_i64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_shuf_i64x2_mask },
    &operand_data[13226],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12510 */
  {
    "avx512dq_shuf_f64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_shuf_f64x2_mask },
    &operand_data[13232],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12555 */
  {
    "avx512f_shuf_f64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f64x2_mask },
    &operand_data[11752],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12555 */
  {
    "avx512f_shuf_i64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i64x2_mask },
    &operand_data[13238],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12613 */
  {
    "avx512vl_shuf_i32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_shuf_i32x4_mask },
    &operand_data[13244],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12613 */
  {
    "avx512vl_shuf_f32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_shuf_f32x4_mask },
    &operand_data[13250],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12671 */
  {
    "avx512f_shuf_f32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f32x4_mask },
    &operand_data[11668],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12671 */
  {
    "avx512f_shuf_i32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i32x4_mask },
    &operand_data[13256],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12753 */
  {
    "avx512f_pshufdv3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_pshufdv3_mask },
    &operand_data[13257],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12831 */
  {
    "avx512vl_pshufdv3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshufdv3_mask },
    &operand_data[13262],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12853 */
  {
    "avx2_pshufdv3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufdv3 },
    &operand_data[11640],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12905 */
  {
    "avx512vl_pshufd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshufd_mask },
    &operand_data[13267],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12923 */
  {
    "sse2_pshufd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufd },
    &operand_data[13272],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12975 */
  {
    "avx512vl_pshuflwv3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshuflwv3_mask },
    &operand_data[13275],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:12997 */
  {
    "avx2_pshuflwv3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshuflwv3 },
    &operand_data[13275],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13057 */
  {
    "avx512vl_pshuflw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshuflw_mask },
    &operand_data[13280],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13075 */
  {
    "sse2_pshuflw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshuflw },
    &operand_data[13285],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13120 */
  {
    "avx2_pshufhwv3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufhwv3 },
    &operand_data[13275],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13151 */
  {
    "avx512vl_pshufhwv3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshufhwv3_mask },
    &operand_data[13275],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13214 */
  {
    "avx512vl_pshufhw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshufhw_mask },
    &operand_data[13280],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13232 */
  {
    "sse2_pshufhw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufhw },
    &operand_data[13285],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13277 */
  {
    "sse2_loadd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadd },
    &operand_data[13288],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13663 */
  {
    "vec_unpacks_lo_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v64qi },
    &operand_data[12955],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13663 */
  {
    "vec_unpacks_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v32qi },
    &operand_data[11990],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13663 */
  {
    "vec_unpacks_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v16qi },
    &operand_data[11993],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13663 */
  {
    "vec_unpacks_lo_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v32hi },
    &operand_data[12017],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13663 */
  {
    "vec_unpacks_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v16hi },
    &operand_data[11996],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13663 */
  {
    "vec_unpacks_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v8hi },
    &operand_data[11999],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13663 */
  {
    "vec_unpacks_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v16si },
    &operand_data[13290],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13663 */
  {
    "vec_unpacks_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v8si },
    &operand_data[12002],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13663 */
  {
    "vec_unpacks_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v4si },
    &operand_data[12005],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13669 */
  {
    "vec_unpacks_hi_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v64qi },
    &operand_data[12955],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13669 */
  {
    "vec_unpacks_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v32qi },
    &operand_data[11990],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13669 */
  {
    "vec_unpacks_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v16qi },
    &operand_data[11993],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13669 */
  {
    "vec_unpacks_hi_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v32hi },
    &operand_data[12017],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13669 */
  {
    "vec_unpacks_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v16hi },
    &operand_data[11996],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13669 */
  {
    "vec_unpacks_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v8hi },
    &operand_data[11999],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13669 */
  {
    "vec_unpacks_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v16si },
    &operand_data[13290],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13669 */
  {
    "vec_unpacks_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v8si },
    &operand_data[12002],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13669 */
  {
    "vec_unpacks_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v4si },
    &operand_data[12005],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13675 */
  {
    "vec_unpacku_lo_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v64qi },
    &operand_data[12955],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13675 */
  {
    "vec_unpacku_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v32qi },
    &operand_data[11990],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13675 */
  {
    "vec_unpacku_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v16qi },
    &operand_data[11993],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13675 */
  {
    "vec_unpacku_lo_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v32hi },
    &operand_data[12017],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13675 */
  {
    "vec_unpacku_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v16hi },
    &operand_data[11996],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13675 */
  {
    "vec_unpacku_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v8hi },
    &operand_data[11999],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13675 */
  {
    "vec_unpacku_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v16si },
    &operand_data[13290],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13675 */
  {
    "vec_unpacku_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v8si },
    &operand_data[12002],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13675 */
  {
    "vec_unpacku_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v4si },
    &operand_data[12005],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13681 */
  {
    "vec_unpacks_lo_hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_hi },
    &operand_data[12075],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13686 */
  {
    "vec_unpacks_lo_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_si },
    &operand_data[10031],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13691 */
  {
    "vec_unpacks_lo_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_di },
    &operand_data[13292],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13696 */
  {
    "vec_unpacku_hi_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v64qi },
    &operand_data[12955],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13696 */
  {
    "vec_unpacku_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v32qi },
    &operand_data[11990],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13696 */
  {
    "vec_unpacku_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v16qi },
    &operand_data[11993],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13696 */
  {
    "vec_unpacku_hi_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v32hi },
    &operand_data[12017],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13696 */
  {
    "vec_unpacku_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v16hi },
    &operand_data[11996],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13696 */
  {
    "vec_unpacku_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v8hi },
    &operand_data[11999],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13696 */
  {
    "vec_unpacku_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v16si },
    &operand_data[13290],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13696 */
  {
    "vec_unpacku_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v8si },
    &operand_data[12002],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13696 */
  {
    "vec_unpacku_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v4si },
    &operand_data[12005],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13702 */
  {
    "vec_unpacks_hi_hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_hi },
    &operand_data[12075],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13708 */
  {
    "vec_unpacks_hi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_si },
    &operand_data[10031],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13708 */
  {
    "vec_unpacks_hi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_di },
    &operand_data[13292],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "avx512bw_uavgv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_uavgv64qi3 },
    &operand_data[11813],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "avx512bw_uavgv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_uavgv64qi3_mask },
    &operand_data[11909],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "avx2_uavgv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_uavgv32qi3 },
    &operand_data[11816],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "avx2_uavgv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_uavgv32qi3_mask },
    &operand_data[11914],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "sse2_uavgv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_uavgv16qi3 },
    &operand_data[11819],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "sse2_uavgv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_uavgv16qi3_mask },
    &operand_data[11919],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "avx512bw_uavgv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_uavgv32hi3 },
    &operand_data[11822],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "avx512bw_uavgv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_uavgv32hi3_mask },
    &operand_data[11924],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "avx2_uavgv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_uavgv16hi3 },
    &operand_data[11825],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "avx2_uavgv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_uavgv16hi3_mask },
    &operand_data[11929],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "sse2_uavgv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_uavgv8hi3 },
    &operand_data[11828],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13723 */
  {
    "sse2_uavgv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_uavgv8hi3_mask },
    &operand_data[11934],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:13848 */
  {
    "sse2_maskmovdqu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_maskmovdqu },
    &operand_data[13294],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14377 */
  {
    "ssse3_pmulhrswv4hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmulhrswv4hi3_mask },
    &operand_data[13297],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14377 */
  {
    "ssse3_pmulhrswv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmulhrswv8hi3_mask },
    &operand_data[13302],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14377 */
  {
    "avx2_pmulhrswv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pmulhrswv16hi3_mask },
    &operand_data[13307],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14400 */
  {
    "ssse3_pmulhrswv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmulhrswv4hi3 },
    &operand_data[10496],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14400 */
  {
    "ssse3_pmulhrswv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmulhrswv8hi3 },
    &operand_data[11904],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14400 */
  {
    "avx2_pmulhrswv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pmulhrswv16hi3 },
    &operand_data[11899],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv64qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv64qi2 },
    &operand_data[11797],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv32qi2 },
    &operand_data[11799],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16qi2 },
    &operand_data[10907],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv32hi2 },
    &operand_data[11801],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16hi2 },
    &operand_data[11803],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8hi2 },
    &operand_data[10911],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16si2 },
    &operand_data[11805],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8si2 },
    &operand_data[11807],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4si2 },
    &operand_data[10915],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8di2 },
    &operand_data[11809],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4di2 },
    &operand_data[11811],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14643 */
  {
    "absv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2di2 },
    &operand_data[10919],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:14912 */
  {
    "avx2_pblendw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pblendw },
    &operand_data[13312],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15251 */
  {
    "avx_roundps_sfix256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_roundps_sfix256 },
    &operand_data[13316],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15251 */
  {
    "sse4_1_roundps_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundps_sfix },
    &operand_data[13319],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15267 */
  {
    "avx512f_roundps512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_roundps512 },
    &operand_data[13322],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15267 */
  {
    "avx512f_roundpd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_roundpd512 },
    &operand_data[13325],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15277 */
  {
    "avx512f_roundps512_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_roundps512_sfix },
    &operand_data[13328],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15289 */
  {
    "avx512f_roundpd_vec_pack_sfix512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_roundpd_vec_pack_sfix512 },
    &operand_data[13331],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15289 */
  {
    "avx_roundpd_vec_pack_sfix256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_roundpd_vec_pack_sfix256 },
    &operand_data[13335],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15289 */
  {
    "sse4_1_roundpd_vec_pack_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundpd_vec_pack_sfix },
    &operand_data[13339],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15349 */
  {
    "roundv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv16sf2 },
    &operand_data[10683],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15349 */
  {
    "roundv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv8sf2 },
    &operand_data[10685],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15349 */
  {
    "roundv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv4sf2 },
    &operand_data[10687],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15349 */
  {
    "roundv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv8df2 },
    &operand_data[10689],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15349 */
  {
    "roundv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv4df2 },
    &operand_data[10691],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15349 */
  {
    "roundv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv2df2 },
    &operand_data[10693],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15383 */
  {
    "roundv16sf2_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv16sf2_sfix },
    &operand_data[11336],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15383 */
  {
    "roundv8sf2_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv8sf2_sfix },
    &operand_data[11338],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15383 */
  {
    "roundv4sf2_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv4sf2_sfix },
    &operand_data[11340],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15397 */
  {
    "roundv8df2_vec_pack_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv8df2_vec_pack_sfix },
    &operand_data[11412],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15397 */
  {
    "roundv4df2_vec_pack_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv4df2_vec_pack_sfix },
    &operand_data[11415],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15397 */
  {
    "roundv2df2_vec_pack_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv2df2_vec_pack_sfix },
    &operand_data[11418],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15831 */
  {
    "avx512pf_gatherpfv16sisf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_gatherpfv16sisf },
    &operand_data[13343],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15831 */
  {
    "avx512pf_gatherpfv8disf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_gatherpfv8disf },
    &operand_data[13348],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15876 */
  {
    "avx512pf_gatherpfv8sidf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_gatherpfv8sidf },
    &operand_data[13353],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15876 */
  {
    "avx512pf_gatherpfv8didf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_gatherpfv8didf },
    &operand_data[13348],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15921 */
  {
    "avx512pf_scatterpfv16sisf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_scatterpfv16sisf },
    &operand_data[13358],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15921 */
  {
    "avx512pf_scatterpfv8disf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_scatterpfv8disf },
    &operand_data[13363],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15968 */
  {
    "avx512pf_scatterpfv8sidf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_scatterpfv8sidf },
    &operand_data[13368],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:15968 */
  {
    "avx512pf_scatterpfv8didf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_scatterpfv8didf },
    &operand_data[13363],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16462 */
  {
    "rotlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlv16qi3 },
    &operand_data[13373],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16462 */
  {
    "rotlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlv8hi3 },
    &operand_data[13376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16462 */
  {
    "rotlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlv4si3 },
    &operand_data[13379],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16462 */
  {
    "rotlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlv2di3 },
    &operand_data[13382],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16493 */
  {
    "rotrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrv16qi3 },
    &operand_data[13373],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16493 */
  {
    "rotrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrv8hi3 },
    &operand_data[13376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16493 */
  {
    "rotrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrv4si3 },
    &operand_data[13379],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16493 */
  {
    "rotrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrv2di3 },
    &operand_data[13382],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16552 */
  {
    "vrotrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotrv16qi3 },
    &operand_data[11949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16552 */
  {
    "vrotrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotrv8hi3 },
    &operand_data[12916],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16552 */
  {
    "vrotrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotrv4si3 },
    &operand_data[11644],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16552 */
  {
    "vrotrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotrv2di3 },
    &operand_data[11662],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16564 */
  {
    "vrotlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotlv16qi3 },
    &operand_data[11949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16564 */
  {
    "vrotlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotlv8hi3 },
    &operand_data[12916],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16564 */
  {
    "vrotlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotlv4si3 },
    &operand_data[11644],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16564 */
  {
    "vrotlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotlv2di3 },
    &operand_data[11662],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16594 */
  {
    "vlshrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv16qi3 },
    &operand_data[13103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16594 */
  {
    "vlshrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8hi3 },
    &operand_data[13123],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16607 */
  {
    "vlshrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4si3 },
    &operand_data[11645],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16607 */
  {
    "vlshrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv2di3 },
    &operand_data[11663],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16623 */
  {
    "vlshrv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv16si3 },
    &operand_data[11633],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16623 */
  {
    "vlshrv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8di3 },
    &operand_data[11651],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16630 */
  {
    "vlshrv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8si3 },
    &operand_data[11639],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16630 */
  {
    "vlshrv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4di3 },
    &operand_data[11657],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16637 */
  {
    "vashrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8hi3 },
    &operand_data[13123],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16637 */
  {
    "vashrv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8hi3_mask },
    &operand_data[13123],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16653 */
  {
    "vashrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv16qi3 },
    &operand_data[13103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16666 */
  {
    "vashrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv2di3 },
    &operand_data[11663],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16666 */
  {
    "vashrv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv2di3_mask },
    &operand_data[13093],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16682 */
  {
    "vashrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv4si3 },
    &operand_data[11645],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16697 */
  {
    "vashrv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv16si3 },
    &operand_data[11633],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16703 */
  {
    "vashrv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8si3 },
    &operand_data[11639],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16709 */
  {
    "vashlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv16qi3 },
    &operand_data[13103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16709 */
  {
    "vashlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv8hi3 },
    &operand_data[13123],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16720 */
  {
    "vashlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv4si3 },
    &operand_data[11645],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16720 */
  {
    "vashlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv2di3 },
    &operand_data[11663],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16735 */
  {
    "vashlv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv16si3 },
    &operand_data[11633],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16735 */
  {
    "vashlv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv8di3 },
    &operand_data[11651],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16742 */
  {
    "vashlv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv8si3 },
    &operand_data[11639],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16742 */
  {
    "vashlv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv4di3 },
    &operand_data[11657],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16787 */
  {
    "ashlv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv64qi3 },
    &operand_data[13385],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16787 */
  {
    "lshrv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv64qi3 },
    &operand_data[13385],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16787 */
  {
    "ashrv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv64qi3 },
    &operand_data[13385],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16787 */
  {
    "ashlv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv32qi3 },
    &operand_data[13388],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16787 */
  {
    "lshrv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv32qi3 },
    &operand_data[13388],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16787 */
  {
    "ashrv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv32qi3 },
    &operand_data[13388],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16787 */
  {
    "ashlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16qi3 },
    &operand_data[13391],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16787 */
  {
    "lshrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv16qi3 },
    &operand_data[13391],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16787 */
  {
    "ashrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv16qi3 },
    &operand_data[13391],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16826 */
  {
    "ashrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv2di3 },
    &operand_data[13394],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16870 */
  {
    "xop_vmfrczv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vmfrczv4sf2 },
    &operand_data[10595],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:16870 */
  {
    "xop_vmfrczv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vmfrczv2df2 },
    &operand_data[10607],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17082 */
  {
    "avx_vzeroall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vzeroall },
    &operand_data[0],
    0,
    0,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17190 */
  {
    "avx2_permv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4di },
    &operand_data[11658],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17190 */
  {
    "avx2_permv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4df },
    &operand_data[13397],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17190 */
  {
    "avx512f_permv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8di },
    &operand_data[11652],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17190 */
  {
    "avx512f_permv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8df },
    &operand_data[11753],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17205 */
  {
    "avx512vl_permv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permv4di_mask },
    &operand_data[13400],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17205 */
  {
    "avx512vl_permv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permv4df_mask },
    &operand_data[13405],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17205 */
  {
    "avx512f_permv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8di_mask },
    &operand_data[13410],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17205 */
  {
    "avx512f_permv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8df_mask },
    &operand_data[13415],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17681 */
  {
    "avx512f_vpermilv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilv8df },
    &operand_data[11753],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17681 */
  {
    "avx512f_vpermilv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilv8df_mask },
    &operand_data[13415],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17681 */
  {
    "avx_vpermilv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv4df },
    &operand_data[13397],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17681 */
  {
    "avx_vpermilv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv4df_mask },
    &operand_data[13405],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17681 */
  {
    "avx_vpermilv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv2df },
    &operand_data[13420],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17681 */
  {
    "avx_vpermilv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv2df_mask },
    &operand_data[13420],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17702 */
  {
    "avx512f_vpermilv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilv16sf },
    &operand_data[11669],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17702 */
  {
    "avx512f_vpermilv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilv16sf_mask },
    &operand_data[13425],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17702 */
  {
    "avx_vpermilv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv8sf },
    &operand_data[13430],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17702 */
  {
    "avx_vpermilv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv8sf_mask },
    &operand_data[13430],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17702 */
  {
    "avx_vpermilv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv4sf },
    &operand_data[13435],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17702 */
  {
    "avx_vpermilv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv4sf_mask },
    &operand_data[13435],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512f_vpermi2varv16si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16si3_maskz },
    &operand_data[7554],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512f_vpermi2varv16sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16sf3_maskz },
    &operand_data[7559],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512f_vpermi2varv8di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8di3_maskz },
    &operand_data[7564],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512f_vpermi2varv8df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8df3_maskz },
    &operand_data[7569],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512vl_vpermi2varv8si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8si3_maskz },
    &operand_data[7574],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512vl_vpermi2varv8sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8sf3_maskz },
    &operand_data[7579],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512vl_vpermi2varv4di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4di3_maskz },
    &operand_data[7584],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512vl_vpermi2varv4df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4df3_maskz },
    &operand_data[7589],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512vl_vpermi2varv4si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4si3_maskz },
    &operand_data[7594],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512vl_vpermi2varv4sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4sf3_maskz },
    &operand_data[7599],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512vl_vpermi2varv2di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2di3_maskz },
    &operand_data[7604],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17758 */
  {
    "avx512vl_vpermi2varv2df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2df3_maskz },
    &operand_data[7609],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17772 */
  {
    "avx512bw_vpermi2varv64qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv64qi3_maskz },
    &operand_data[13440],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17772 */
  {
    "avx512vl_vpermi2varv16qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16qi3_maskz },
    &operand_data[13445],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17772 */
  {
    "avx512vl_vpermi2varv32qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv32qi3_maskz },
    &operand_data[13450],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17786 */
  {
    "avx512vl_vpermi2varv8hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8hi3_maskz },
    &operand_data[7629],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17786 */
  {
    "avx512vl_vpermi2varv16hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16hi3_maskz },
    &operand_data[7634],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17786 */
  {
    "avx512bw_vpermi2varv32hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv32hi3_maskz },
    &operand_data[7639],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512f_vpermt2varv16si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16si3_maskz },
    &operand_data[7554],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512f_vpermt2varv16sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16sf3_maskz },
    &operand_data[7680],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512f_vpermt2varv8di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8di3_maskz },
    &operand_data[7564],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512f_vpermt2varv8df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8df3_maskz },
    &operand_data[7685],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512vl_vpermt2varv8si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8si3_maskz },
    &operand_data[7574],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512vl_vpermt2varv8sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8sf3_maskz },
    &operand_data[7690],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512vl_vpermt2varv4di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4di3_maskz },
    &operand_data[7584],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512vl_vpermt2varv4df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4df3_maskz },
    &operand_data[7695],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512vl_vpermt2varv4si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4si3_maskz },
    &operand_data[7594],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512vl_vpermt2varv4sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4sf3_maskz },
    &operand_data[7700],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512vl_vpermt2varv2di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2di3_maskz },
    &operand_data[7604],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17887 */
  {
    "avx512vl_vpermt2varv2df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2df3_maskz },
    &operand_data[7705],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17901 */
  {
    "avx512bw_vpermt2varv64qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv64qi3_maskz },
    &operand_data[7614],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17901 */
  {
    "avx512vl_vpermt2varv16qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16qi3_maskz },
    &operand_data[7619],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17901 */
  {
    "avx512vl_vpermt2varv32qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv32qi3_maskz },
    &operand_data[7624],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17915 */
  {
    "avx512vl_vpermt2varv8hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8hi3_maskz },
    &operand_data[7629],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17915 */
  {
    "avx512vl_vpermt2varv16hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16hi3_maskz },
    &operand_data[7634],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:17915 */
  {
    "avx512bw_vpermt2varv32hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv32hi3_maskz },
    &operand_data[7639],
    5,
    5,
    0,
    1,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18016 */
  {
    "avx_vperm2f128v8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vperm2f128v8si3 },
    &operand_data[11639],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18016 */
  {
    "avx_vperm2f128v8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vperm2f128v8sf3 },
    &operand_data[13455],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18016 */
  {
    "avx_vperm2f128v4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vperm2f128v4df3 },
    &operand_data[13459],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18122 */
  {
    "avx512vl_vinsertv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vinsertv8si },
    &operand_data[13463],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18122 */
  {
    "avx512vl_vinsertv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vinsertv8sf },
    &operand_data[13469],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18122 */
  {
    "avx512vl_vinsertv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vinsertv4di },
    &operand_data[13475],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18122 */
  {
    "avx512vl_vinsertv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vinsertv4df },
    &operand_data[13481],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18150 */
  {
    "avx_vinsertf128v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v32qi },
    &operand_data[13487],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18150 */
  {
    "avx_vinsertf128v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v16hi },
    &operand_data[13491],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18150 */
  {
    "avx_vinsertf128v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v8si },
    &operand_data[13463],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18150 */
  {
    "avx_vinsertf128v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v4di },
    &operand_data[13475],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18150 */
  {
    "avx_vinsertf128v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v8sf },
    &operand_data[13469],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18150 */
  {
    "avx_vinsertf128v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v4df },
    &operand_data[13481],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18366 */
  {
    "maskloadv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4sfv4si },
    &operand_data[13495],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18366 */
  {
    "maskloadv2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv2dfv2di },
    &operand_data[13498],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18366 */
  {
    "maskloadv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8sfv8si },
    &operand_data[13501],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18366 */
  {
    "maskloadv4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4dfv4di },
    &operand_data[13504],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18366 */
  {
    "maskloadv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4siv4si },
    &operand_data[13507],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18366 */
  {
    "maskloadv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv2div2di },
    &operand_data[13510],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18366 */
  {
    "maskloadv8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8siv8si },
    &operand_data[13513],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18366 */
  {
    "maskloadv4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4div4di },
    &operand_data[13516],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv16sihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv16sihi },
    &operand_data[13519],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv8siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8siqi },
    &operand_data[13522],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv4siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4siqi },
    &operand_data[13525],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv8diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8diqi },
    &operand_data[13528],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv4diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4diqi },
    &operand_data[13531],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv2diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv2diqi },
    &operand_data[13534],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv16sfhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv16sfhi },
    &operand_data[13537],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv8sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8sfqi },
    &operand_data[13540],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv4sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4sfqi },
    &operand_data[13543],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv8dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8dfqi },
    &operand_data[13546],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv4dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4dfqi },
    &operand_data[13549],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18374 */
  {
    "maskloadv2dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv2dfqi },
    &operand_data[13552],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18382 */
  {
    "maskloadv64qidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv64qidi },
    &operand_data[13555],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18382 */
  {
    "maskloadv16qihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv16qihi },
    &operand_data[13558],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18382 */
  {
    "maskloadv32qisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv32qisi },
    &operand_data[13561],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18382 */
  {
    "maskloadv32hisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv32hisi },
    &operand_data[13564],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18382 */
  {
    "maskloadv16hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv16hihi },
    &operand_data[13567],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18382 */
  {
    "maskloadv8hiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8hiqi },
    &operand_data[13570],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18390 */
  {
    "maskstorev4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4sfv4si },
    &operand_data[13573],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18390 */
  {
    "maskstorev2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev2dfv2di },
    &operand_data[13576],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18390 */
  {
    "maskstorev8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8sfv8si },
    &operand_data[13579],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18390 */
  {
    "maskstorev4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4dfv4di },
    &operand_data[13582],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18390 */
  {
    "maskstorev4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4siv4si },
    &operand_data[13585],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18390 */
  {
    "maskstorev2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev2div2di },
    &operand_data[13588],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18390 */
  {
    "maskstorev8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8siv8si },
    &operand_data[13591],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18390 */
  {
    "maskstorev4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4div4di },
    &operand_data[13594],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev16sihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev16sihi },
    &operand_data[13597],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev8siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8siqi },
    &operand_data[13600],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev4siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4siqi },
    &operand_data[13603],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev8diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8diqi },
    &operand_data[13606],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev4diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4diqi },
    &operand_data[13609],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev2diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev2diqi },
    &operand_data[13612],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev16sfhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev16sfhi },
    &operand_data[13615],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev8sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8sfqi },
    &operand_data[13618],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev4sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4sfqi },
    &operand_data[13621],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev8dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8dfqi },
    &operand_data[13624],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev4dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4dfqi },
    &operand_data[13627],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18399 */
  {
    "maskstorev2dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev2dfqi },
    &operand_data[13630],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18407 */
  {
    "maskstorev64qidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev64qidi },
    &operand_data[13633],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18407 */
  {
    "maskstorev16qihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev16qihi },
    &operand_data[13636],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18407 */
  {
    "maskstorev32qisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev32qisi },
    &operand_data[13639],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18407 */
  {
    "maskstorev32hisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev32hisi },
    &operand_data[13642],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18407 */
  {
    "maskstorev16hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev16hihi },
    &operand_data[13645],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18407 */
  {
    "maskstorev8hiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8hiqi },
    &operand_data[13648],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18415 */
  {
    "cbranchv4si4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchv4si4 },
    &operand_data[13651],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18415 */
  {
    "cbranchv2di4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchv2di4 },
    &operand_data[13655],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18415 */
  {
    "cbranchv8si4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchv8si4 },
    &operand_data[13659],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18415 */
  {
    "cbranchv4di4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchv4di4 },
    &operand_data[13663],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18452 */
  {
    "vec_initv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv32qi },
    &operand_data[13667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18452 */
  {
    "vec_initv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv16hi },
    &operand_data[13669],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18452 */
  {
    "vec_initv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8si },
    &operand_data[13671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18452 */
  {
    "vec_initv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4di },
    &operand_data[13673],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18452 */
  {
    "vec_initv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8sf },
    &operand_data[13675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18452 */
  {
    "vec_initv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4df },
    &operand_data[13677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18461 */
  {
    "vec_initv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv16si },
    &operand_data[13679],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18461 */
  {
    "vec_initv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv16sf },
    &operand_data[13681],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18461 */
  {
    "vec_initv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8di },
    &operand_data[13683],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18461 */
  {
    "vec_initv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8df },
    &operand_data[13685],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18461 */
  {
    "vec_initv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv32hi },
    &operand_data[13687],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18461 */
  {
    "vec_initv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv64qi },
    &operand_data[13689],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18598 */
  {
    "vcvtps2ph_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtps2ph_mask },
    &operand_data[13691],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18611 */
  {
    "vcvtps2ph",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtps2ph },
    &operand_data[13691],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18690 */
  {
    "avx2_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv2di },
    &operand_data[13696],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18690 */
  {
    "avx2_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv2df },
    &operand_data[13703],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18690 */
  {
    "avx2_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv4di },
    &operand_data[13710],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18690 */
  {
    "avx2_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv4df },
    &operand_data[13717],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18690 */
  {
    "avx2_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv4si },
    &operand_data[13724],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18690 */
  {
    "avx2_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv4sf },
    &operand_data[13731],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18690 */
  {
    "avx2_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv8si },
    &operand_data[13738],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18690 */
  {
    "avx2_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv8sf },
    &operand_data[13745],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18751 */
  {
    "avx2_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv2di },
    &operand_data[13752],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18751 */
  {
    "avx2_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv2df },
    &operand_data[13759],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18751 */
  {
    "avx2_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv4di },
    &operand_data[13766],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18751 */
  {
    "avx2_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv4df },
    &operand_data[13773],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18751 */
  {
    "avx2_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv4si },
    &operand_data[13780],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18751 */
  {
    "avx2_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv4sf },
    &operand_data[13787],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18751 */
  {
    "avx2_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv8si },
    &operand_data[13794],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18751 */
  {
    "avx2_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv8sf },
    &operand_data[13801],
    6,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512f_gathersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gathersiv16si },
    &operand_data[13808],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512f_gathersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gathersiv16sf },
    &operand_data[13816],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512f_gathersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gathersiv8di },
    &operand_data[13824],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512f_gathersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gathersiv8df },
    &operand_data[13832],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512vl_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv8si },
    &operand_data[13840],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512vl_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv8sf },
    &operand_data[13848],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512vl_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv4di },
    &operand_data[13856],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512vl_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv4df },
    &operand_data[13864],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512vl_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv4si },
    &operand_data[13872],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512vl_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv4sf },
    &operand_data[13880],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512vl_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv2di },
    &operand_data[13888],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18862 */
  {
    "avx512vl_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv2df },
    &operand_data[13896],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512f_gatherdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gatherdiv16si },
    &operand_data[13904],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512f_gatherdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gatherdiv16sf },
    &operand_data[13912],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512f_gatherdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gatherdiv8di },
    &operand_data[13920],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512f_gatherdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gatherdiv8df },
    &operand_data[13928],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512vl_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv8si },
    &operand_data[13936],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512vl_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv8sf },
    &operand_data[13944],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512vl_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv4di },
    &operand_data[13952],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512vl_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv4df },
    &operand_data[13960],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512vl_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv4si },
    &operand_data[13968],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512vl_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv4sf },
    &operand_data[13976],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512vl_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv2di },
    &operand_data[13984],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18920 */
  {
    "avx512vl_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv2df },
    &operand_data[13992],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512f_scattersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scattersiv16si },
    &operand_data[14000],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512f_scattersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scattersiv16sf },
    &operand_data[14007],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512f_scattersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scattersiv8di },
    &operand_data[14014],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512f_scattersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scattersiv8df },
    &operand_data[14021],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512vl_scattersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv8si },
    &operand_data[14028],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512vl_scattersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv8sf },
    &operand_data[14035],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512vl_scattersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv4di },
    &operand_data[14042],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512vl_scattersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv4df },
    &operand_data[14049],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512vl_scattersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv4si },
    &operand_data[14056],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512vl_scattersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv4sf },
    &operand_data[14063],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512vl_scattersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv2di },
    &operand_data[14070],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:18986 */
  {
    "avx512vl_scattersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv2df },
    &operand_data[14077],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512f_scatterdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scatterdiv16si },
    &operand_data[14084],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512f_scatterdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scatterdiv16sf },
    &operand_data[14091],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512f_scatterdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scatterdiv8di },
    &operand_data[14098],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512f_scatterdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scatterdiv8df },
    &operand_data[14105],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512vl_scatterdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv8si },
    &operand_data[14112],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512vl_scatterdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv8sf },
    &operand_data[14119],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512vl_scatterdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv4di },
    &operand_data[14126],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512vl_scatterdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv4df },
    &operand_data[14133],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512vl_scatterdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv4si },
    &operand_data[14140],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512vl_scatterdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv4sf },
    &operand_data[14147],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512vl_scatterdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv2di },
    &operand_data[14154],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19022 */
  {
    "avx512vl_scatterdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv2df },
    &operand_data[14161],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512f_expandv16si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv16si_maskz },
    &operand_data[10635],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512f_expandv16sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv16sf_maskz },
    &operand_data[10587],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512f_expandv8di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv8di_maskz },
    &operand_data[10647],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512f_expandv8df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv8df_maskz },
    &operand_data[10599],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512vl_expandv8si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv8si_maskz },
    &operand_data[10639],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512vl_expandv8sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv8sf_maskz },
    &operand_data[10591],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512vl_expandv4di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4di_maskz },
    &operand_data[10651],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512vl_expandv4df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4df_maskz },
    &operand_data[10603],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512vl_expandv4si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4si_maskz },
    &operand_data[10643],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512vl_expandv4sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4sf_maskz },
    &operand_data[10595],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512vl_expandv2di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv2di_maskz },
    &operand_data[10655],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19085 */
  {
    "avx512vl_expandv2df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv2df_maskz },
    &operand_data[10607],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19358 */
  {
    "vpamdd52huqv8di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv8di_maskz },
    &operand_data[14168],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19358 */
  {
    "vpamdd52huqv4di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv4di_maskz },
    &operand_data[14173],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19358 */
  {
    "vpamdd52huqv2di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv2di_maskz },
    &operand_data[14178],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19372 */
  {
    "vpamdd52luqv8di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv8di_maskz },
    &operand_data[14168],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19372 */
  {
    "vpamdd52luqv4di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv4di_maskz },
    &operand_data[14173],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sse.md:19372 */
  {
    "vpamdd52luqv2di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv2di_maskz },
    &operand_data[14178],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:39 */
  {
    "sse2_lfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_lfence },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:58 */
  {
    "sse_sfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_sfence },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:77 */
  {
    "sse2_mfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_mfence },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:104 */
  {
    "mem_thread_fence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mem_thread_fence },
    &operand_data[105],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:146 */
  {
    "atomic_loadqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadqi },
    &operand_data[14183],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:146 */
  {
    "atomic_loadhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadhi },
    &operand_data[14186],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:146 */
  {
    "atomic_loadsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadsi },
    &operand_data[14189],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:146 */
  {
    "atomic_loaddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loaddi },
    &operand_data[14192],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:213 */
  {
    "atomic_storeqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storeqi },
    &operand_data[14195],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:213 */
  {
    "atomic_storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storehi },
    &operand_data[14198],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:213 */
  {
    "atomic_storesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storesi },
    &operand_data[14201],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:213 */
  {
    "atomic_storedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storedi },
    &operand_data[14204],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:329 */
  {
    "atomic_compare_and_swapqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapqi },
    &operand_data[14207],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:329 */
  {
    "atomic_compare_and_swaphi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swaphi },
    &operand_data[14215],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:329 */
  {
    "atomic_compare_and_swapsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapsi },
    &operand_data[14223],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../../src/gcc-6.2.0/gcc/config/i386/sync.md:353 */
  {
    "atomic_compare_and_swapdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapdi },
    &operand_data[14231],
    8,
    8,
    0,
    0,
    0
  },
};


const char *
get_insn_name (int code)
{
  if (code == NOOP_MOVE_INSN_CODE)
    return "NOOP_MOVE";
  else
    return insn_data[code].name;
}
