lib_name: serdes_bm_templates
cell_name: summer_casc
pins: [ "VDD", "VSS", "inp<1:0>", "inn<1:0>", "bias_tail<1:0>", "enable<1:0>", "bias_switch", "bias_casc", "bias_load", "outp", "outn" ]
instances:
  XLOAD1:
    lib_name: serdes_bm_templates
    cell_name: load_pmos
    instpins:
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias:
        direction: input
        net_name: "bias_load"
        num_bits: 1
  XLOAD0:
    lib_name: serdes_bm_templates
    cell_name: load_pmos
    instpins:
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      bias:
        direction: input
        net_name: "bias_load"
        num_bits: 1
  XGM1:
    lib_name: serdes_bm_templates
    cell_name: gm_sw_en_casc
    instpins:
      midp:
        direction: inputOutput
        net_name: "midp"
        num_bits: 1
      midn:
        direction: inputOutput
        net_name: "midn"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "bias_casc"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<1>"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable<1>"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "bias_tail<1>"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "bias_switch"
        num_bits: 1
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
  XGM0:
    lib_name: serdes_bm_templates
    cell_name: gm_sw_en_casc
    instpins:
      midp:
        direction: inputOutput
        net_name: "midp"
        num_bits: 1
      midn:
        direction: inputOutput
        net_name: "midn"
        num_bits: 1
      bias_casc:
        direction: input
        net_name: "bias_casc"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn<0>"
        num_bits: 1
      enable:
        direction: input
        net_name: "enable<0>"
        num_bits: 1
      bias_tail:
        direction: input
        net_name: "bias_tail<0>"
        num_bits: 1
      bias_switch:
        direction: input
        net_name: "bias_switch"
        num_bits: 1
      outp:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      outn:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
